
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k clma.v

yosys> verific -vlog2k clma.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'clma.v'

yosys> synth_rs -top clma -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top clma

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] clma.v:3: compiling module 'clma'
VERIFIC-WARNING [VERI-1209] clma.v:3031: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3032: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3034: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3035: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3036: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3037: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3038: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3039: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3040: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3041: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3042: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3043: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3044: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3045: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3046: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3047: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3049: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3050: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3052: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3053: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3054: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3055: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3058: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3060: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3061: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3063: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3064: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3065: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3066: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3068: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3069: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3070: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3071: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3072: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3073: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3075: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3076: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3077: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3078: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3079: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3080: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3081: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3082: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3083: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3085: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3086: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3087: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3088: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3089: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3090: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3091: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3092: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3093: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3094: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3095: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3096: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3097: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3098: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3099: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3100: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3101: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3102: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3103: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3104: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3105: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3106: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3107: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3108: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3109: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3110: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3111: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3112: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3113: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3114: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3115: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3116: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3118: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3119: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3120: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3123: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3124: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3125: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3127: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3128: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3130: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3131: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3133: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3134: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3135: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3136: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3137: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3138: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3139: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3140: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3141: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3142: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3145: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3146: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3147: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3148: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3149: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3150: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3151: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3152: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3153: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3154: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3155: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3156: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3158: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3159: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3160: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3162: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3163: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3164: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3165: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3166: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3167: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3169: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3170: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3171: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3174: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3175: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3177: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3178: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3179: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3180: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3181: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3183: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3184: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3185: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3186: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3187: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3188: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3189: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3190: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3191: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3192: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3193: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3194: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3196: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3197: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3198: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3199: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3200: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3201: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3202: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3203: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3204: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3205: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3206: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3207: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3208: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3209: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3210: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3211: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3212: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3213: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3214: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3215: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3216: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3217: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3218: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3219: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3220: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3221: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3222: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3223: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3224: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3225: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3226: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3227: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3229: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3230: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3231: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3232: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3233: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3234: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3235: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3236: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3237: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3238: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3239: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3240: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3241: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3242: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3243: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3244: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3245: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3246: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3247: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3248: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3249: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3250: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3251: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3252: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3253: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3254: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3255: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3256: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3257: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3258: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3259: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3260: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3261: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3262: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3263: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3264: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3265: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3266: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3267: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3268: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3269: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3270: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3271: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3272: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3273: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3274: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3275: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3276: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3277: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3278: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3279: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3280: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3281: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3282: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3283: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3284: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3285: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3286: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3287: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3288: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3289: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3290: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3291: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3292: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3293: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3294: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3295: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3296: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3297: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3298: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3299: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3300: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3301: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3302: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3303: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3304: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3305: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3306: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3307: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3308: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3310: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3311: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3312: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3313: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3314: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3315: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3316: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3317: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3318: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3319: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3320: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3321: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3322: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3323: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3325: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3326: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3327: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3328: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3329: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3330: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3331: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3332: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3333: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3334: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3335: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3336: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3337: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3338: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3339: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3340: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3341: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3342: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3343: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3345: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3346: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3348: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3349: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3350: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3351: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3352: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3353: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3354: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3355: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3356: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3357: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3358: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3359: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3360: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3361: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3362: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3363: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3364: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3365: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3366: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3367: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3368: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3369: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3371: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3372: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3373: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3374: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3375: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3376: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3377: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3378: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3379: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3380: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3381: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3382: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3383: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3384: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3385: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3386: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3387: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3388: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3389: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3390: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3391: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3392: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3393: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3394: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3395: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3396: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3397: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3398: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3399: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3400: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3401: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3402: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3403: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3404: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3405: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3406: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3407: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3408: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3409: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3410: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3411: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3412: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3413: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3415: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3416: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3417: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3418: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3420: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3421: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3422: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3423: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3424: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3425: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3426: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3427: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3428: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3430: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3431: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3432: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3434: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3435: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3436: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3437: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3438: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3439: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3440: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3441: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3442: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3443: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3444: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3445: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3446: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3447: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3448: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3449: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3450: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3451: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3452: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3453: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3454: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3455: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3456: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3457: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3458: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3459: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3460: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3461: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3462: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3463: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3464: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3465: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3466: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3467: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3468: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3469: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3470: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3471: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3472: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3473: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3474: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3475: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3476: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3477: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3478: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3480: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3481: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3482: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3483: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3484: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3485: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3486: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3487: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3488: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3489: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3490: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3491: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3492: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3493: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3494: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3495: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3496: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3497: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3498: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3499: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3500: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3501: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3502: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3503: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3504: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3505: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3507: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3509: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3510: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3511: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3512: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3513: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3514: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3515: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3516: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3517: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3519: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3522: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3523: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3524: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3525: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3526: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3527: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3529: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3530: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3532: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3533: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3534: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3535: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3536: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3537: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3539: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3540: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3541: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3542: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3543: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3546: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3547: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3548: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3549: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3550: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3551: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3554: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3555: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3556: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3557: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3558: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3559: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3560: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3561: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3562: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3563: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3564: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3565: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3566: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3567: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3569: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3570: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3571: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3572: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3573: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3574: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3575: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3576: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3577: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3578: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3581: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3582: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3584: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3585: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3587: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3588: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3589: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3590: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3592: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3593: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3594: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3595: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3597: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3601: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3602: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3603: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3604: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3605: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3606: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3612: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3613: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3614: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3615: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3623: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3625: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3626: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3627: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3628: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3630: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3631: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3632: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3633: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3634: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3636: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3637: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3641: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3642: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3644: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3645: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3646: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3648: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3649: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3650: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3651: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3653: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3654: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3655: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3656: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3658: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3661: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3662: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3663: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3664: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3665: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3666: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3667: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3669: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3670: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3671: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3672: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3673: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3674: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3675: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3676: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3677: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3678: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3679: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3680: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3681: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3682: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3683: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3685: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3686: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3687: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3688: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3690: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3691: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3692: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3693: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3694: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3696: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3697: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3698: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3699: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3700: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3703: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3704: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3706: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3707: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3708: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3710: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3712: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3713: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3714: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3715: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3717: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3718: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3719: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3720: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3722: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3723: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3724: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3727: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3728: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3729: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3730: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3731: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3732: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3733: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3734: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3735: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3736: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3737: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3738: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3739: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3740: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3741: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3742: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3743: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3744: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3745: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3746: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3747: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3748: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3749: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3750: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3752: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3755: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3756: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3757: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3759: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3761: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3762: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3763: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3764: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3765: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3766: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3767: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3770: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3771: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3772: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3773: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3774: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3775: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3776: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3777: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3778: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3780: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3781: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3782: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3783: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3784: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3785: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3786: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3787: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3788: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3790: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3792: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3794: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3795: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3796: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3798: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3799: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3800: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3801: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3802: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3803: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3804: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3806: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3807: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3808: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3809: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3811: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3812: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3813: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3814: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3815: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3817: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3818: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3819: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3822: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3823: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3824: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3827: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3828: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3829: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3830: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3831: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3832: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3833: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3834: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3835: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3836: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3837: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3838: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3840: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3842: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3843: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3844: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3846: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3847: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3848: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3850: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3851: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3852: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3853: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3854: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3855: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3856: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3857: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3858: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3861: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3862: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3863: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3864: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3865: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3866: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3868: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3869: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3870: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3871: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3872: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3873: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3874: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3875: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3876: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3877: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3878: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3879: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3880: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3881: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3882: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3883: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3884: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3885: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3886: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3887: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3888: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3889: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3890: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3891: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3892: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3893: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3894: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3895: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3896: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3897: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3898: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3899: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3900: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3901: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3902: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3903: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3904: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3905: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3906: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3907: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3908: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3909: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3910: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3911: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3912: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3913: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3914: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3915: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3916: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3917: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3918: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3919: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3920: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3921: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3922: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3923: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3924: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3925: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3926: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3927: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3928: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3929: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3930: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3931: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3932: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3933: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3934: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3935: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3936: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3937: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3938: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3939: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3940: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3941: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3942: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3943: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3944: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3945: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3946: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3947: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3948: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3949: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3950: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3951: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3952: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3953: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3954: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3955: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3956: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3957: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3958: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3959: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3960: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3961: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3962: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3963: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3965: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3966: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3967: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3968: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3969: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3970: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3971: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3972: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3974: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3975: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3976: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3977: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3978: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3979: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3980: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3981: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3982: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3983: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3985: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3988: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3989: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3991: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3992: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3993: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3994: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3995: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3996: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3997: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3998: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:3999: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4000: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4001: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4002: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4003: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4004: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4005: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4006: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4007: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4008: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4010: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4012: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4013: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4014: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4015: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4016: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4017: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4018: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4019: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4020: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4021: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4022: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4023: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4024: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4025: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4026: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4027: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4028: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4029: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4031: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4032: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4033: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4034: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4035: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4036: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4037: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4038: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4039: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4040: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4041: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4043: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4044: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4046: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4047: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4049: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4050: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4051: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4052: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4053: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4054: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4055: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4057: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4058: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4060: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4061: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4063: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4064: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4065: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4066: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4068: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4069: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4070: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4071: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4072: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4073: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4074: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4075: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4076: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4077: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4079: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4080: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4081: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4082: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4083: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4084: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4085: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4086: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4087: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4088: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4089: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4090: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4091: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4092: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4093: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4094: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4095: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4096: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4097: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4098: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4099: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4100: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4101: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4102: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4103: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4104: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4105: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4106: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4107: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4108: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4109: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4110: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4111: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4112: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4113: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4114: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4115: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4116: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4117: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4118: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4119: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4120: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4121: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4122: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4123: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4124: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4125: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4126: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4127: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4128: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4129: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4130: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4131: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4132: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4133: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4134: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4135: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4136: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4137: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4138: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4139: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4141: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4142: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4143: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4145: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4146: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4147: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4148: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4149: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4150: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4151: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4152: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4153: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4154: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4155: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4158: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4159: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4160: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4161: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4163: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4164: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4165: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4166: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4167: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4169: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4170: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4171: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4172: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4174: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4175: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4177: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4178: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4179: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4181: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4183: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4185: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4186: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4187: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4188: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4189: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4190: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4191: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4192: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4193: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4194: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4196: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4198: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4199: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4200: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4202: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4203: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4204: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4205: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4206: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4207: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4208: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4209: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4210: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4211: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4212: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4213: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4214: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4215: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4216: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4217: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4218: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4219: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4220: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4221: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4222: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4223: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4224: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4225: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4226: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4227: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4228: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4229: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4230: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4231: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4232: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4233: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4234: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4235: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4236: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4237: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4239: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4240: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4241: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4242: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4243: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4244: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4245: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4246: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4247: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4248: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4249: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4250: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4251: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4252: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4253: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4254: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4255: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4256: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4257: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4258: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4259: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4260: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4261: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4262: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4263: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4264: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4265: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4266: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4267: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4268: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4269: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4270: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4271: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4272: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4273: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4274: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4275: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4276: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4277: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4278: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4279: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4280: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4281: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4282: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4283: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4284: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4285: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4286: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4287: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4288: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4289: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4290: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4291: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4292: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4293: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4294: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4295: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4296: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4297: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4298: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4299: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4300: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4301: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4302: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4303: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4304: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4305: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4306: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4307: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4308: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4310: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4311: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4312: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4313: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4314: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4315: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4316: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4317: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4318: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4319: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4320: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4321: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4322: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4323: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4325: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4326: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4327: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4328: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4329: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4330: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4331: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4332: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4333: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4334: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4335: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4336: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4337: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4338: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4339: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4340: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4341: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4342: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4343: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4344: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4345: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4346: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4347: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4348: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4349: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4350: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4351: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4352: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4353: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4354: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4355: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4356: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4357: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4358: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4359: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4360: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4361: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4362: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4363: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4364: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4365: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4366: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4367: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4368: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4369: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4371: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4372: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4373: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4374: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4375: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4376: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4377: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4378: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4379: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4380: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4381: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4382: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4383: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4384: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4385: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4386: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4387: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4389: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4390: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4391: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4392: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4393: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4394: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4395: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4396: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4397: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4398: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4399: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4400: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4401: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4402: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4403: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4404: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4405: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4406: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4407: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4408: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4409: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4410: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4411: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4412: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4413: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4414: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4415: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4416: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4417: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4418: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4419: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4420: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4421: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4422: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4423: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4424: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4425: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4426: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4427: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4428: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4430: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4431: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4434: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4435: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4437: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4438: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4439: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4440: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4441: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4442: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4443: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4444: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4445: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4446: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4447: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4449: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4450: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4451: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4452: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4453: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4454: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4455: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4456: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4457: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4458: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4460: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4461: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4462: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4463: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4464: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4465: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4466: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4467: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4469: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4470: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4471: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4472: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4473: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4474: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4475: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4476: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4477: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4478: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4479: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4480: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4481: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4482: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4484: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4485: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4486: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4487: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4488: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4490: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4492: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4493: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4494: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4497: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4498: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4500: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4501: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4505: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4509: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4511: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4512: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4513: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4514: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4515: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4516: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4517: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4522: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4523: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4524: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4525: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4527: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4529: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4532: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4533: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4535: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4537: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4538: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4539: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4543: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4546: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4547: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4548: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4549: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4550: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4551: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4554: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4556: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4557: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4559: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4560: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4562: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4563: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4565: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4566: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4567: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4569: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4570: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4571: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4572: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4573: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4576: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4577: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4578: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4581: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4582: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4585: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4587: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4588: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4589: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4593: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4595: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4596: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4602: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4603: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4604: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4606: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4614: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4615: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4620: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4623: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4626: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4629: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4630: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4632: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4633: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4636: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4637: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4644: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4645: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4646: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4649: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4654: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4656: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4663: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4665: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4669: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4670: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4672: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4673: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4674: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4675: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4677: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4678: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4680: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4682: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4683: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4685: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4688: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4690: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4692: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4693: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4702: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4704: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4706: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4712: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4718: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4719: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4720: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4721: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4722: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4723: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4724: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4726: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4729: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4730: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4731: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4733: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4734: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4735: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4736: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4737: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4738: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4739: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4740: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4741: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4742: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4743: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4744: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4745: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4746: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4747: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4748: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4749: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4750: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4752: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4753: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4754: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4755: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4756: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4757: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4759: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4760: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4761: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4762: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4763: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4766: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4767: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4768: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4769: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4770: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4771: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4772: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4773: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4774: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4775: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4776: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4777: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4778: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4779: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4781: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4782: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4783: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4784: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4786: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4787: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4788: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4790: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4791: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4795: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4797: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4800: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4801: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4802: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4803: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4804: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4805: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4806: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4807: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4809: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4810: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4811: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4812: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4813: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4814: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4815: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4817: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4818: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4819: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4820: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4821: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4822: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4823: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4824: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4825: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4827: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4828: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4829: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4830: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4831: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4832: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4833: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4834: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4835: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4836: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4837: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4838: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4840: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4842: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4843: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4844: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4846: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4847: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4848: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4849: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4850: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4851: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4852: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4853: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4854: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4855: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4856: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4857: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4858: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4859: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4860: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4861: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4862: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4863: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4864: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4865: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4866: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4867: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4869: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4870: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4871: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4872: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4873: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4874: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4875: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4876: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4877: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4878: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4879: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4880: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4881: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4882: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4883: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4884: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4885: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4886: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4887: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4888: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4889: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4890: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4891: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4892: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4893: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4894: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4895: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4896: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4897: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4898: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4899: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4900: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4901: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4902: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4903: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4904: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4905: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4906: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4907: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4908: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4909: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4910: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4911: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4912: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4913: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4914: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4915: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4916: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4917: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4918: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4919: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4920: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4921: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4922: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4923: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4924: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4925: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4926: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4927: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4928: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4929: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4930: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4931: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4932: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4933: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4934: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4935: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4936: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4937: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4938: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4939: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4940: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4941: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4942: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4944: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4945: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4946: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4947: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4948: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4949: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4950: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4951: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4952: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4953: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4954: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4955: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4956: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4957: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4958: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4959: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4960: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4961: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4962: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4963: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4965: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4966: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4967: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4968: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4969: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4970: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4971: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4972: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4974: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4975: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4976: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4977: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4978: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4979: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4980: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4981: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4982: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4983: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4985: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4987: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4988: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4989: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4990: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4991: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4992: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4994: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4995: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4996: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4997: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4998: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:4999: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5000: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5001: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5002: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5003: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5004: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5005: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5006: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5007: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5008: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5009: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5010: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5011: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5012: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5013: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5014: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5015: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5016: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5017: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5018: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5019: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5020: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5021: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5022: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5023: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5024: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5025: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5026: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5027: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5028: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5029: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5030: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5031: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5032: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5034: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5035: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5037: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5038: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5039: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5040: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5041: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5043: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5044: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5046: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5047: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5049: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5050: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5052: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5053: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5054: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5055: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5058: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5059: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5060: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5061: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5064: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5065: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5066: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5068: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5069: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5070: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5071: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5073: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5074: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5075: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5076: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5077: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5078: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5079: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5080: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5081: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5082: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5083: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5084: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5085: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5086: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5087: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5089: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5091: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5092: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5093: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5094: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5096: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5097: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5098: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5099: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5100: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5101: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5102: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5103: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5104: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5105: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5106: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5107: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5108: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5109: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5110: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5111: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5112: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5113: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5114: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5115: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5116: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5118: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5119: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5120: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5123: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5124: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5125: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5128: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5129: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5130: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5131: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5132: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5133: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5134: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5135: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5136: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5137: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5139: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5141: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5142: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5145: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5146: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5147: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5148: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5149: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5150: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5151: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5152: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5153: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5154: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5155: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5156: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5157: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5158: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5159: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5160: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5161: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5162: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5163: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5164: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5165: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5166: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5167: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5169: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5170: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5171: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5173: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5174: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5175: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5176: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5177: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5178: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5179: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5181: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5183: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5185: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5186: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5187: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5188: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5189: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5190: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5191: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5192: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5193: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5194: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5195: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5196: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5198: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5199: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5200: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5202: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5203: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5204: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5205: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5206: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5207: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5208: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5209: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5210: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5211: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5212: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5213: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5214: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5215: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5216: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5217: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5218: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5219: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5220: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5221: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5222: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5223: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5224: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5225: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5226: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5227: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5229: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5230: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5231: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5232: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5233: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5234: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5235: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5236: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5237: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5238: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5239: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5240: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5241: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5242: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5243: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5244: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5245: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5246: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5247: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5248: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5249: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5250: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5251: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5252: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5253: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5254: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5255: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5256: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5257: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5258: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5259: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5260: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5261: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5262: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5263: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5264: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5265: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5266: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5267: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5268: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5269: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5270: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5271: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5272: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5273: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5274: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5275: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5276: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5277: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5278: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5279: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5280: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5281: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5282: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5283: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5284: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5285: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5286: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5287: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5288: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5289: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5290: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5291: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5292: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5293: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5294: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5295: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5296: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5297: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5298: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5299: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5300: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5301: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5302: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5303: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5304: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5305: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5306: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5307: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5308: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5310: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5311: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5312: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5313: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5314: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5315: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5316: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5317: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5318: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5319: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5320: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5321: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5322: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5323: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5325: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5326: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5327: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5328: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5329: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5330: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5331: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5332: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5333: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5334: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5335: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5336: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5337: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5338: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5339: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5340: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5341: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5342: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5343: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5344: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5345: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5346: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5348: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5349: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5350: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5351: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5352: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5353: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5354: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5355: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5356: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5357: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5358: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5359: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5360: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5361: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5362: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5363: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5364: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5365: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5366: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5367: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5368: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5369: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5371: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5372: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5373: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5374: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5375: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5376: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5377: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5378: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5379: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5380: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5381: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5382: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5383: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5384: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5385: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5386: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5387: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5389: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5390: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5391: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5392: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5393: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5394: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5395: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5396: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5397: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5398: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5399: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5400: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5401: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5402: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5403: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5404: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5405: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5406: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5407: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5408: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5409: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5410: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5411: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5412: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5413: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5414: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5415: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5416: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5417: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5418: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5420: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5421: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5422: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5423: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5424: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5425: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5426: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5427: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5428: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5430: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5431: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5433: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5434: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5435: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5437: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5438: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5439: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5440: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5441: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5442: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5443: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5444: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5445: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5446: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5447: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5448: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5449: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5450: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5451: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5452: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5453: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5454: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5455: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5456: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5457: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5458: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5459: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5460: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5461: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5462: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5463: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5464: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5465: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5466: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5467: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5468: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5469: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5470: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5471: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5472: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5473: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5474: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5475: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5476: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5477: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5478: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5480: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5481: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5482: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5484: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5485: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5486: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5487: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5488: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5490: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5492: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5493: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5494: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5495: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5497: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5498: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5499: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5500: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5501: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5504: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5506: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5507: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5508: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5509: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5510: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5511: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5512: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5513: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5514: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5515: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5516: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5517: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5518: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5522: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5523: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5524: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] clma.v:5525: expression size 64 truncated to fit in target size 1
Importing module clma.

3.4.1. Analyzing design hierarchy..
Top module:  \clma

3.4.2. Analyzing design hierarchy..
Top module:  \clma
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 2513 unused wires.
<suppressed ~2546 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module clma...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.35. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_102$clma.v:3031$2583 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_104$clma.v:3032$2586 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_106$clma.v:3033$2589 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_106$clma.v:3033$2589 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_108$clma.v:3034$2592 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_110$clma.v:3035$2595 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_110$clma.v:3035$2595 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_112$clma.v:3036$2598 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_114$clma.v:3037$2601 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_114$clma.v:3037$2601 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_116$clma.v:3038$2604 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_118$clma.v:3039$2607 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_120$clma.v:3040$2610 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_120$clma.v:3040$2610 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_122$clma.v:3041$2613 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_122$clma.v:3041$2613 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_124$clma.v:3042$2616 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_124$clma.v:3042$2616 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_126$clma.v:3043$2619 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_126$clma.v:3043$2619 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_128$clma.v:3044$2622 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_130$clma.v:3045$2625 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_130$clma.v:3045$2625 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_132$clma.v:3046$2628 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_132$clma.v:3046$2628 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_134$clma.v:3047$2631 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_136$clma.v:3048$2634 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_136$clma.v:3048$2634 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_138$clma.v:3049$2637 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_140$clma.v:3050$2640 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_140$clma.v:3050$2640 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_142$clma.v:3051$2643 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_142$clma.v:3051$2643 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_144$clma.v:3052$2646 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_144$clma.v:3052$2646 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_146$clma.v:3053$2649 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_146$clma.v:3053$2649 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_148$clma.v:3054$2652 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_148$clma.v:3054$2652 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_150$clma.v:3055$2655 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_152$clma.v:3056$2658 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_152$clma.v:3056$2658 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_154$clma.v:3057$2661 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_156$clma.v:3058$2664 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_156$clma.v:3058$2664 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_158$clma.v:3059$2667 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_158$clma.v:3059$2667 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_160$clma.v:3060$2670 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_162$clma.v:3061$2673 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_164$clma.v:3062$2676 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_164$clma.v:3062$2676 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_166$clma.v:3063$2679 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_166$clma.v:3063$2679 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_168$clma.v:3064$2682 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_168$clma.v:3064$2682 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_170$clma.v:3065$2685 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_172$clma.v:3066$2688 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_174$clma.v:3067$2691 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_174$clma.v:3067$2691 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_176$clma.v:3068$2694 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_176$clma.v:3068$2694 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_178$clma.v:3069$2697 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_178$clma.v:3069$2697 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_180$clma.v:3070$2700 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_180$clma.v:3070$2700 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_182$clma.v:3071$2703 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_184$clma.v:3072$2706 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_184$clma.v:3072$2706 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_186$clma.v:3073$2709 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_186$clma.v:3073$2709 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_188$clma.v:3074$2712 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_188$clma.v:3074$2712 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_190$clma.v:3075$2715 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_190$clma.v:3075$2715 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_192$clma.v:3076$2718 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_192$clma.v:3076$2718 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_194$clma.v:3077$2721 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_194$clma.v:3077$2721 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_196$clma.v:3078$2724 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_196$clma.v:3078$2724 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_198$clma.v:3079$2727 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_198$clma.v:3079$2727 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_200$clma.v:3080$2730 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_200$clma.v:3080$2730 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_202$clma.v:3081$2733 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_204$clma.v:3082$2736 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_206$clma.v:3083$2739 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_208$clma.v:3084$2742 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_208$clma.v:3084$2742 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_210$clma.v:3085$2745 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_210$clma.v:3085$2745 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_212$clma.v:3086$2748 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_214$clma.v:3087$2751 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_216$clma.v:3088$2754 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_216$clma.v:3088$2754 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_218$clma.v:3089$2757 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_218$clma.v:3089$2757 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_220$clma.v:3090$2760 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_220$clma.v:3090$2760 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_222$clma.v:3091$2763 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_222$clma.v:3091$2763 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_224$clma.v:3092$2766 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_226$clma.v:3093$2769 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_228$clma.v:3094$2772 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_230$clma.v:3095$2775 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_230$clma.v:3095$2775 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_232$clma.v:3096$2778 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_234$clma.v:3097$2781 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_236$clma.v:3098$2784 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_236$clma.v:3098$2784 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_238$clma.v:3099$2787 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_238$clma.v:3099$2787 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_240$clma.v:3100$2790 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_242$clma.v:3101$2793 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_244$clma.v:3102$2796 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_246$clma.v:3103$2799 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_248$clma.v:3104$2802 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_250$clma.v:3105$2805 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_252$clma.v:3106$2808 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_254$clma.v:3107$2811 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_254$clma.v:3107$2811 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_256$clma.v:3108$2814 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_258$clma.v:3109$2817 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_260$clma.v:3110$2820 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_262$clma.v:3111$2823 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_264$clma.v:3112$2826 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_264$clma.v:3112$2826 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_266$clma.v:3113$2829 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_268$clma.v:3114$2832 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_268$clma.v:3114$2832 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_270$clma.v:3115$2835 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_270$clma.v:3115$2835 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_272$clma.v:3116$2838 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_272$clma.v:3116$2838 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_274$clma.v:3117$2841 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_274$clma.v:3117$2841 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_276$clma.v:3118$2844 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_276$clma.v:3118$2844 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_278$clma.v:3119$2847 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_278$clma.v:3119$2847 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_280$clma.v:3120$2850 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_280$clma.v:3120$2850 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_282$clma.v:3121$2853 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_284$clma.v:3122$2856 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_286$clma.v:3123$2859 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_288$clma.v:3124$2862 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_288$clma.v:3124$2862 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_290$clma.v:3125$2865 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_290$clma.v:3125$2865 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_292$clma.v:3126$2868 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_294$clma.v:3127$2871 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_296$clma.v:3128$2874 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_298$clma.v:3129$2877 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_300$clma.v:3130$2880 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_300$clma.v:3130$2880 ($shr).
Removed top 32 bits (of 64) from port A of cell clma.$verific$shift_right_302$clma.v:3131$2883 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_302$clma.v:3131$2883 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_304$clma.v:3132$2886 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_304$clma.v:3132$2886 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_306$clma.v:3133$2889 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_306$clma.v:3133$2889 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_308$clma.v:3134$2892 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_310$clma.v:3135$2895 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_312$clma.v:3136$2898 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_312$clma.v:3136$2898 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_314$clma.v:3137$2901 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_314$clma.v:3137$2901 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_316$clma.v:3138$2904 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_316$clma.v:3138$2904 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_318$clma.v:3139$2907 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_318$clma.v:3139$2907 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_320$clma.v:3140$2910 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_322$clma.v:3141$2913 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_324$clma.v:3142$2916 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_324$clma.v:3142$2916 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_326$clma.v:3143$2919 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_326$clma.v:3143$2919 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_328$clma.v:3144$2922 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_328$clma.v:3144$2922 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_330$clma.v:3145$2925 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_330$clma.v:3145$2925 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_332$clma.v:3146$2928 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_332$clma.v:3146$2928 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_334$clma.v:3147$2931 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_334$clma.v:3147$2931 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_336$clma.v:3148$2934 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_338$clma.v:3149$2937 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_338$clma.v:3149$2937 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_340$clma.v:3150$2940 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_342$clma.v:3151$2943 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_342$clma.v:3151$2943 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_344$clma.v:3152$2946 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_344$clma.v:3152$2946 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_346$clma.v:3153$2949 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_346$clma.v:3153$2949 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_348$clma.v:3154$2952 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_350$clma.v:3155$2955 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_352$clma.v:3156$2958 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_352$clma.v:3156$2958 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_354$clma.v:3157$2961 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_354$clma.v:3157$2961 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_356$clma.v:3158$2964 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_358$clma.v:3159$2967 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_360$clma.v:3160$2970 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_360$clma.v:3160$2970 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_362$clma.v:3161$2973 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_364$clma.v:3162$2976 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_364$clma.v:3162$2976 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_366$clma.v:3163$2979 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_368$clma.v:3164$2982 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_368$clma.v:3164$2982 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_370$clma.v:3165$2985 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_370$clma.v:3165$2985 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_372$clma.v:3166$2988 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_372$clma.v:3166$2988 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_374$clma.v:3167$2991 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_376$clma.v:3168$2994 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_378$clma.v:3169$2997 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_378$clma.v:3169$2997 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_380$clma.v:3170$3000 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_380$clma.v:3170$3000 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_382$clma.v:3171$3003 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_382$clma.v:3171$3003 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_384$clma.v:3172$3006 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_384$clma.v:3172$3006 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_386$clma.v:3173$3009 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_386$clma.v:3173$3009 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_388$clma.v:3174$3012 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_388$clma.v:3174$3012 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_390$clma.v:3175$3015 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_390$clma.v:3175$3015 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_392$clma.v:3176$3018 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_392$clma.v:3176$3018 ($shr).
Removed top 8 bits (of 32) from port A of cell clma.$verific$shift_right_394$clma.v:3177$3021 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_394$clma.v:3177$3021 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_396$clma.v:3178$3024 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_396$clma.v:3178$3024 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_398$clma.v:3179$3027 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_400$clma.v:3180$3030 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_400$clma.v:3180$3030 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_402$clma.v:3181$3033 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_404$clma.v:3182$3036 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_406$clma.v:3183$3039 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_406$clma.v:3183$3039 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_408$clma.v:3184$3042 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_410$clma.v:3185$3045 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_410$clma.v:3185$3045 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_412$clma.v:3186$3048 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_412$clma.v:3186$3048 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_414$clma.v:3187$3051 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_416$clma.v:3188$3054 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_416$clma.v:3188$3054 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_418$clma.v:3189$3057 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_420$clma.v:3190$3060 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_420$clma.v:3190$3060 ($shr).
Removed top 11 bits (of 64) from port A of cell clma.$verific$shift_right_422$clma.v:3191$3063 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_422$clma.v:3191$3063 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_424$clma.v:3192$3066 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_424$clma.v:3192$3066 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_426$clma.v:3193$3069 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_428$clma.v:3194$3072 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_430$clma.v:3195$3075 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_430$clma.v:3195$3075 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_432$clma.v:3196$3078 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_432$clma.v:3196$3078 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_434$clma.v:3197$3081 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_436$clma.v:3198$3084 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_438$clma.v:3199$3087 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_438$clma.v:3199$3087 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_440$clma.v:3200$3090 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_440$clma.v:3200$3090 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_442$clma.v:3201$3093 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_442$clma.v:3201$3093 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_444$clma.v:3202$3096 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_446$clma.v:3203$3099 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_448$clma.v:3204$3102 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_448$clma.v:3204$3102 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_450$clma.v:3205$3105 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_450$clma.v:3205$3105 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_452$clma.v:3206$3108 ($shr).
Removed top 31 bits (of 32) from port A of cell clma.$verific$shift_right_454$clma.v:3207$3111 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_454$clma.v:3207$3111 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_456$clma.v:3208$3114 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_456$clma.v:3208$3114 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_458$clma.v:3209$3117 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_458$clma.v:3209$3117 ($shr).
Removed top 31 bits (of 32) from port A of cell clma.$verific$shift_right_460$clma.v:3210$3120 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_460$clma.v:3210$3120 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_462$clma.v:3211$3123 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_462$clma.v:3211$3123 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_464$clma.v:3212$3126 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_464$clma.v:3212$3126 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_466$clma.v:3213$3129 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_468$clma.v:3214$3132 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_468$clma.v:3214$3132 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_470$clma.v:3215$3135 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_470$clma.v:3215$3135 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_472$clma.v:3216$3138 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_472$clma.v:3216$3138 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_474$clma.v:3217$3141 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_478$clma.v:3219$3145 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_480$clma.v:3220$3148 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_480$clma.v:3220$3148 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_482$clma.v:3221$3151 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_482$clma.v:3221$3151 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_484$clma.v:3222$3154 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_486$clma.v:3223$3157 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_486$clma.v:3223$3157 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_488$clma.v:3224$3160 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_488$clma.v:3224$3160 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_490$clma.v:3225$3163 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_490$clma.v:3225$3163 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_492$clma.v:3226$3166 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_492$clma.v:3226$3166 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_494$clma.v:3227$3169 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_496$clma.v:3228$3172 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_496$clma.v:3228$3172 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_498$clma.v:3229$3175 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_500$clma.v:3230$3178 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_502$clma.v:3231$3181 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_504$clma.v:3232$3184 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_504$clma.v:3232$3184 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_506$clma.v:3233$3187 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_508$clma.v:3234$3190 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_508$clma.v:3234$3190 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_510$clma.v:3235$3193 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_510$clma.v:3235$3193 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_512$clma.v:3236$3196 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_512$clma.v:3236$3196 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_514$clma.v:3237$3199 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_514$clma.v:3237$3199 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_516$clma.v:3238$3202 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_516$clma.v:3238$3202 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_518$clma.v:3239$3205 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_520$clma.v:3240$3208 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_522$clma.v:3241$3211 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_522$clma.v:3241$3211 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_524$clma.v:3242$3214 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_526$clma.v:3243$3217 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_526$clma.v:3243$3217 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_528$clma.v:3244$3220 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_528$clma.v:3244$3220 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_530$clma.v:3245$3223 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_530$clma.v:3245$3223 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_532$clma.v:3246$3226 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_534$clma.v:3247$3229 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_534$clma.v:3247$3229 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_536$clma.v:3248$3232 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_536$clma.v:3248$3232 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_538$clma.v:3249$3235 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_540$clma.v:3250$3238 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_540$clma.v:3250$3238 ($shr).
Removed top 31 bits (of 64) from port A of cell clma.$verific$shift_right_542$clma.v:3251$3241 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_542$clma.v:3251$3241 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_544$clma.v:3252$3244 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_544$clma.v:3252$3244 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_546$clma.v:3253$3247 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_548$clma.v:3254$3250 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_550$clma.v:3255$3253 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_550$clma.v:3255$3253 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_552$clma.v:3256$3256 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_554$clma.v:3257$3259 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_554$clma.v:3257$3259 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_556$clma.v:3258$3262 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_556$clma.v:3258$3262 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_558$clma.v:3259$3265 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_558$clma.v:3259$3265 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_560$clma.v:3260$3268 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_560$clma.v:3260$3268 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_562$clma.v:3261$3271 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_564$clma.v:3262$3274 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_564$clma.v:3262$3274 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_566$clma.v:3263$3277 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_566$clma.v:3263$3277 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_568$clma.v:3264$3280 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_570$clma.v:3265$3283 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_572$clma.v:3266$3286 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_572$clma.v:3266$3286 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_574$clma.v:3267$3289 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_574$clma.v:3267$3289 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_576$clma.v:3268$3292 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_576$clma.v:3268$3292 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_578$clma.v:3269$3295 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_578$clma.v:3269$3295 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_580$clma.v:3270$3298 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_580$clma.v:3270$3298 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_582$clma.v:3271$3301 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_582$clma.v:3271$3301 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_584$clma.v:3272$3304 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_584$clma.v:3272$3304 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_586$clma.v:3273$3307 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_588$clma.v:3274$3310 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_590$clma.v:3275$3313 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_590$clma.v:3275$3313 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_592$clma.v:3276$3316 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_592$clma.v:3276$3316 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_594$clma.v:3277$3319 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_594$clma.v:3277$3319 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_596$clma.v:3278$3322 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_598$clma.v:3279$3325 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_598$clma.v:3279$3325 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_600$clma.v:3280$3328 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_600$clma.v:3280$3328 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_602$clma.v:3281$3331 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_604$clma.v:3282$3334 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_604$clma.v:3282$3334 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_606$clma.v:3283$3337 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_608$clma.v:3284$3340 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_608$clma.v:3284$3340 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_610$clma.v:3285$3343 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_610$clma.v:3285$3343 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_612$clma.v:3286$3346 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_612$clma.v:3286$3346 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_614$clma.v:3287$3349 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_614$clma.v:3287$3349 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_616$clma.v:3288$3352 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_616$clma.v:3288$3352 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_618$clma.v:3289$3355 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_620$clma.v:3290$3358 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_622$clma.v:3291$3361 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_622$clma.v:3291$3361 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_624$clma.v:3292$3364 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_626$clma.v:3293$3367 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_628$clma.v:3294$3370 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_630$clma.v:3295$3373 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_632$clma.v:3296$3376 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_632$clma.v:3296$3376 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_634$clma.v:3297$3379 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_634$clma.v:3297$3379 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_636$clma.v:3298$3382 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_636$clma.v:3298$3382 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_638$clma.v:3299$3385 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_640$clma.v:3300$3388 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_640$clma.v:3300$3388 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_642$clma.v:3301$3391 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_642$clma.v:3301$3391 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_644$clma.v:3302$3394 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_644$clma.v:3302$3394 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_646$clma.v:3303$3397 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_648$clma.v:3304$3400 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_648$clma.v:3304$3400 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_650$clma.v:3305$3403 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_650$clma.v:3305$3403 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_652$clma.v:3306$3406 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_652$clma.v:3306$3406 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_654$clma.v:3307$3409 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_654$clma.v:3307$3409 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_656$clma.v:3308$3412 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_656$clma.v:3308$3412 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_658$clma.v:3309$3415 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_660$clma.v:3310$3418 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_660$clma.v:3310$3418 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_662$clma.v:3311$3421 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_664$clma.v:3312$3424 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_664$clma.v:3312$3424 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_666$clma.v:3313$3427 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_668$clma.v:3314$3430 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_668$clma.v:3314$3430 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_670$clma.v:3315$3433 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_670$clma.v:3315$3433 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_672$clma.v:3316$3436 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_672$clma.v:3316$3436 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_674$clma.v:3317$3439 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_674$clma.v:3317$3439 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_676$clma.v:3318$3442 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_676$clma.v:3318$3442 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_678$clma.v:3319$3445 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_678$clma.v:3319$3445 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_680$clma.v:3320$3448 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_680$clma.v:3320$3448 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_682$clma.v:3321$3451 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_682$clma.v:3321$3451 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_684$clma.v:3322$3454 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_686$clma.v:3323$3457 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_686$clma.v:3323$3457 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_688$clma.v:3324$3460 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_690$clma.v:3325$3463 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_690$clma.v:3325$3463 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_692$clma.v:3326$3466 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_692$clma.v:3326$3466 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_694$clma.v:3327$3469 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_696$clma.v:3328$3472 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_696$clma.v:3328$3472 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_698$clma.v:3329$3475 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_698$clma.v:3329$3475 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_700$clma.v:3330$3478 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_702$clma.v:3331$3481 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_702$clma.v:3331$3481 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_704$clma.v:3332$3484 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_704$clma.v:3332$3484 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_706$clma.v:3333$3487 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_708$clma.v:3334$3490 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_710$clma.v:3335$3493 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_710$clma.v:3335$3493 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_712$clma.v:3336$3496 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_712$clma.v:3336$3496 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_714$clma.v:3337$3499 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_714$clma.v:3337$3499 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_716$clma.v:3338$3502 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_716$clma.v:3338$3502 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_718$clma.v:3339$3505 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_718$clma.v:3339$3505 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_720$clma.v:3340$3508 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_722$clma.v:3341$3511 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_722$clma.v:3341$3511 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_724$clma.v:3342$3514 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_726$clma.v:3343$3517 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_728$clma.v:3344$3520 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_728$clma.v:3344$3520 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_730$clma.v:3345$3523 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_730$clma.v:3345$3523 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_732$clma.v:3346$3526 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_734$clma.v:3347$3529 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_736$clma.v:3348$3532 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_738$clma.v:3349$3535 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_740$clma.v:3350$3538 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_740$clma.v:3350$3538 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_742$clma.v:3351$3541 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_742$clma.v:3351$3541 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_744$clma.v:3352$3544 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_744$clma.v:3352$3544 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_746$clma.v:3353$3547 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_746$clma.v:3353$3547 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_748$clma.v:3354$3550 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_750$clma.v:3355$3553 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_752$clma.v:3356$3556 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_752$clma.v:3356$3556 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_754$clma.v:3357$3559 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_754$clma.v:3357$3559 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_756$clma.v:3358$3562 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_758$clma.v:3359$3565 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_758$clma.v:3359$3565 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_760$clma.v:3360$3568 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_760$clma.v:3360$3568 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_762$clma.v:3361$3571 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_764$clma.v:3362$3574 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_766$clma.v:3363$3577 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_766$clma.v:3363$3577 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_768$clma.v:3364$3580 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_768$clma.v:3364$3580 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_770$clma.v:3365$3583 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_770$clma.v:3365$3583 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_772$clma.v:3366$3586 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_772$clma.v:3366$3586 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_774$clma.v:3367$3589 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_774$clma.v:3367$3589 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_776$clma.v:3368$3592 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_776$clma.v:3368$3592 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_778$clma.v:3369$3595 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_780$clma.v:3370$3598 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_780$clma.v:3370$3598 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_782$clma.v:3371$3601 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_782$clma.v:3371$3601 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_784$clma.v:3372$3604 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_784$clma.v:3372$3604 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_786$clma.v:3373$3607 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_786$clma.v:3373$3607 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_788$clma.v:3374$3610 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_790$clma.v:3375$3613 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_790$clma.v:3375$3613 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_792$clma.v:3376$3616 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_794$clma.v:3377$3619 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_794$clma.v:3377$3619 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_796$clma.v:3378$3622 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_796$clma.v:3378$3622 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_798$clma.v:3379$3625 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_800$clma.v:3380$3628 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_800$clma.v:3380$3628 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_802$clma.v:3381$3631 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_802$clma.v:3381$3631 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_804$clma.v:3382$3634 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_806$clma.v:3383$3637 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_806$clma.v:3383$3637 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_808$clma.v:3384$3640 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_808$clma.v:3384$3640 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_810$clma.v:3385$3643 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_810$clma.v:3385$3643 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_812$clma.v:3386$3646 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_814$clma.v:3387$3649 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_814$clma.v:3387$3649 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_816$clma.v:3388$3652 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_818$clma.v:3389$3655 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_820$clma.v:3390$3658 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_820$clma.v:3390$3658 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_822$clma.v:3391$3661 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_822$clma.v:3391$3661 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_824$clma.v:3392$3664 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_824$clma.v:3392$3664 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_826$clma.v:3393$3667 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_828$clma.v:3394$3670 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_828$clma.v:3394$3670 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_830$clma.v:3395$3673 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_830$clma.v:3395$3673 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_832$clma.v:3396$3676 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_834$clma.v:3397$3679 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_836$clma.v:3398$3682 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_838$clma.v:3399$3685 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_838$clma.v:3399$3685 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_840$clma.v:3400$3688 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_840$clma.v:3400$3688 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_842$clma.v:3401$3691 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_842$clma.v:3401$3691 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_844$clma.v:3402$3694 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_844$clma.v:3402$3694 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_846$clma.v:3403$3697 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_846$clma.v:3403$3697 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_848$clma.v:3404$3700 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_850$clma.v:3405$3703 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_850$clma.v:3405$3703 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_852$clma.v:3406$3706 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_854$clma.v:3407$3709 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_854$clma.v:3407$3709 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_856$clma.v:3408$3712 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_856$clma.v:3408$3712 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_858$clma.v:3409$3715 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_858$clma.v:3409$3715 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_860$clma.v:3410$3718 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_860$clma.v:3410$3718 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_862$clma.v:3411$3721 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_862$clma.v:3411$3721 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_864$clma.v:3412$3724 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_866$clma.v:3413$3727 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_866$clma.v:3413$3727 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_868$clma.v:3414$3730 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_870$clma.v:3415$3733 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_870$clma.v:3415$3733 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_872$clma.v:3416$3736 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_872$clma.v:3416$3736 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_874$clma.v:3417$3739 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_874$clma.v:3417$3739 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_876$clma.v:3418$3742 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_876$clma.v:3418$3742 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_878$clma.v:3419$3745 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_878$clma.v:3419$3745 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_880$clma.v:3420$3748 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_882$clma.v:3421$3751 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_882$clma.v:3421$3751 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_884$clma.v:3422$3754 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_884$clma.v:3422$3754 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_886$clma.v:3423$3757 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_888$clma.v:3424$3760 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_888$clma.v:3424$3760 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_890$clma.v:3425$3763 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_890$clma.v:3425$3763 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_892$clma.v:3426$3766 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_892$clma.v:3426$3766 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_894$clma.v:3427$3769 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_896$clma.v:3428$3772 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_896$clma.v:3428$3772 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_898$clma.v:3429$3775 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_898$clma.v:3429$3775 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_900$clma.v:3430$3778 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_900$clma.v:3430$3778 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_902$clma.v:3431$3781 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_904$clma.v:3432$3784 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_906$clma.v:3433$3787 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_906$clma.v:3433$3787 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_908$clma.v:3434$3790 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_908$clma.v:3434$3790 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_910$clma.v:3435$3793 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_912$clma.v:3436$3796 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_914$clma.v:3437$3799 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_914$clma.v:3437$3799 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_916$clma.v:3438$3802 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_916$clma.v:3438$3802 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_918$clma.v:3439$3805 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_918$clma.v:3439$3805 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_920$clma.v:3440$3808 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_920$clma.v:3440$3808 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_922$clma.v:3441$3811 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_922$clma.v:3441$3811 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_924$clma.v:3442$3814 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_924$clma.v:3442$3814 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_926$clma.v:3443$3817 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_926$clma.v:3443$3817 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_928$clma.v:3444$3820 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_930$clma.v:3445$3823 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_930$clma.v:3445$3823 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_932$clma.v:3446$3826 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_934$clma.v:3447$3829 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_936$clma.v:3448$3832 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_936$clma.v:3448$3832 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_938$clma.v:3449$3835 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_940$clma.v:3450$3838 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_940$clma.v:3450$3838 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_942$clma.v:3451$3841 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_942$clma.v:3451$3841 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_944$clma.v:3452$3844 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_944$clma.v:3452$3844 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_946$clma.v:3453$3847 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_946$clma.v:3453$3847 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_948$clma.v:3454$3850 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_948$clma.v:3454$3850 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_950$clma.v:3455$3853 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_950$clma.v:3455$3853 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_952$clma.v:3456$3856 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_952$clma.v:3456$3856 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_954$clma.v:3457$3859 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_954$clma.v:3457$3859 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_956$clma.v:3458$3862 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_956$clma.v:3458$3862 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_958$clma.v:3459$3865 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_960$clma.v:3460$3868 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_960$clma.v:3460$3868 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_962$clma.v:3461$3871 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_962$clma.v:3461$3871 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_964$clma.v:3462$3874 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_964$clma.v:3462$3874 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_966$clma.v:3463$3877 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_968$clma.v:3464$3880 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_970$clma.v:3465$3883 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_970$clma.v:3465$3883 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_972$clma.v:3466$3886 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_974$clma.v:3467$3889 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_976$clma.v:3468$3892 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_978$clma.v:3469$3895 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_978$clma.v:3469$3895 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_980$clma.v:3470$3898 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_982$clma.v:3471$3901 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_984$clma.v:3472$3904 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_986$clma.v:3473$3907 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_988$clma.v:3474$3910 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_988$clma.v:3474$3910 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_990$clma.v:3475$3913 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_990$clma.v:3475$3913 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_992$clma.v:3476$3916 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_992$clma.v:3476$3916 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_994$clma.v:3477$3919 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_996$clma.v:3478$3922 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_996$clma.v:3478$3922 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_998$clma.v:3479$3925 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_998$clma.v:3479$3925 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1000$clma.v:3480$3928 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1002$clma.v:3481$3931 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1002$clma.v:3481$3931 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1004$clma.v:3482$3934 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1004$clma.v:3482$3934 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1006$clma.v:3483$3937 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1006$clma.v:3483$3937 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1008$clma.v:3484$3940 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1010$clma.v:3485$3943 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1012$clma.v:3486$3946 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1014$clma.v:3487$3949 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1016$clma.v:3488$3952 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1018$clma.v:3489$3955 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1020$clma.v:3490$3958 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1020$clma.v:3490$3958 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1022$clma.v:3491$3961 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1022$clma.v:3491$3961 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1024$clma.v:3492$3964 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1026$clma.v:3493$3967 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1028$clma.v:3494$3970 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1030$clma.v:3495$3973 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1032$clma.v:3496$3976 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1034$clma.v:3497$3979 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1036$clma.v:3498$3982 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1038$clma.v:3499$3985 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1040$clma.v:3500$3988 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1040$clma.v:3500$3988 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1042$clma.v:3501$3991 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1042$clma.v:3501$3991 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1044$clma.v:3502$3994 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1044$clma.v:3502$3994 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1046$clma.v:3503$3997 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1046$clma.v:3503$3997 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1048$clma.v:3504$4000 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1048$clma.v:3504$4000 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1050$clma.v:3505$4003 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1052$clma.v:3506$4006 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1054$clma.v:3507$4009 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1056$clma.v:3508$4012 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1058$clma.v:3509$4015 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1060$clma.v:3510$4018 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1060$clma.v:3510$4018 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1062$clma.v:3511$4021 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1062$clma.v:3511$4021 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1064$clma.v:3512$4024 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1064$clma.v:3512$4024 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1066$clma.v:3513$4027 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1066$clma.v:3513$4027 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1068$clma.v:3514$4030 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1068$clma.v:3514$4030 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1070$clma.v:3515$4033 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1070$clma.v:3515$4033 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1072$clma.v:3516$4036 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1074$clma.v:3517$4039 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1076$clma.v:3518$4042 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1078$clma.v:3519$4045 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_1080$clma.v:3520$4048 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1080$clma.v:3520$4048 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1082$clma.v:3521$4051 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1082$clma.v:3521$4051 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1084$clma.v:3522$4054 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1084$clma.v:3522$4054 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1086$clma.v:3523$4057 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1086$clma.v:3523$4057 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1088$clma.v:3524$4060 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1088$clma.v:3524$4060 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1090$clma.v:3525$4063 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1090$clma.v:3525$4063 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1092$clma.v:3526$4066 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1094$clma.v:3527$4069 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1094$clma.v:3527$4069 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1096$clma.v:3528$4072 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1098$clma.v:3529$4075 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1100$clma.v:3530$4078 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1100$clma.v:3530$4078 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1102$clma.v:3531$4081 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1102$clma.v:3531$4081 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1104$clma.v:3532$4084 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1106$clma.v:3533$4087 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1106$clma.v:3533$4087 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1108$clma.v:3534$4090 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1108$clma.v:3534$4090 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1110$clma.v:3535$4093 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1112$clma.v:3536$4096 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1114$clma.v:3537$4099 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1114$clma.v:3537$4099 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1116$clma.v:3538$4102 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1116$clma.v:3538$4102 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1118$clma.v:3539$4105 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1120$clma.v:3540$4108 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1120$clma.v:3540$4108 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1122$clma.v:3541$4111 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1122$clma.v:3541$4111 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1124$clma.v:3542$4114 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1124$clma.v:3542$4114 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1126$clma.v:3543$4117 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1128$clma.v:3544$4120 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1130$clma.v:3545$4123 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1132$clma.v:3546$4126 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1132$clma.v:3546$4126 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1134$clma.v:3547$4129 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1136$clma.v:3548$4132 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1136$clma.v:3548$4132 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1138$clma.v:3549$4135 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1138$clma.v:3549$4135 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1140$clma.v:3550$4138 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1142$clma.v:3551$4141 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1142$clma.v:3551$4141 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1144$clma.v:3552$4144 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1144$clma.v:3552$4144 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1146$clma.v:3553$4147 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1146$clma.v:3553$4147 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1148$clma.v:3554$4150 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1148$clma.v:3554$4150 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1150$clma.v:3555$4153 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1152$clma.v:3556$4156 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1154$clma.v:3557$4159 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1154$clma.v:3557$4159 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1156$clma.v:3558$4162 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1158$clma.v:3559$4165 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1158$clma.v:3559$4165 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1160$clma.v:3560$4168 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1160$clma.v:3560$4168 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1162$clma.v:3561$4171 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1162$clma.v:3561$4171 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1164$clma.v:3562$4174 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1166$clma.v:3563$4177 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1166$clma.v:3563$4177 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1168$clma.v:3564$4180 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1168$clma.v:3564$4180 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1170$clma.v:3565$4183 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1172$clma.v:3566$4186 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1174$clma.v:3567$4189 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1174$clma.v:3567$4189 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1176$clma.v:3568$4192 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1178$clma.v:3569$4195 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1180$clma.v:3570$4198 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1180$clma.v:3570$4198 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1182$clma.v:3571$4201 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1184$clma.v:3572$4204 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1186$clma.v:3573$4207 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1186$clma.v:3573$4207 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1188$clma.v:3574$4210 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1188$clma.v:3574$4210 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1190$clma.v:3575$4213 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1190$clma.v:3575$4213 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1192$clma.v:3576$4216 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1194$clma.v:3577$4219 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1198$clma.v:3579$4223 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1198$clma.v:3579$4223 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1200$clma.v:3580$4226 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_1202$clma.v:3581$4229 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1202$clma.v:3581$4229 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1204$clma.v:3582$4232 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1204$clma.v:3582$4232 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_1206$clma.v:3583$4235 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1206$clma.v:3583$4235 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1208$clma.v:3584$4238 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1208$clma.v:3584$4238 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1210$clma.v:3585$4241 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1210$clma.v:3585$4241 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_1212$clma.v:3586$4244 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1212$clma.v:3586$4244 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1214$clma.v:3587$4247 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1214$clma.v:3587$4247 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1216$clma.v:3588$4250 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1216$clma.v:3588$4250 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1218$clma.v:3589$4253 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1218$clma.v:3589$4253 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1220$clma.v:3590$4256 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1220$clma.v:3590$4256 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1222$clma.v:3591$4259 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1224$clma.v:3592$4262 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1226$clma.v:3593$4265 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1226$clma.v:3593$4265 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1228$clma.v:3594$4268 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1228$clma.v:3594$4268 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1232$clma.v:3596$4272 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1234$clma.v:3597$4275 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_1236$clma.v:3598$4278 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1236$clma.v:3598$4278 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1238$clma.v:3599$4281 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1240$clma.v:3600$4284 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1242$clma.v:3601$4287 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1244$clma.v:3602$4290 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1246$clma.v:3603$4293 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1248$clma.v:3604$4296 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1250$clma.v:3605$4299 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1252$clma.v:3606$4302 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1254$clma.v:3607$4305 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1254$clma.v:3607$4305 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1256$clma.v:3608$4308 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1256$clma.v:3608$4308 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1258$clma.v:3609$4311 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1260$clma.v:3610$4314 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1260$clma.v:3610$4314 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1262$clma.v:3611$4317 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1264$clma.v:3612$4320 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1264$clma.v:3612$4320 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1266$clma.v:3613$4323 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1268$clma.v:3614$4326 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1268$clma.v:3614$4326 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1270$clma.v:3615$4329 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1270$clma.v:3615$4329 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1272$clma.v:3616$4332 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1274$clma.v:3617$4335 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1276$clma.v:3618$4338 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1278$clma.v:3619$4341 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1278$clma.v:3619$4341 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1280$clma.v:3620$4344 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1282$clma.v:3621$4347 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1282$clma.v:3621$4347 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1284$clma.v:3622$4350 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1286$clma.v:3623$4353 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1288$clma.v:3624$4356 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1290$clma.v:3625$4359 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1292$clma.v:3626$4362 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1292$clma.v:3626$4362 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1294$clma.v:3627$4365 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1296$clma.v:3628$4368 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1296$clma.v:3628$4368 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1298$clma.v:3629$4371 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1300$clma.v:3630$4374 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1302$clma.v:3631$4377 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1302$clma.v:3631$4377 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1304$clma.v:3632$4380 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1304$clma.v:3632$4380 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1306$clma.v:3633$4383 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1308$clma.v:3634$4386 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1308$clma.v:3634$4386 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1310$clma.v:3635$4389 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1312$clma.v:3636$4392 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1314$clma.v:3637$4395 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1314$clma.v:3637$4395 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1316$clma.v:3638$4398 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1318$clma.v:3639$4401 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_1320$clma.v:3640$4404 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1320$clma.v:3640$4404 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1322$clma.v:3641$4407 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1322$clma.v:3641$4407 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1324$clma.v:3642$4410 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1324$clma.v:3642$4410 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_1326$clma.v:3643$4413 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1326$clma.v:3643$4413 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1328$clma.v:3644$4416 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1328$clma.v:3644$4416 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1330$clma.v:3645$4419 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1332$clma.v:3646$4422 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1332$clma.v:3646$4422 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1334$clma.v:3647$4425 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1334$clma.v:3647$4425 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1336$clma.v:3648$4428 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1336$clma.v:3648$4428 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1338$clma.v:3649$4431 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_1340$clma.v:3650$4434 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1340$clma.v:3650$4434 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1342$clma.v:3651$4437 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1344$clma.v:3652$4440 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1346$clma.v:3653$4443 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1348$clma.v:3654$4446 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1350$clma.v:3655$4449 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1350$clma.v:3655$4449 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1352$clma.v:3656$4452 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1352$clma.v:3656$4452 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1354$clma.v:3657$4455 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1354$clma.v:3657$4455 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1356$clma.v:3658$4458 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1358$clma.v:3659$4461 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1358$clma.v:3659$4461 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1360$clma.v:3660$4464 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1362$clma.v:3661$4467 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1364$clma.v:3662$4470 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1366$clma.v:3663$4473 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1366$clma.v:3663$4473 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1368$clma.v:3664$4476 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_1370$clma.v:3665$4479 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1370$clma.v:3665$4479 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1372$clma.v:3666$4482 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1374$clma.v:3667$4485 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1376$clma.v:3668$4488 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1378$clma.v:3669$4491 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1378$clma.v:3669$4491 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1380$clma.v:3670$4494 ($shr).
Removed top 8 bits (of 32) from port A of cell clma.$verific$shift_right_1382$clma.v:3671$4497 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1382$clma.v:3671$4497 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1384$clma.v:3672$4500 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1384$clma.v:3672$4500 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1386$clma.v:3673$4503 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1388$clma.v:3674$4506 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1388$clma.v:3674$4506 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1390$clma.v:3675$4509 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1390$clma.v:3675$4509 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1392$clma.v:3676$4512 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1392$clma.v:3676$4512 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1394$clma.v:3677$4515 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1394$clma.v:3677$4515 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1396$clma.v:3678$4518 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1396$clma.v:3678$4518 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1398$clma.v:3679$4521 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1398$clma.v:3679$4521 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1400$clma.v:3680$4524 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1400$clma.v:3680$4524 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1402$clma.v:3681$4527 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1402$clma.v:3681$4527 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_1404$clma.v:3682$4530 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1404$clma.v:3682$4530 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1406$clma.v:3683$4533 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1406$clma.v:3683$4533 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1408$clma.v:3684$4536 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_1410$clma.v:3685$4539 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1410$clma.v:3685$4539 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1412$clma.v:3686$4542 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1414$clma.v:3687$4545 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1414$clma.v:3687$4545 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1416$clma.v:3688$4548 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1416$clma.v:3688$4548 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1418$clma.v:3689$4551 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1420$clma.v:3690$4554 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1422$clma.v:3691$4557 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1424$clma.v:3692$4560 ($shr).
Removed top 5 bits (of 16) from port A of cell clma.$verific$shift_right_1426$clma.v:3693$4563 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1426$clma.v:3693$4563 ($shr).
Removed top 8 bits (of 32) from port A of cell clma.$verific$shift_right_1428$clma.v:3694$4566 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1428$clma.v:3694$4566 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1430$clma.v:3695$4569 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1432$clma.v:3696$4572 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1434$clma.v:3697$4575 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1434$clma.v:3697$4575 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1436$clma.v:3698$4578 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1436$clma.v:3698$4578 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1438$clma.v:3699$4581 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1440$clma.v:3700$4584 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1440$clma.v:3700$4584 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_1442$clma.v:3701$4587 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1442$clma.v:3701$4587 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1444$clma.v:3702$4590 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1446$clma.v:3703$4593 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1448$clma.v:3704$4596 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1450$clma.v:3705$4599 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1450$clma.v:3705$4599 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_1452$clma.v:3706$4602 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1452$clma.v:3706$4602 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1454$clma.v:3707$4605 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1456$clma.v:3708$4608 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1456$clma.v:3708$4608 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1458$clma.v:3709$4611 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1458$clma.v:3709$4611 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_1460$clma.v:3710$4614 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1460$clma.v:3710$4614 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1462$clma.v:3711$4617 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1462$clma.v:3711$4617 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1464$clma.v:3712$4620 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1464$clma.v:3712$4620 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_1466$clma.v:3713$4623 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1466$clma.v:3713$4623 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_1468$clma.v:3714$4626 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1468$clma.v:3714$4626 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_1470$clma.v:3715$4629 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1470$clma.v:3715$4629 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1472$clma.v:3716$4632 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1472$clma.v:3716$4632 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1474$clma.v:3717$4635 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1474$clma.v:3717$4635 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1476$clma.v:3718$4638 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1476$clma.v:3718$4638 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1478$clma.v:3719$4641 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1480$clma.v:3720$4644 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1480$clma.v:3720$4644 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_1482$clma.v:3721$4647 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1482$clma.v:3721$4647 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1484$clma.v:3722$4650 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1486$clma.v:3723$4653 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1486$clma.v:3723$4653 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1488$clma.v:3724$4656 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1488$clma.v:3724$4656 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_1490$clma.v:3725$4659 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1490$clma.v:3725$4659 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_1492$clma.v:3726$4662 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1492$clma.v:3726$4662 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_1494$clma.v:3727$4665 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1494$clma.v:3727$4665 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1496$clma.v:3728$4668 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1498$clma.v:3729$4671 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1500$clma.v:3730$4674 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1502$clma.v:3731$4677 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1502$clma.v:3731$4677 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1504$clma.v:3732$4680 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1504$clma.v:3732$4680 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1506$clma.v:3733$4683 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1508$clma.v:3734$4686 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1508$clma.v:3734$4686 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1510$clma.v:3735$4689 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1510$clma.v:3735$4689 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1512$clma.v:3736$4692 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1512$clma.v:3736$4692 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1514$clma.v:3737$4695 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1514$clma.v:3737$4695 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1516$clma.v:3738$4698 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1516$clma.v:3738$4698 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1518$clma.v:3739$4701 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_1520$clma.v:3740$4704 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1520$clma.v:3740$4704 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1522$clma.v:3741$4707 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1522$clma.v:3741$4707 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1524$clma.v:3742$4710 ($shr).
Removed top 31 bits (of 32) from port A of cell clma.$verific$shift_right_1526$clma.v:3743$4713 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1526$clma.v:3743$4713 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_1528$clma.v:3744$4716 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1528$clma.v:3744$4716 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1530$clma.v:3745$4719 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1530$clma.v:3745$4719 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1532$clma.v:3746$4722 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1534$clma.v:3747$4725 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1536$clma.v:3748$4728 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1538$clma.v:3749$4731 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1540$clma.v:3750$4734 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1540$clma.v:3750$4734 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_1542$clma.v:3751$4737 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1542$clma.v:3751$4737 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1544$clma.v:3752$4740 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1544$clma.v:3752$4740 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1546$clma.v:3753$4743 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1548$clma.v:3754$4746 ($shr).
Removed top 4 bits (of 16) from port A of cell clma.$verific$shift_right_1550$clma.v:3755$4749 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1550$clma.v:3755$4749 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_1552$clma.v:3756$4752 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1552$clma.v:3756$4752 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1554$clma.v:3757$4755 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1556$clma.v:3758$4758 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1558$clma.v:3759$4761 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1558$clma.v:3759$4761 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1560$clma.v:3760$4764 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1560$clma.v:3760$4764 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1562$clma.v:3761$4767 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1562$clma.v:3761$4767 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1564$clma.v:3762$4770 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1566$clma.v:3763$4773 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1566$clma.v:3763$4773 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1568$clma.v:3764$4776 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1568$clma.v:3764$4776 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1570$clma.v:3765$4779 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1570$clma.v:3765$4779 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1572$clma.v:3766$4782 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_1574$clma.v:3767$4785 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1574$clma.v:3767$4785 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1576$clma.v:3768$4788 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1576$clma.v:3768$4788 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1578$clma.v:3769$4791 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1578$clma.v:3769$4791 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1580$clma.v:3770$4794 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1580$clma.v:3770$4794 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1582$clma.v:3771$4797 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1582$clma.v:3771$4797 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1584$clma.v:3772$4800 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1584$clma.v:3772$4800 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1586$clma.v:3773$4803 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1588$clma.v:3774$4806 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1588$clma.v:3774$4806 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1590$clma.v:3775$4809 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1590$clma.v:3775$4809 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1594$clma.v:3777$4813 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1594$clma.v:3777$4813 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_1596$clma.v:3778$4816 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1596$clma.v:3778$4816 ($shr).
Removed top 30 bits (of 64) from port A of cell clma.$verific$shift_right_1598$clma.v:3779$4819 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1598$clma.v:3779$4819 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_1600$clma.v:3780$4822 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1600$clma.v:3780$4822 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1602$clma.v:3781$4825 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1602$clma.v:3781$4825 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1604$clma.v:3782$4828 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1604$clma.v:3782$4828 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_1606$clma.v:3783$4831 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1606$clma.v:3783$4831 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1608$clma.v:3784$4834 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1608$clma.v:3784$4834 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1612$clma.v:3786$4838 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1612$clma.v:3786$4838 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1614$clma.v:3787$4841 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1614$clma.v:3787$4841 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1616$clma.v:3788$4844 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1616$clma.v:3788$4844 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1618$clma.v:3789$4847 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1618$clma.v:3789$4847 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1620$clma.v:3790$4850 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1622$clma.v:3791$4853 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1624$clma.v:3792$4856 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1626$clma.v:3793$4859 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1626$clma.v:3793$4859 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1628$clma.v:3794$4862 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1628$clma.v:3794$4862 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1630$clma.v:3795$4865 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1630$clma.v:3795$4865 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1632$clma.v:3796$4868 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1632$clma.v:3796$4868 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1634$clma.v:3797$4871 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1634$clma.v:3797$4871 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1636$clma.v:3798$4874 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1636$clma.v:3798$4874 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1638$clma.v:3799$4877 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1638$clma.v:3799$4877 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1640$clma.v:3800$4880 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1640$clma.v:3800$4880 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1642$clma.v:3801$4883 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1642$clma.v:3801$4883 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_1644$clma.v:3802$4886 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1644$clma.v:3802$4886 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1646$clma.v:3803$4889 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1646$clma.v:3803$4889 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1648$clma.v:3804$4892 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1648$clma.v:3804$4892 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1650$clma.v:3805$4895 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1650$clma.v:3805$4895 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1652$clma.v:3806$4898 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1652$clma.v:3806$4898 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1654$clma.v:3807$4901 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1654$clma.v:3807$4901 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1656$clma.v:3808$4904 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1656$clma.v:3808$4904 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1658$clma.v:3809$4907 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1658$clma.v:3809$4907 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1660$clma.v:3810$4910 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1660$clma.v:3810$4910 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1662$clma.v:3811$4913 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1662$clma.v:3811$4913 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1664$clma.v:3812$4916 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1664$clma.v:3812$4916 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1666$clma.v:3813$4919 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1666$clma.v:3813$4919 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1668$clma.v:3814$4922 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1668$clma.v:3814$4922 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1670$clma.v:3815$4925 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1672$clma.v:3816$4928 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1674$clma.v:3817$4931 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1674$clma.v:3817$4931 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1676$clma.v:3818$4934 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1678$clma.v:3819$4937 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_1680$clma.v:3820$4940 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1680$clma.v:3820$4940 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1682$clma.v:3821$4943 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1682$clma.v:3821$4943 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1684$clma.v:3822$4946 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1684$clma.v:3822$4946 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1686$clma.v:3823$4949 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1686$clma.v:3823$4949 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1688$clma.v:3824$4952 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1688$clma.v:3824$4952 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_1690$clma.v:3825$4955 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1690$clma.v:3825$4955 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1692$clma.v:3826$4958 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1692$clma.v:3826$4958 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1694$clma.v:3827$4961 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1694$clma.v:3827$4961 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1696$clma.v:3828$4964 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1696$clma.v:3828$4964 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1698$clma.v:3829$4967 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1698$clma.v:3829$4967 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1700$clma.v:3830$4970 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1700$clma.v:3830$4970 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_1702$clma.v:3831$4973 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1702$clma.v:3831$4973 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1704$clma.v:3832$4976 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1704$clma.v:3832$4976 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1706$clma.v:3833$4979 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1708$clma.v:3834$4982 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1708$clma.v:3834$4982 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1710$clma.v:3835$4985 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1710$clma.v:3835$4985 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_1712$clma.v:3836$4988 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1712$clma.v:3836$4988 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1714$clma.v:3837$4991 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_1716$clma.v:3838$4994 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1716$clma.v:3838$4994 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1718$clma.v:3839$4997 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1718$clma.v:3839$4997 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1720$clma.v:3840$5000 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1722$clma.v:3841$5003 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1724$clma.v:3842$5006 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1726$clma.v:3843$5009 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1726$clma.v:3843$5009 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1728$clma.v:3844$5012 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1728$clma.v:3844$5012 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1730$clma.v:3845$5015 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1730$clma.v:3845$5015 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1732$clma.v:3846$5018 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1734$clma.v:3847$5021 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1736$clma.v:3848$5024 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1736$clma.v:3848$5024 ($shr).
Removed top 30 bits (of 32) from port A of cell clma.$verific$shift_right_1738$clma.v:3849$5027 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1738$clma.v:3849$5027 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1740$clma.v:3850$5030 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1742$clma.v:3851$5033 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1742$clma.v:3851$5033 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1744$clma.v:3852$5036 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1746$clma.v:3853$5039 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1746$clma.v:3853$5039 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_1748$clma.v:3854$5042 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1748$clma.v:3854$5042 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1750$clma.v:3855$5045 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1750$clma.v:3855$5045 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1752$clma.v:3856$5048 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1754$clma.v:3857$5051 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1754$clma.v:3857$5051 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1756$clma.v:3858$5054 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1756$clma.v:3858$5054 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1758$clma.v:3859$5057 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1760$clma.v:3860$5060 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1760$clma.v:3860$5060 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1762$clma.v:3861$5063 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1762$clma.v:3861$5063 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1764$clma.v:3862$5066 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1766$clma.v:3863$5069 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1766$clma.v:3863$5069 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1768$clma.v:3864$5072 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1768$clma.v:3864$5072 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1770$clma.v:3865$5075 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1772$clma.v:3866$5078 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1772$clma.v:3866$5078 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1774$clma.v:3867$5081 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1774$clma.v:3867$5081 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1776$clma.v:3868$5084 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1778$clma.v:3869$5087 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1780$clma.v:3870$5090 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1780$clma.v:3870$5090 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1782$clma.v:3871$5093 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1784$clma.v:3872$5096 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_1786$clma.v:3873$5099 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1786$clma.v:3873$5099 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1788$clma.v:3874$5102 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1788$clma.v:3874$5102 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1790$clma.v:3875$5105 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1792$clma.v:3876$5108 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1794$clma.v:3877$5111 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1796$clma.v:3878$5114 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1798$clma.v:3879$5117 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1800$clma.v:3880$5120 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1802$clma.v:3881$5123 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1804$clma.v:3882$5126 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1806$clma.v:3883$5129 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1808$clma.v:3884$5132 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1808$clma.v:3884$5132 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1810$clma.v:3885$5135 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1812$clma.v:3886$5138 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1812$clma.v:3886$5138 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1814$clma.v:3887$5141 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1814$clma.v:3887$5141 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1816$clma.v:3888$5144 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1818$clma.v:3889$5147 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1820$clma.v:3890$5150 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1820$clma.v:3890$5150 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_1822$clma.v:3891$5153 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1822$clma.v:3891$5153 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1824$clma.v:3892$5156 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1824$clma.v:3892$5156 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1826$clma.v:3893$5159 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1828$clma.v:3894$5162 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1830$clma.v:3895$5165 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1830$clma.v:3895$5165 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1832$clma.v:3896$5168 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1832$clma.v:3896$5168 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1834$clma.v:3897$5171 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1834$clma.v:3897$5171 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1836$clma.v:3898$5174 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1836$clma.v:3898$5174 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1838$clma.v:3899$5177 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1838$clma.v:3899$5177 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1840$clma.v:3900$5180 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1842$clma.v:3901$5183 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_1844$clma.v:3902$5186 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1844$clma.v:3902$5186 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1846$clma.v:3903$5189 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_1848$clma.v:3904$5192 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1848$clma.v:3904$5192 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1850$clma.v:3905$5195 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1850$clma.v:3905$5195 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1852$clma.v:3906$5198 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1852$clma.v:3906$5198 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1854$clma.v:3907$5201 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1854$clma.v:3907$5201 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_1856$clma.v:3908$5204 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1856$clma.v:3908$5204 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1858$clma.v:3909$5207 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_1860$clma.v:3910$5210 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1860$clma.v:3910$5210 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1862$clma.v:3911$5213 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1864$clma.v:3912$5216 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1864$clma.v:3912$5216 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1866$clma.v:3913$5219 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1866$clma.v:3913$5219 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1868$clma.v:3914$5222 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1870$clma.v:3915$5225 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1872$clma.v:3916$5228 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1872$clma.v:3916$5228 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_1874$clma.v:3917$5231 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1874$clma.v:3917$5231 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1876$clma.v:3918$5234 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1876$clma.v:3918$5234 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1878$clma.v:3919$5237 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1878$clma.v:3919$5237 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1880$clma.v:3920$5240 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_1882$clma.v:3921$5243 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1882$clma.v:3921$5243 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1884$clma.v:3922$5246 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1886$clma.v:3923$5249 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1886$clma.v:3923$5249 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1888$clma.v:3924$5252 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1888$clma.v:3924$5252 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1890$clma.v:3925$5255 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1890$clma.v:3925$5255 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1892$clma.v:3926$5258 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1892$clma.v:3926$5258 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1894$clma.v:3927$5261 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1896$clma.v:3928$5264 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1896$clma.v:3928$5264 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1898$clma.v:3929$5267 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1898$clma.v:3929$5267 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1900$clma.v:3930$5270 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1900$clma.v:3930$5270 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_1902$clma.v:3931$5273 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1902$clma.v:3931$5273 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1904$clma.v:3932$5276 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1904$clma.v:3932$5276 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1906$clma.v:3933$5279 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1908$clma.v:3934$5282 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1908$clma.v:3934$5282 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1910$clma.v:3935$5285 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1912$clma.v:3936$5288 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1912$clma.v:3936$5288 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1914$clma.v:3937$5291 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1914$clma.v:3937$5291 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1916$clma.v:3938$5294 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1916$clma.v:3938$5294 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1918$clma.v:3939$5297 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1918$clma.v:3939$5297 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1920$clma.v:3940$5300 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1922$clma.v:3941$5303 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1924$clma.v:3942$5306 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_1926$clma.v:3943$5309 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1926$clma.v:3943$5309 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1928$clma.v:3944$5312 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1930$clma.v:3945$5315 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1930$clma.v:3945$5315 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_1932$clma.v:3946$5318 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1932$clma.v:3946$5318 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_1934$clma.v:3947$5321 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1934$clma.v:3947$5321 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1936$clma.v:3948$5324 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1936$clma.v:3948$5324 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1938$clma.v:3949$5327 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1938$clma.v:3949$5327 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_1940$clma.v:3950$5330 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1940$clma.v:3950$5330 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1942$clma.v:3951$5333 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1942$clma.v:3951$5333 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1944$clma.v:3952$5336 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_1946$clma.v:3953$5339 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1946$clma.v:3953$5339 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_1948$clma.v:3954$5342 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1948$clma.v:3954$5342 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1950$clma.v:3955$5345 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1952$clma.v:3956$5348 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1952$clma.v:3956$5348 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1954$clma.v:3957$5351 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1956$clma.v:3958$5354 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_1958$clma.v:3959$5357 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1958$clma.v:3959$5357 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1960$clma.v:3960$5360 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1960$clma.v:3960$5360 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1962$clma.v:3961$5363 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1964$clma.v:3962$5366 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1964$clma.v:3962$5366 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_1966$clma.v:3963$5369 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_1966$clma.v:3963$5369 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_1968$clma.v:3964$5372 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1968$clma.v:3964$5372 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1970$clma.v:3965$5375 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1972$clma.v:3966$5378 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1972$clma.v:3966$5378 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1974$clma.v:3967$5381 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1976$clma.v:3968$5384 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1976$clma.v:3968$5384 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1978$clma.v:3969$5387 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1980$clma.v:3970$5390 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_1982$clma.v:3971$5393 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1982$clma.v:3971$5393 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_1984$clma.v:3972$5396 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1984$clma.v:3972$5396 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1986$clma.v:3973$5399 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_1988$clma.v:3974$5402 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1990$clma.v:3975$5405 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_1992$clma.v:3976$5408 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1992$clma.v:3976$5408 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_1994$clma.v:3977$5411 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_1994$clma.v:3977$5411 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_1996$clma.v:3978$5414 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_1998$clma.v:3979$5417 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_2000$clma.v:3980$5420 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2000$clma.v:3980$5420 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_2002$clma.v:3981$5423 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2002$clma.v:3981$5423 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2004$clma.v:3982$5426 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2004$clma.v:3982$5426 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2006$clma.v:3983$5429 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2008$clma.v:3984$5432 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2008$clma.v:3984$5432 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2010$clma.v:3985$5435 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2012$clma.v:3986$5438 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2014$clma.v:3987$5441 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2016$clma.v:3988$5444 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2018$clma.v:3989$5447 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2020$clma.v:3990$5450 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2020$clma.v:3990$5450 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2022$clma.v:3991$5453 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2022$clma.v:3991$5453 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_2024$clma.v:3992$5456 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2024$clma.v:3992$5456 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2026$clma.v:3993$5459 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2026$clma.v:3993$5459 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2028$clma.v:3994$5462 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_2030$clma.v:3995$5465 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2030$clma.v:3995$5465 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_2032$clma.v:3996$5468 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2032$clma.v:3996$5468 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_2034$clma.v:3997$5471 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2034$clma.v:3997$5471 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2036$clma.v:3998$5474 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2036$clma.v:3998$5474 ($shr).
Removed top 8 bits (of 16) from port A of cell clma.$verific$shift_right_2038$clma.v:3999$5477 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2038$clma.v:3999$5477 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_2040$clma.v:4000$5480 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2040$clma.v:4000$5480 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2042$clma.v:4001$5483 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2044$clma.v:4002$5486 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2044$clma.v:4002$5486 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2046$clma.v:4003$5489 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2046$clma.v:4003$5489 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2048$clma.v:4004$5492 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2048$clma.v:4004$5492 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2050$clma.v:4005$5495 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2052$clma.v:4006$5498 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_2054$clma.v:4007$5501 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2054$clma.v:4007$5501 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2056$clma.v:4008$5504 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2058$clma.v:4009$5507 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2060$clma.v:4010$5510 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2060$clma.v:4010$5510 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2062$clma.v:4011$5513 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2064$clma.v:4012$5516 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2064$clma.v:4012$5516 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_2066$clma.v:4013$5519 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2066$clma.v:4013$5519 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_2068$clma.v:4014$5522 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2068$clma.v:4014$5522 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2070$clma.v:4015$5525 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2072$clma.v:4016$5528 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2072$clma.v:4016$5528 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2074$clma.v:4017$5531 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2076$clma.v:4018$5534 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2076$clma.v:4018$5534 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_2078$clma.v:4019$5537 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2078$clma.v:4019$5537 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2080$clma.v:4020$5540 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2082$clma.v:4021$5543 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2084$clma.v:4022$5546 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2084$clma.v:4022$5546 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2086$clma.v:4023$5549 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_2088$clma.v:4024$5552 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2088$clma.v:4024$5552 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_2090$clma.v:4025$5555 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2090$clma.v:4025$5555 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2092$clma.v:4026$5558 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2094$clma.v:4027$5561 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2096$clma.v:4028$5564 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2098$clma.v:4029$5567 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2100$clma.v:4030$5570 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2102$clma.v:4031$5573 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2104$clma.v:4032$5576 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2104$clma.v:4032$5576 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2106$clma.v:4033$5579 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2106$clma.v:4033$5579 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2108$clma.v:4034$5582 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2110$clma.v:4035$5585 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2110$clma.v:4035$5585 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2112$clma.v:4036$5588 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_2114$clma.v:4037$5591 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2114$clma.v:4037$5591 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2116$clma.v:4038$5594 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2116$clma.v:4038$5594 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2118$clma.v:4039$5597 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2118$clma.v:4039$5597 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2120$clma.v:4040$5600 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2120$clma.v:4040$5600 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2122$clma.v:4041$5603 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2124$clma.v:4042$5606 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2124$clma.v:4042$5606 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2126$clma.v:4043$5609 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2126$clma.v:4043$5609 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2128$clma.v:4044$5612 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_2130$clma.v:4045$5615 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2130$clma.v:4045$5615 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2132$clma.v:4046$5618 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2134$clma.v:4047$5621 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2134$clma.v:4047$5621 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2136$clma.v:4048$5624 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2138$clma.v:4049$5627 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2138$clma.v:4049$5627 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2140$clma.v:4050$5630 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2140$clma.v:4050$5630 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2142$clma.v:4051$5633 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2142$clma.v:4051$5633 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2144$clma.v:4052$5636 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2144$clma.v:4052$5636 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2146$clma.v:4053$5639 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2146$clma.v:4053$5639 ($shr).
Removed top 8 bits (of 32) from port A of cell clma.$verific$shift_right_2148$clma.v:4054$5642 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2148$clma.v:4054$5642 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2150$clma.v:4055$5645 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_2152$clma.v:4056$5648 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2152$clma.v:4056$5648 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2154$clma.v:4057$5651 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2154$clma.v:4057$5651 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2156$clma.v:4058$5654 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2156$clma.v:4058$5654 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2158$clma.v:4059$5657 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2158$clma.v:4059$5657 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2160$clma.v:4060$5660 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2160$clma.v:4060$5660 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2162$clma.v:4061$5663 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2162$clma.v:4061$5663 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2164$clma.v:4062$5666 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2166$clma.v:4063$5669 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2166$clma.v:4063$5669 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2168$clma.v:4064$5672 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2170$clma.v:4065$5675 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2172$clma.v:4066$5678 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2172$clma.v:4066$5678 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2174$clma.v:4067$5681 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2176$clma.v:4068$5684 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2176$clma.v:4068$5684 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2178$clma.v:4069$5687 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2178$clma.v:4069$5687 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2180$clma.v:4070$5690 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_2182$clma.v:4071$5693 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2182$clma.v:4071$5693 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2184$clma.v:4072$5696 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2186$clma.v:4073$5699 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2186$clma.v:4073$5699 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2188$clma.v:4074$5702 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2188$clma.v:4074$5702 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2190$clma.v:4075$5705 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2190$clma.v:4075$5705 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2192$clma.v:4076$5708 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_2194$clma.v:4077$5711 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2194$clma.v:4077$5711 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2196$clma.v:4078$5714 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2196$clma.v:4078$5714 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2198$clma.v:4079$5717 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2200$clma.v:4080$5720 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2202$clma.v:4081$5723 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2204$clma.v:4082$5726 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2206$clma.v:4083$5729 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2208$clma.v:4084$5732 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2210$clma.v:4085$5735 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2212$clma.v:4086$5738 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2214$clma.v:4087$5741 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2214$clma.v:4087$5741 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2216$clma.v:4088$5744 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2218$clma.v:4089$5747 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2220$clma.v:4090$5750 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2222$clma.v:4091$5753 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2224$clma.v:4092$5756 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2226$clma.v:4093$5759 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2228$clma.v:4094$5762 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2230$clma.v:4095$5765 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2232$clma.v:4096$5768 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2234$clma.v:4097$5771 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2234$clma.v:4097$5771 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2236$clma.v:4098$5774 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2236$clma.v:4098$5774 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2238$clma.v:4099$5777 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2240$clma.v:4100$5780 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2242$clma.v:4101$5783 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2244$clma.v:4102$5786 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2246$clma.v:4103$5789 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2248$clma.v:4104$5792 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2250$clma.v:4105$5795 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2252$clma.v:4106$5798 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2254$clma.v:4107$5801 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2256$clma.v:4108$5804 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2258$clma.v:4109$5807 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2258$clma.v:4109$5807 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2260$clma.v:4110$5810 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2262$clma.v:4111$5813 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2264$clma.v:4112$5816 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2266$clma.v:4113$5819 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2268$clma.v:4114$5822 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2270$clma.v:4115$5825 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2272$clma.v:4116$5828 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2274$clma.v:4117$5831 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2276$clma.v:4118$5834 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2278$clma.v:4119$5837 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_2280$clma.v:4120$5840 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2280$clma.v:4120$5840 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2282$clma.v:4121$5843 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2284$clma.v:4122$5846 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2286$clma.v:4123$5849 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2288$clma.v:4124$5852 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2290$clma.v:4125$5855 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2292$clma.v:4126$5858 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2292$clma.v:4126$5858 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2294$clma.v:4127$5861 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2296$clma.v:4128$5864 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2298$clma.v:4129$5867 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2300$clma.v:4130$5870 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2302$clma.v:4131$5873 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2302$clma.v:4131$5873 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2304$clma.v:4132$5876 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2306$clma.v:4133$5879 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2308$clma.v:4134$5882 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2310$clma.v:4135$5885 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_2312$clma.v:4136$5888 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2312$clma.v:4136$5888 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2314$clma.v:4137$5891 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2316$clma.v:4138$5894 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2318$clma.v:4139$5897 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2318$clma.v:4139$5897 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2320$clma.v:4140$5900 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2322$clma.v:4141$5903 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2324$clma.v:4142$5906 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2324$clma.v:4142$5906 ($shr).
Removed top 12 bits (of 32) from port A of cell clma.$verific$shift_right_2326$clma.v:4143$5909 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2326$clma.v:4143$5909 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2328$clma.v:4144$5912 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2330$clma.v:4145$5915 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2332$clma.v:4146$5918 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2332$clma.v:4146$5918 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2334$clma.v:4147$5921 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2334$clma.v:4147$5921 ($shr).
Removed top 4 bits (of 16) from port A of cell clma.$verific$shift_right_2336$clma.v:4148$5924 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2336$clma.v:4148$5924 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2338$clma.v:4149$5927 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2340$clma.v:4150$5930 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2342$clma.v:4151$5933 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2344$clma.v:4152$5936 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2346$clma.v:4153$5939 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2346$clma.v:4153$5939 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2348$clma.v:4154$5942 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2350$clma.v:4155$5945 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2352$clma.v:4156$5948 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2352$clma.v:4156$5948 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_2354$clma.v:4157$5951 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2354$clma.v:4157$5951 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2356$clma.v:4158$5954 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2358$clma.v:4159$5957 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2358$clma.v:4159$5957 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2360$clma.v:4160$5960 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2362$clma.v:4161$5963 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2362$clma.v:4161$5963 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2364$clma.v:4162$5966 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2366$clma.v:4163$5969 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2366$clma.v:4163$5969 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2368$clma.v:4164$5972 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2370$clma.v:4165$5975 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2370$clma.v:4165$5975 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2372$clma.v:4166$5978 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2374$clma.v:4167$5981 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2374$clma.v:4167$5981 ($shr).
Removed top 16 bits (of 64) from port A of cell clma.$verific$shift_right_2376$clma.v:4168$5984 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2376$clma.v:4168$5984 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2378$clma.v:4169$5987 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2378$clma.v:4169$5987 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2380$clma.v:4170$5990 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2382$clma.v:4171$5993 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2386$clma.v:4173$5997 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2388$clma.v:4174$6000 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2388$clma.v:4174$6000 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2390$clma.v:4175$6003 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2392$clma.v:4176$6006 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2392$clma.v:4176$6006 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2396$clma.v:4178$6010 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2398$clma.v:4179$6013 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2398$clma.v:4179$6013 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2400$clma.v:4180$6016 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2402$clma.v:4181$6019 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2402$clma.v:4181$6019 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2404$clma.v:4182$6022 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_2406$clma.v:4183$6025 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2406$clma.v:4183$6025 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2408$clma.v:4184$6028 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2408$clma.v:4184$6028 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2410$clma.v:4185$6031 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2412$clma.v:4186$6034 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2412$clma.v:4186$6034 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2414$clma.v:4187$6037 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2416$clma.v:4188$6040 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2418$clma.v:4189$6043 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2420$clma.v:4190$6046 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2420$clma.v:4190$6046 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2422$clma.v:4191$6049 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2424$clma.v:4192$6052 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2424$clma.v:4192$6052 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_2426$clma.v:4193$6055 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2426$clma.v:4193$6055 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2428$clma.v:4194$6058 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2428$clma.v:4194$6058 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2430$clma.v:4195$6061 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2430$clma.v:4195$6061 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2432$clma.v:4196$6064 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2434$clma.v:4197$6067 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2434$clma.v:4197$6067 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2436$clma.v:4198$6070 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2438$clma.v:4199$6073 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_2440$clma.v:4200$6076 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2440$clma.v:4200$6076 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2442$clma.v:4201$6079 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2444$clma.v:4202$6082 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2444$clma.v:4202$6082 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_2446$clma.v:4203$6085 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2446$clma.v:4203$6085 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2448$clma.v:4204$6088 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2448$clma.v:4204$6088 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2450$clma.v:4205$6091 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2452$clma.v:4206$6094 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2452$clma.v:4206$6094 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2454$clma.v:4207$6097 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2454$clma.v:4207$6097 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2456$clma.v:4208$6100 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2456$clma.v:4208$6100 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2458$clma.v:4209$6103 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2460$clma.v:4210$6106 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2460$clma.v:4210$6106 ($shr).
Removed top 60 bits (of 64) from port A of cell clma.$verific$shift_right_2462$clma.v:4211$6109 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2462$clma.v:4211$6109 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_2464$clma.v:4212$6112 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2464$clma.v:4212$6112 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_2466$clma.v:4213$6115 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2466$clma.v:4213$6115 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_2468$clma.v:4214$6118 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2468$clma.v:4214$6118 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2470$clma.v:4215$6121 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2470$clma.v:4215$6121 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2472$clma.v:4216$6124 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2472$clma.v:4216$6124 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_2474$clma.v:4217$6127 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2474$clma.v:4217$6127 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2476$clma.v:4218$6130 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2476$clma.v:4218$6130 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2478$clma.v:4219$6133 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2478$clma.v:4219$6133 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_2480$clma.v:4220$6136 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2480$clma.v:4220$6136 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2482$clma.v:4221$6139 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2484$clma.v:4222$6142 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2484$clma.v:4222$6142 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2486$clma.v:4223$6145 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2488$clma.v:4224$6148 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2488$clma.v:4224$6148 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2490$clma.v:4225$6151 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2492$clma.v:4226$6154 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2492$clma.v:4226$6154 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2494$clma.v:4227$6157 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2496$clma.v:4228$6160 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2498$clma.v:4229$6163 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2498$clma.v:4229$6163 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2500$clma.v:4230$6166 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2502$clma.v:4231$6169 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2502$clma.v:4231$6169 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2504$clma.v:4232$6172 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2504$clma.v:4232$6172 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2506$clma.v:4233$6175 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2508$clma.v:4234$6178 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2508$clma.v:4234$6178 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2510$clma.v:4235$6181 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2510$clma.v:4235$6181 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2512$clma.v:4236$6184 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2514$clma.v:4237$6187 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2516$clma.v:4238$6190 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2516$clma.v:4238$6190 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2518$clma.v:4239$6193 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2518$clma.v:4239$6193 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2520$clma.v:4240$6196 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2520$clma.v:4240$6196 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2522$clma.v:4241$6199 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2522$clma.v:4241$6199 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2524$clma.v:4242$6202 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2524$clma.v:4242$6202 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2526$clma.v:4243$6205 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2526$clma.v:4243$6205 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2528$clma.v:4244$6208 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2528$clma.v:4244$6208 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2530$clma.v:4245$6211 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2530$clma.v:4245$6211 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2532$clma.v:4246$6214 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2532$clma.v:4246$6214 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2534$clma.v:4247$6217 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2536$clma.v:4248$6220 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2538$clma.v:4249$6223 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2540$clma.v:4250$6226 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2540$clma.v:4250$6226 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2542$clma.v:4251$6229 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2542$clma.v:4251$6229 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2544$clma.v:4252$6232 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2544$clma.v:4252$6232 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2546$clma.v:4253$6235 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2546$clma.v:4253$6235 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2548$clma.v:4254$6238 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2548$clma.v:4254$6238 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2550$clma.v:4255$6241 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2552$clma.v:4256$6244 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2554$clma.v:4257$6247 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2554$clma.v:4257$6247 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_2556$clma.v:4258$6250 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2556$clma.v:4258$6250 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2558$clma.v:4259$6253 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2558$clma.v:4259$6253 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2560$clma.v:4260$6256 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2562$clma.v:4261$6259 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2564$clma.v:4262$6262 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2566$clma.v:4263$6265 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2566$clma.v:4263$6265 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2568$clma.v:4264$6268 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2570$clma.v:4265$6271 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2570$clma.v:4265$6271 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2572$clma.v:4266$6274 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2572$clma.v:4266$6274 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2574$clma.v:4267$6277 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2574$clma.v:4267$6277 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2576$clma.v:4268$6280 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2576$clma.v:4268$6280 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2578$clma.v:4269$6283 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2578$clma.v:4269$6283 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2580$clma.v:4270$6286 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2580$clma.v:4270$6286 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2582$clma.v:4271$6289 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2582$clma.v:4271$6289 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2584$clma.v:4272$6292 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2586$clma.v:4273$6295 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2586$clma.v:4273$6295 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2588$clma.v:4274$6298 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2588$clma.v:4274$6298 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2590$clma.v:4275$6301 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2592$clma.v:4276$6304 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2594$clma.v:4277$6307 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2594$clma.v:4277$6307 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2596$clma.v:4278$6310 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2596$clma.v:4278$6310 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2598$clma.v:4279$6313 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2598$clma.v:4279$6313 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2600$clma.v:4280$6316 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_2602$clma.v:4281$6319 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2602$clma.v:4281$6319 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2604$clma.v:4282$6322 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2604$clma.v:4282$6322 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2606$clma.v:4283$6325 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2606$clma.v:4283$6325 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2608$clma.v:4284$6328 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2608$clma.v:4284$6328 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2610$clma.v:4285$6331 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2610$clma.v:4285$6331 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2612$clma.v:4286$6334 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2612$clma.v:4286$6334 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2614$clma.v:4287$6337 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2614$clma.v:4287$6337 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2616$clma.v:4288$6340 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2616$clma.v:4288$6340 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2618$clma.v:4289$6343 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_2620$clma.v:4290$6346 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2620$clma.v:4290$6346 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_2622$clma.v:4291$6349 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2622$clma.v:4291$6349 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2624$clma.v:4292$6352 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2626$clma.v:4293$6355 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2626$clma.v:4293$6355 ($shr).
Removed top 24 bits (of 32) from port A of cell clma.$verific$shift_right_2628$clma.v:4294$6358 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2628$clma.v:4294$6358 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2630$clma.v:4295$6361 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2630$clma.v:4295$6361 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2632$clma.v:4296$6364 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2632$clma.v:4296$6364 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2634$clma.v:4297$6367 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2636$clma.v:4298$6370 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2638$clma.v:4299$6373 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2638$clma.v:4299$6373 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2640$clma.v:4300$6376 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_2642$clma.v:4301$6379 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2642$clma.v:4301$6379 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2644$clma.v:4302$6382 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2644$clma.v:4302$6382 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2646$clma.v:4303$6385 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2646$clma.v:4303$6385 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2648$clma.v:4304$6388 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2650$clma.v:4305$6391 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2650$clma.v:4305$6391 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2652$clma.v:4306$6394 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2652$clma.v:4306$6394 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2654$clma.v:4307$6397 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_2656$clma.v:4308$6400 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2656$clma.v:4308$6400 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2658$clma.v:4309$6403 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2660$clma.v:4310$6406 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2662$clma.v:4311$6409 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2664$clma.v:4312$6412 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2666$clma.v:4313$6415 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2668$clma.v:4314$6418 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2668$clma.v:4314$6418 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2670$clma.v:4315$6421 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2670$clma.v:4315$6421 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_2672$clma.v:4316$6424 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2672$clma.v:4316$6424 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2674$clma.v:4317$6427 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2674$clma.v:4317$6427 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2676$clma.v:4318$6430 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2676$clma.v:4318$6430 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2678$clma.v:4319$6433 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2680$clma.v:4320$6436 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2680$clma.v:4320$6436 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2682$clma.v:4321$6439 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2684$clma.v:4322$6442 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2684$clma.v:4322$6442 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2686$clma.v:4323$6445 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2688$clma.v:4324$6448 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_2690$clma.v:4325$6451 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2690$clma.v:4325$6451 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2692$clma.v:4326$6454 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2692$clma.v:4326$6454 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_2694$clma.v:4327$6457 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2694$clma.v:4327$6457 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2696$clma.v:4328$6460 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2696$clma.v:4328$6460 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2698$clma.v:4329$6463 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2700$clma.v:4330$6466 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2700$clma.v:4330$6466 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2702$clma.v:4331$6469 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2702$clma.v:4331$6469 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2704$clma.v:4332$6472 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2706$clma.v:4333$6475 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2706$clma.v:4333$6475 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2708$clma.v:4334$6478 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2710$clma.v:4335$6481 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2712$clma.v:4336$6484 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2714$clma.v:4337$6487 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2714$clma.v:4337$6487 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2716$clma.v:4338$6490 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2718$clma.v:4339$6493 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2720$clma.v:4340$6496 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2722$clma.v:4341$6499 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2724$clma.v:4342$6502 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2726$clma.v:4343$6505 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2726$clma.v:4343$6505 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2728$clma.v:4344$6508 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2730$clma.v:4345$6511 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2730$clma.v:4345$6511 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_2732$clma.v:4346$6514 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2732$clma.v:4346$6514 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2734$clma.v:4347$6517 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2734$clma.v:4347$6517 ($shr).
Removed top 48 bits (of 64) from port A of cell clma.$verific$shift_right_2736$clma.v:4348$6520 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2736$clma.v:4348$6520 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2738$clma.v:4349$6523 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2738$clma.v:4349$6523 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_2740$clma.v:4350$6526 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2740$clma.v:4350$6526 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2742$clma.v:4351$6529 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2742$clma.v:4351$6529 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_2744$clma.v:4352$6532 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2744$clma.v:4352$6532 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2746$clma.v:4353$6535 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2748$clma.v:4354$6538 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2750$clma.v:4355$6541 ($shr).
Removed top 28 bits (of 32) from port A of cell clma.$verific$shift_right_2752$clma.v:4356$6544 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2752$clma.v:4356$6544 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2754$clma.v:4357$6547 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2754$clma.v:4357$6547 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2756$clma.v:4358$6550 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2758$clma.v:4359$6553 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_2760$clma.v:4360$6556 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2760$clma.v:4360$6556 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2762$clma.v:4361$6559 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2764$clma.v:4362$6562 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2766$clma.v:4363$6565 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2768$clma.v:4364$6568 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2770$clma.v:4365$6571 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2772$clma.v:4366$6574 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2774$clma.v:4367$6577 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2774$clma.v:4367$6577 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2776$clma.v:4368$6580 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2776$clma.v:4368$6580 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2778$clma.v:4369$6583 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2780$clma.v:4370$6586 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2780$clma.v:4370$6586 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2782$clma.v:4371$6589 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2784$clma.v:4372$6592 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2786$clma.v:4373$6595 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2788$clma.v:4374$6598 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2788$clma.v:4374$6598 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2790$clma.v:4375$6601 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2792$clma.v:4376$6604 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2794$clma.v:4377$6607 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2796$clma.v:4378$6610 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2796$clma.v:4378$6610 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2798$clma.v:4379$6613 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2800$clma.v:4380$6616 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2802$clma.v:4381$6619 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2802$clma.v:4381$6619 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2804$clma.v:4382$6622 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2806$clma.v:4383$6625 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2806$clma.v:4383$6625 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2808$clma.v:4384$6628 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2810$clma.v:4385$6631 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2812$clma.v:4386$6634 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2814$clma.v:4387$6637 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2814$clma.v:4387$6637 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2816$clma.v:4388$6640 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2818$clma.v:4389$6643 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2820$clma.v:4390$6646 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2822$clma.v:4391$6649 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2824$clma.v:4392$6652 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2824$clma.v:4392$6652 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2826$clma.v:4393$6655 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2826$clma.v:4393$6655 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2828$clma.v:4394$6658 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2830$clma.v:4395$6661 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2832$clma.v:4396$6664 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2834$clma.v:4397$6667 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2836$clma.v:4398$6670 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2836$clma.v:4398$6670 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2838$clma.v:4399$6673 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2838$clma.v:4399$6673 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_2840$clma.v:4400$6676 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2840$clma.v:4400$6676 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2842$clma.v:4401$6679 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2844$clma.v:4402$6682 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_2846$clma.v:4403$6685 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2846$clma.v:4403$6685 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2848$clma.v:4404$6688 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2850$clma.v:4405$6691 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2850$clma.v:4405$6691 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_2852$clma.v:4406$6694 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2852$clma.v:4406$6694 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2854$clma.v:4407$6697 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2854$clma.v:4407$6697 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_2856$clma.v:4408$6700 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2856$clma.v:4408$6700 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2858$clma.v:4409$6703 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2860$clma.v:4410$6706 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2860$clma.v:4410$6706 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2862$clma.v:4411$6709 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2864$clma.v:4412$6712 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2864$clma.v:4412$6712 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2866$clma.v:4413$6715 ($shr).
Removed top 11 bits (of 64) from port A of cell clma.$verific$shift_right_2868$clma.v:4414$6718 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2868$clma.v:4414$6718 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2870$clma.v:4415$6721 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2872$clma.v:4416$6724 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2874$clma.v:4417$6727 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2874$clma.v:4417$6727 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2876$clma.v:4418$6730 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2876$clma.v:4418$6730 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2878$clma.v:4419$6733 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2878$clma.v:4419$6733 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2880$clma.v:4420$6736 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2882$clma.v:4421$6739 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2884$clma.v:4422$6742 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2884$clma.v:4422$6742 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2886$clma.v:4423$6745 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2888$clma.v:4424$6748 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2888$clma.v:4424$6748 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2890$clma.v:4425$6751 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2890$clma.v:4425$6751 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_2892$clma.v:4426$6754 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2892$clma.v:4426$6754 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2894$clma.v:4427$6757 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2896$clma.v:4428$6760 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2898$clma.v:4429$6763 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2900$clma.v:4430$6766 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2902$clma.v:4431$6769 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2904$clma.v:4432$6772 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2906$clma.v:4433$6775 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2906$clma.v:4433$6775 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2908$clma.v:4434$6778 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2910$clma.v:4435$6781 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2910$clma.v:4435$6781 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2912$clma.v:4436$6784 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_2914$clma.v:4437$6787 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2914$clma.v:4437$6787 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2916$clma.v:4438$6790 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2916$clma.v:4438$6790 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2918$clma.v:4439$6793 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2918$clma.v:4439$6793 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2920$clma.v:4440$6796 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2922$clma.v:4441$6799 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_2924$clma.v:4442$6802 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2924$clma.v:4442$6802 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2926$clma.v:4443$6805 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2928$clma.v:4444$6808 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2930$clma.v:4445$6811 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2930$clma.v:4445$6811 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2932$clma.v:4446$6814 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_2934$clma.v:4447$6817 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2934$clma.v:4447$6817 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2936$clma.v:4448$6820 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2936$clma.v:4448$6820 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2938$clma.v:4449$6823 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_2940$clma.v:4450$6826 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_2940$clma.v:4450$6826 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2942$clma.v:4451$6829 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2942$clma.v:4451$6829 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2944$clma.v:4452$6832 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_2946$clma.v:4453$6835 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2946$clma.v:4453$6835 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_2948$clma.v:4454$6838 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2950$clma.v:4455$6841 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2952$clma.v:4456$6844 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2954$clma.v:4457$6847 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_2956$clma.v:4458$6850 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2958$clma.v:4459$6853 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_2960$clma.v:4460$6856 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2960$clma.v:4460$6856 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_2962$clma.v:4461$6859 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2962$clma.v:4461$6859 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2964$clma.v:4462$6862 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2966$clma.v:4463$6865 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2968$clma.v:4464$6868 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2970$clma.v:4465$6871 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2972$clma.v:4466$6874 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_2974$clma.v:4467$6877 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2974$clma.v:4467$6877 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2976$clma.v:4468$6880 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2976$clma.v:4468$6880 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2978$clma.v:4469$6883 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2980$clma.v:4470$6886 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2982$clma.v:4471$6889 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2984$clma.v:4472$6892 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2984$clma.v:4472$6892 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_2986$clma.v:4473$6895 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2986$clma.v:4473$6895 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_2988$clma.v:4474$6898 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_2990$clma.v:4475$6901 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2990$clma.v:4475$6901 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_2992$clma.v:4476$6904 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2992$clma.v:4476$6904 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2994$clma.v:4477$6907 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_2996$clma.v:4478$6910 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2996$clma.v:4478$6910 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_2998$clma.v:4479$6913 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3000$clma.v:4480$6916 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3002$clma.v:4481$6919 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3004$clma.v:4482$6922 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3006$clma.v:4483$6925 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3006$clma.v:4483$6925 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3008$clma.v:4484$6928 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3010$clma.v:4485$6931 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3012$clma.v:4486$6934 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3014$clma.v:4487$6937 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3014$clma.v:4487$6937 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3016$clma.v:4488$6940 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3018$clma.v:4489$6943 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3018$clma.v:4489$6943 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3020$clma.v:4490$6946 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3022$clma.v:4491$6949 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3022$clma.v:4491$6949 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3024$clma.v:4492$6952 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3024$clma.v:4492$6952 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3026$clma.v:4493$6955 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3026$clma.v:4493$6955 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_3028$clma.v:4494$6958 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3028$clma.v:4494$6958 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3030$clma.v:4495$6961 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3032$clma.v:4496$6964 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3032$clma.v:4496$6964 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3034$clma.v:4497$6967 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3034$clma.v:4497$6967 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3036$clma.v:4498$6970 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3038$clma.v:4499$6973 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3038$clma.v:4499$6973 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3040$clma.v:4500$6976 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3040$clma.v:4500$6976 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3042$clma.v:4501$6979 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3044$clma.v:4502$6982 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3044$clma.v:4502$6982 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3046$clma.v:4503$6985 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3048$clma.v:4504$6988 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3048$clma.v:4504$6988 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3050$clma.v:4505$6991 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3052$clma.v:4506$6994 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3054$clma.v:4507$6997 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3054$clma.v:4507$6997 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3056$clma.v:4508$7000 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3056$clma.v:4508$7000 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3058$clma.v:4509$7003 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3058$clma.v:4509$7003 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3060$clma.v:4510$7006 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3062$clma.v:4511$7009 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3062$clma.v:4511$7009 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3064$clma.v:4512$7012 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3066$clma.v:4513$7015 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3066$clma.v:4513$7015 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3068$clma.v:4514$7018 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3068$clma.v:4514$7018 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3070$clma.v:4515$7021 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3070$clma.v:4515$7021 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3072$clma.v:4516$7024 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3074$clma.v:4517$7027 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3074$clma.v:4517$7027 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3076$clma.v:4518$7030 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3076$clma.v:4518$7030 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3078$clma.v:4519$7033 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3078$clma.v:4519$7033 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3080$clma.v:4520$7036 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3080$clma.v:4520$7036 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3082$clma.v:4521$7039 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3084$clma.v:4522$7042 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3084$clma.v:4522$7042 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3086$clma.v:4523$7045 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3088$clma.v:4524$7048 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3090$clma.v:4525$7051 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3090$clma.v:4525$7051 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3092$clma.v:4526$7054 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3094$clma.v:4527$7057 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3094$clma.v:4527$7057 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3096$clma.v:4528$7060 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3096$clma.v:4528$7060 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3098$clma.v:4529$7063 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3098$clma.v:4529$7063 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3100$clma.v:4530$7066 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3102$clma.v:4531$7069 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3104$clma.v:4532$7072 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3104$clma.v:4532$7072 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3106$clma.v:4533$7075 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3106$clma.v:4533$7075 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3108$clma.v:4534$7078 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_3110$clma.v:4535$7081 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3110$clma.v:4535$7081 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3112$clma.v:4536$7084 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3114$clma.v:4537$7087 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3114$clma.v:4537$7087 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3116$clma.v:4538$7090 ($shr).
Removed top 11 bits (of 64) from port A of cell clma.$verific$shift_right_3118$clma.v:4539$7093 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3118$clma.v:4539$7093 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3120$clma.v:4540$7096 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3120$clma.v:4540$7096 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3122$clma.v:4541$7099 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3122$clma.v:4541$7099 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3124$clma.v:4542$7102 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3124$clma.v:4542$7102 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3126$clma.v:4543$7105 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3126$clma.v:4543$7105 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3128$clma.v:4544$7108 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3130$clma.v:4545$7111 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3130$clma.v:4545$7111 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3132$clma.v:4546$7114 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3132$clma.v:4546$7114 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3134$clma.v:4547$7117 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3136$clma.v:4548$7120 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3138$clma.v:4549$7123 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3140$clma.v:4550$7126 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3140$clma.v:4550$7126 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3142$clma.v:4551$7129 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3142$clma.v:4551$7129 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3144$clma.v:4552$7132 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3146$clma.v:4553$7135 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3148$clma.v:4554$7138 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3148$clma.v:4554$7138 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3150$clma.v:4555$7141 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3152$clma.v:4556$7144 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3152$clma.v:4556$7144 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3154$clma.v:4557$7147 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3154$clma.v:4557$7147 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3156$clma.v:4558$7150 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3158$clma.v:4559$7153 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3158$clma.v:4559$7153 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3160$clma.v:4560$7156 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3162$clma.v:4561$7159 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3162$clma.v:4561$7159 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_3164$clma.v:4562$7162 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3164$clma.v:4562$7162 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3166$clma.v:4563$7165 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3166$clma.v:4563$7165 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3168$clma.v:4564$7168 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3170$clma.v:4565$7171 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3170$clma.v:4565$7171 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3172$clma.v:4566$7174 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3172$clma.v:4566$7174 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3174$clma.v:4567$7177 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3174$clma.v:4567$7177 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3176$clma.v:4568$7180 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3176$clma.v:4568$7180 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3178$clma.v:4569$7183 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3180$clma.v:4570$7186 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3180$clma.v:4570$7186 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3182$clma.v:4571$7189 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3182$clma.v:4571$7189 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3184$clma.v:4572$7192 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3186$clma.v:4573$7195 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3186$clma.v:4573$7195 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3188$clma.v:4574$7198 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3188$clma.v:4574$7198 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3190$clma.v:4575$7201 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3190$clma.v:4575$7201 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3192$clma.v:4576$7204 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3194$clma.v:4577$7207 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3194$clma.v:4577$7207 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3196$clma.v:4578$7210 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3198$clma.v:4579$7213 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3200$clma.v:4580$7216 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3202$clma.v:4581$7219 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3204$clma.v:4582$7222 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3204$clma.v:4582$7222 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3206$clma.v:4583$7225 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3208$clma.v:4584$7228 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_3210$clma.v:4585$7231 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3210$clma.v:4585$7231 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3212$clma.v:4586$7234 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3212$clma.v:4586$7234 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3214$clma.v:4587$7237 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3216$clma.v:4588$7240 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3218$clma.v:4589$7243 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3220$clma.v:4590$7246 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_3222$clma.v:4591$7249 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3222$clma.v:4591$7249 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3224$clma.v:4592$7252 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3224$clma.v:4592$7252 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3226$clma.v:4593$7255 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3226$clma.v:4593$7255 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3228$clma.v:4594$7258 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3230$clma.v:4595$7261 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3230$clma.v:4595$7261 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3232$clma.v:4596$7264 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3232$clma.v:4596$7264 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3234$clma.v:4597$7267 ($shr).
Removed top 13 bits (of 64) from port A of cell clma.$verific$shift_right_3236$clma.v:4598$7270 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3236$clma.v:4598$7270 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3238$clma.v:4599$7273 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_3240$clma.v:4600$7276 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3240$clma.v:4600$7276 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3242$clma.v:4601$7279 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3244$clma.v:4602$7282 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3246$clma.v:4603$7285 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3246$clma.v:4603$7285 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3248$clma.v:4604$7288 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3250$clma.v:4605$7291 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3252$clma.v:4606$7294 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3252$clma.v:4606$7294 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3254$clma.v:4607$7297 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3256$clma.v:4608$7300 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3256$clma.v:4608$7300 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3258$clma.v:4609$7303 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3258$clma.v:4609$7303 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3260$clma.v:4610$7306 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3262$clma.v:4611$7309 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3264$clma.v:4612$7312 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3264$clma.v:4612$7312 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3266$clma.v:4613$7315 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3268$clma.v:4614$7318 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3270$clma.v:4615$7321 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3272$clma.v:4616$7324 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3272$clma.v:4616$7324 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3274$clma.v:4617$7327 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3274$clma.v:4617$7327 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3276$clma.v:4618$7330 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3278$clma.v:4619$7333 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3280$clma.v:4620$7336 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3282$clma.v:4621$7339 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3284$clma.v:4622$7342 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3286$clma.v:4623$7345 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3288$clma.v:4624$7348 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3288$clma.v:4624$7348 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_3290$clma.v:4625$7351 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3290$clma.v:4625$7351 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3292$clma.v:4626$7354 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3294$clma.v:4627$7357 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3294$clma.v:4627$7357 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3296$clma.v:4628$7360 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3296$clma.v:4628$7360 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3298$clma.v:4629$7363 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3300$clma.v:4630$7366 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3300$clma.v:4630$7366 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3302$clma.v:4631$7369 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3302$clma.v:4631$7369 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3304$clma.v:4632$7372 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_3306$clma.v:4633$7375 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3306$clma.v:4633$7375 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3308$clma.v:4634$7378 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3310$clma.v:4635$7381 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3310$clma.v:4635$7381 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_3312$clma.v:4636$7384 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3312$clma.v:4636$7384 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3314$clma.v:4637$7387 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3314$clma.v:4637$7387 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3316$clma.v:4638$7390 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3316$clma.v:4638$7390 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_3318$clma.v:4639$7393 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3318$clma.v:4639$7393 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3320$clma.v:4640$7396 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3322$clma.v:4641$7399 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3322$clma.v:4641$7399 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3324$clma.v:4642$7402 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3324$clma.v:4642$7402 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3326$clma.v:4643$7405 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3328$clma.v:4644$7408 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3328$clma.v:4644$7408 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3330$clma.v:4645$7411 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3330$clma.v:4645$7411 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3332$clma.v:4646$7414 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3334$clma.v:4647$7417 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3334$clma.v:4647$7417 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3336$clma.v:4648$7420 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3336$clma.v:4648$7420 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3338$clma.v:4649$7423 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3340$clma.v:4650$7426 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3342$clma.v:4651$7429 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3342$clma.v:4651$7429 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3344$clma.v:4652$7432 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3344$clma.v:4652$7432 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3346$clma.v:4653$7435 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3346$clma.v:4653$7435 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3348$clma.v:4654$7438 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3350$clma.v:4655$7441 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3352$clma.v:4656$7444 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3352$clma.v:4656$7444 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3354$clma.v:4657$7447 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3354$clma.v:4657$7447 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_3356$clma.v:4658$7450 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3356$clma.v:4658$7450 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3358$clma.v:4659$7453 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3358$clma.v:4659$7453 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3360$clma.v:4660$7456 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3362$clma.v:4661$7459 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3364$clma.v:4662$7462 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3366$clma.v:4663$7465 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3366$clma.v:4663$7465 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3368$clma.v:4664$7468 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3368$clma.v:4664$7468 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3370$clma.v:4665$7471 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3372$clma.v:4666$7474 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3374$clma.v:4667$7477 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3374$clma.v:4667$7477 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3376$clma.v:4668$7480 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3378$clma.v:4669$7483 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3380$clma.v:4670$7486 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3382$clma.v:4671$7489 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3382$clma.v:4671$7489 ($shr).
Removed top 14 bits (of 32) from port A of cell clma.$verific$shift_right_3384$clma.v:4672$7492 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3384$clma.v:4672$7492 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3386$clma.v:4673$7495 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3388$clma.v:4674$7498 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3388$clma.v:4674$7498 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3390$clma.v:4675$7501 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3390$clma.v:4675$7501 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3392$clma.v:4676$7504 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3392$clma.v:4676$7504 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3394$clma.v:4677$7507 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3396$clma.v:4678$7510 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3396$clma.v:4678$7510 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3398$clma.v:4679$7513 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3400$clma.v:4680$7516 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3400$clma.v:4680$7516 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3402$clma.v:4681$7519 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3402$clma.v:4681$7519 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3404$clma.v:4682$7522 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3404$clma.v:4682$7522 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3406$clma.v:4683$7525 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3408$clma.v:4684$7528 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3408$clma.v:4684$7528 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_3410$clma.v:4685$7531 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3410$clma.v:4685$7531 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3412$clma.v:4686$7534 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3414$clma.v:4687$7537 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3414$clma.v:4687$7537 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3416$clma.v:4688$7540 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3416$clma.v:4688$7540 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3418$clma.v:4689$7543 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3420$clma.v:4690$7546 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_3422$clma.v:4691$7549 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3422$clma.v:4691$7549 ($shr).
Removed top 10 bits (of 32) from port A of cell clma.$verific$shift_right_3424$clma.v:4692$7552 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3424$clma.v:4692$7552 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_3426$clma.v:4693$7555 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3426$clma.v:4693$7555 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3428$clma.v:4694$7558 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3430$clma.v:4695$7561 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3430$clma.v:4695$7561 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3432$clma.v:4696$7564 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3434$clma.v:4697$7567 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3436$clma.v:4698$7570 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3436$clma.v:4698$7570 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3438$clma.v:4699$7573 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3440$clma.v:4700$7576 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3442$clma.v:4701$7579 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3442$clma.v:4701$7579 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3444$clma.v:4702$7582 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3446$clma.v:4703$7585 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3448$clma.v:4704$7588 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3448$clma.v:4704$7588 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3450$clma.v:4705$7591 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3450$clma.v:4705$7591 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3452$clma.v:4706$7594 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3452$clma.v:4706$7594 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3454$clma.v:4707$7597 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3456$clma.v:4708$7600 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3458$clma.v:4709$7603 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3460$clma.v:4710$7606 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3462$clma.v:4711$7609 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3464$clma.v:4712$7612 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3466$clma.v:4713$7615 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3468$clma.v:4714$7618 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3468$clma.v:4714$7618 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3470$clma.v:4715$7621 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3470$clma.v:4715$7621 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3472$clma.v:4716$7624 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3472$clma.v:4716$7624 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3474$clma.v:4717$7627 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3474$clma.v:4717$7627 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3476$clma.v:4718$7630 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3476$clma.v:4718$7630 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3478$clma.v:4719$7633 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3480$clma.v:4720$7636 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3482$clma.v:4721$7639 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_3484$clma.v:4722$7642 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3484$clma.v:4722$7642 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3486$clma.v:4723$7645 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3488$clma.v:4724$7648 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3488$clma.v:4724$7648 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3490$clma.v:4725$7651 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3492$clma.v:4726$7654 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3494$clma.v:4727$7657 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3494$clma.v:4727$7657 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3496$clma.v:4728$7660 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3496$clma.v:4728$7660 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3498$clma.v:4729$7663 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3498$clma.v:4729$7663 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3500$clma.v:4730$7666 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3500$clma.v:4730$7666 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3502$clma.v:4731$7669 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3502$clma.v:4731$7669 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3504$clma.v:4732$7672 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3504$clma.v:4732$7672 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3506$clma.v:4733$7675 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3506$clma.v:4733$7675 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3508$clma.v:4734$7678 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3510$clma.v:4735$7681 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3510$clma.v:4735$7681 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3512$clma.v:4736$7684 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3514$clma.v:4737$7687 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3516$clma.v:4738$7690 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3518$clma.v:4739$7693 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_3520$clma.v:4740$7696 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3520$clma.v:4740$7696 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3522$clma.v:4741$7699 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3522$clma.v:4741$7699 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_3524$clma.v:4742$7702 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3524$clma.v:4742$7702 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3526$clma.v:4743$7705 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3528$clma.v:4744$7708 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3528$clma.v:4744$7708 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3530$clma.v:4745$7711 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_3532$clma.v:4746$7714 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3532$clma.v:4746$7714 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3534$clma.v:4747$7717 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3534$clma.v:4747$7717 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_3538$clma.v:4749$7721 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3538$clma.v:4749$7721 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3540$clma.v:4750$7724 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3540$clma.v:4750$7724 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3542$clma.v:4751$7727 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3544$clma.v:4752$7730 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3546$clma.v:4753$7733 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_3548$clma.v:4754$7736 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3548$clma.v:4754$7736 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3550$clma.v:4755$7739 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3550$clma.v:4755$7739 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3554$clma.v:4757$7743 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3554$clma.v:4757$7743 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3556$clma.v:4758$7746 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3558$clma.v:4759$7749 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3560$clma.v:4760$7752 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3560$clma.v:4760$7752 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3562$clma.v:4761$7755 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3564$clma.v:4762$7758 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3564$clma.v:4762$7758 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_3566$clma.v:4763$7761 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3566$clma.v:4763$7761 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3568$clma.v:4764$7764 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3568$clma.v:4764$7764 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3570$clma.v:4765$7767 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_3572$clma.v:4766$7770 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3572$clma.v:4766$7770 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3574$clma.v:4767$7773 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3574$clma.v:4767$7773 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3576$clma.v:4768$7776 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3576$clma.v:4768$7776 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_3578$clma.v:4769$7779 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3578$clma.v:4769$7779 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3580$clma.v:4770$7782 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_3582$clma.v:4771$7785 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3582$clma.v:4771$7785 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3584$clma.v:4772$7788 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3586$clma.v:4773$7791 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3588$clma.v:4774$7794 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3590$clma.v:4775$7797 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3590$clma.v:4775$7797 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3592$clma.v:4776$7800 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3594$clma.v:4777$7803 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3594$clma.v:4777$7803 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3596$clma.v:4778$7806 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_3598$clma.v:4779$7809 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3598$clma.v:4779$7809 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3600$clma.v:4780$7812 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3600$clma.v:4780$7812 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3602$clma.v:4781$7815 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3604$clma.v:4782$7818 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3606$clma.v:4783$7821 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_3608$clma.v:4784$7824 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3608$clma.v:4784$7824 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_3612$clma.v:4786$7828 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3612$clma.v:4786$7828 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3614$clma.v:4787$7831 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3616$clma.v:4788$7834 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3618$clma.v:4789$7837 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3620$clma.v:4790$7840 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_3622$clma.v:4791$7843 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3622$clma.v:4791$7843 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3624$clma.v:4792$7846 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3624$clma.v:4792$7846 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_3626$clma.v:4793$7849 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3626$clma.v:4793$7849 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3628$clma.v:4794$7852 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3630$clma.v:4795$7855 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3632$clma.v:4796$7858 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3632$clma.v:4796$7858 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3634$clma.v:4797$7861 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3634$clma.v:4797$7861 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3636$clma.v:4798$7864 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3636$clma.v:4798$7864 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3638$clma.v:4799$7867 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3638$clma.v:4799$7867 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3640$clma.v:4800$7870 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3642$clma.v:4801$7873 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3644$clma.v:4802$7876 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3644$clma.v:4802$7876 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3646$clma.v:4803$7879 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3648$clma.v:4804$7882 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_3652$clma.v:4806$7886 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3652$clma.v:4806$7886 ($shr).
Removed top 4 bits (of 16) from port A of cell clma.$verific$shift_right_3654$clma.v:4807$7889 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3654$clma.v:4807$7889 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3656$clma.v:4808$7892 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3656$clma.v:4808$7892 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3658$clma.v:4809$7895 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3658$clma.v:4809$7895 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_3660$clma.v:4810$7898 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3660$clma.v:4810$7898 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3662$clma.v:4811$7901 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3662$clma.v:4811$7901 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3664$clma.v:4812$7904 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3666$clma.v:4813$7907 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3666$clma.v:4813$7907 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3668$clma.v:4814$7910 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_3670$clma.v:4815$7913 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3670$clma.v:4815$7913 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_3672$clma.v:4816$7916 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3672$clma.v:4816$7916 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3676$clma.v:4818$7920 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3678$clma.v:4819$7923 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3680$clma.v:4820$7926 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3682$clma.v:4821$7929 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_3684$clma.v:4822$7932 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3684$clma.v:4822$7932 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3686$clma.v:4823$7935 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3688$clma.v:4824$7938 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3690$clma.v:4825$7941 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3690$clma.v:4825$7941 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3692$clma.v:4826$7944 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3692$clma.v:4826$7944 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_3694$clma.v:4827$7947 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3694$clma.v:4827$7947 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3696$clma.v:4828$7950 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3698$clma.v:4829$7953 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3698$clma.v:4829$7953 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3700$clma.v:4830$7956 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3700$clma.v:4830$7956 ($shr).
Removed top 14 bits (of 32) from port A of cell clma.$verific$shift_right_3702$clma.v:4831$7959 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3702$clma.v:4831$7959 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3704$clma.v:4832$7962 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3704$clma.v:4832$7962 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3706$clma.v:4833$7965 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3708$clma.v:4834$7968 ($shr).
Removed top 9 bits (of 64) from port A of cell clma.$verific$shift_right_3710$clma.v:4835$7971 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3710$clma.v:4835$7971 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3712$clma.v:4836$7974 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3712$clma.v:4836$7974 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_3714$clma.v:4837$7977 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3714$clma.v:4837$7977 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3716$clma.v:4838$7980 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3716$clma.v:4838$7980 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3718$clma.v:4839$7983 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3720$clma.v:4840$7986 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3722$clma.v:4841$7989 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3722$clma.v:4841$7989 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3724$clma.v:4842$7992 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3726$clma.v:4843$7995 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3726$clma.v:4843$7995 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3728$clma.v:4844$7998 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3730$clma.v:4845$8001 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3730$clma.v:4845$8001 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3732$clma.v:4846$8004 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3734$clma.v:4847$8007 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3736$clma.v:4848$8010 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3738$clma.v:4849$8013 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3740$clma.v:4850$8016 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3742$clma.v:4851$8019 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3744$clma.v:4852$8022 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3746$clma.v:4853$8025 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3746$clma.v:4853$8025 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3748$clma.v:4854$8028 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_3750$clma.v:4855$8031 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3750$clma.v:4855$8031 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_3752$clma.v:4856$8034 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3752$clma.v:4856$8034 ($shr).
Removed top 1 bits (of 4) from port A of cell clma.$verific$shift_right_3754$clma.v:4857$8037 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3754$clma.v:4857$8037 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3756$clma.v:4858$8040 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3756$clma.v:4858$8040 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3758$clma.v:4859$8043 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3758$clma.v:4859$8043 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3760$clma.v:4860$8046 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3760$clma.v:4860$8046 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3762$clma.v:4861$8049 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3762$clma.v:4861$8049 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3764$clma.v:4862$8052 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3764$clma.v:4862$8052 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_3766$clma.v:4863$8055 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3766$clma.v:4863$8055 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3768$clma.v:4864$8058 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3768$clma.v:4864$8058 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_3770$clma.v:4865$8061 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3770$clma.v:4865$8061 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3772$clma.v:4866$8064 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3772$clma.v:4866$8064 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_3774$clma.v:4867$8067 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3774$clma.v:4867$8067 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3776$clma.v:4868$8070 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3776$clma.v:4868$8070 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3778$clma.v:4869$8073 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_3780$clma.v:4870$8076 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3780$clma.v:4870$8076 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3782$clma.v:4871$8079 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_3784$clma.v:4872$8082 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3784$clma.v:4872$8082 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3786$clma.v:4873$8085 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3786$clma.v:4873$8085 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3790$clma.v:4875$8089 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3790$clma.v:4875$8089 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3792$clma.v:4876$8092 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3792$clma.v:4876$8092 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_3794$clma.v:4877$8095 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3794$clma.v:4877$8095 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3796$clma.v:4878$8098 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3796$clma.v:4878$8098 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3798$clma.v:4879$8101 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3800$clma.v:4880$8104 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3802$clma.v:4881$8107 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3802$clma.v:4881$8107 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_3804$clma.v:4882$8110 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3804$clma.v:4882$8110 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3806$clma.v:4883$8113 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3806$clma.v:4883$8113 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3808$clma.v:4884$8116 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3808$clma.v:4884$8116 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3812$clma.v:4886$8120 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3814$clma.v:4887$8123 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3814$clma.v:4887$8123 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3816$clma.v:4888$8126 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3818$clma.v:4889$8129 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3818$clma.v:4889$8129 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3820$clma.v:4890$8132 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3822$clma.v:4891$8135 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3822$clma.v:4891$8135 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_3824$clma.v:4892$8138 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3824$clma.v:4892$8138 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3826$clma.v:4893$8141 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3828$clma.v:4894$8144 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3832$clma.v:4896$8148 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3832$clma.v:4896$8148 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3834$clma.v:4897$8151 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3836$clma.v:4898$8154 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_3838$clma.v:4899$8157 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3838$clma.v:4899$8157 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3840$clma.v:4900$8160 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3840$clma.v:4900$8160 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_3842$clma.v:4901$8163 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3842$clma.v:4901$8163 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3844$clma.v:4902$8166 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3846$clma.v:4903$8169 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3846$clma.v:4903$8169 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3848$clma.v:4904$8172 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_3850$clma.v:4905$8175 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3850$clma.v:4905$8175 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_3852$clma.v:4906$8178 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3852$clma.v:4906$8178 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3854$clma.v:4907$8181 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3856$clma.v:4908$8184 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3858$clma.v:4909$8187 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3860$clma.v:4910$8190 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3860$clma.v:4910$8190 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3862$clma.v:4911$8193 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3864$clma.v:4912$8196 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3866$clma.v:4913$8199 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3868$clma.v:4914$8202 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3868$clma.v:4914$8202 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3870$clma.v:4915$8205 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3872$clma.v:4916$8208 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_3874$clma.v:4917$8211 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3874$clma.v:4917$8211 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3876$clma.v:4918$8214 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3876$clma.v:4918$8214 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3878$clma.v:4919$8217 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3878$clma.v:4919$8217 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3880$clma.v:4920$8220 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3880$clma.v:4920$8220 ($shr).
Removed top 2 bits (of 8) from port A of cell clma.$verific$shift_right_3882$clma.v:4921$8223 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3882$clma.v:4921$8223 ($shr).
Removed top 3 bits (of 32) from port A of cell clma.$verific$shift_right_3884$clma.v:4922$8226 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3884$clma.v:4922$8226 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3886$clma.v:4923$8229 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3888$clma.v:4924$8232 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3890$clma.v:4925$8235 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3892$clma.v:4926$8238 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3892$clma.v:4926$8238 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3894$clma.v:4927$8241 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3894$clma.v:4927$8241 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3896$clma.v:4928$8244 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3896$clma.v:4928$8244 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3898$clma.v:4929$8247 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_3900$clma.v:4930$8250 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3900$clma.v:4930$8250 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_3902$clma.v:4931$8253 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3902$clma.v:4931$8253 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3904$clma.v:4932$8256 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3904$clma.v:4932$8256 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3906$clma.v:4933$8259 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3908$clma.v:4934$8262 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3908$clma.v:4934$8262 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3910$clma.v:4935$8265 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3912$clma.v:4936$8268 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3914$clma.v:4937$8271 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3916$clma.v:4938$8274 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3916$clma.v:4938$8274 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3918$clma.v:4939$8277 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_3920$clma.v:4940$8280 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3920$clma.v:4940$8280 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3922$clma.v:4941$8283 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3924$clma.v:4942$8286 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3926$clma.v:4943$8289 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3928$clma.v:4944$8292 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3930$clma.v:4945$8295 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3932$clma.v:4946$8298 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3934$clma.v:4947$8301 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3936$clma.v:4948$8304 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3936$clma.v:4948$8304 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3938$clma.v:4949$8307 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3938$clma.v:4949$8307 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_3940$clma.v:4950$8310 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3940$clma.v:4950$8310 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3942$clma.v:4951$8313 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3944$clma.v:4952$8316 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3944$clma.v:4952$8316 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3946$clma.v:4953$8319 ($shr).
Removed top 5 bits (of 16) from port A of cell clma.$verific$shift_right_3948$clma.v:4954$8322 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3948$clma.v:4954$8322 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3950$clma.v:4955$8325 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3950$clma.v:4955$8325 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3952$clma.v:4956$8328 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3954$clma.v:4957$8331 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3956$clma.v:4958$8334 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_3958$clma.v:4959$8337 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3958$clma.v:4959$8337 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3960$clma.v:4960$8340 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3962$clma.v:4961$8343 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3964$clma.v:4962$8346 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_3966$clma.v:4963$8349 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3966$clma.v:4963$8349 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3968$clma.v:4964$8352 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3970$clma.v:4965$8355 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_3972$clma.v:4966$8358 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3972$clma.v:4966$8358 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3974$clma.v:4967$8361 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_3976$clma.v:4968$8364 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3976$clma.v:4968$8364 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_3978$clma.v:4969$8367 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3978$clma.v:4969$8367 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3980$clma.v:4970$8370 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_3982$clma.v:4971$8373 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3982$clma.v:4971$8373 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3984$clma.v:4972$8376 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3984$clma.v:4972$8376 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3986$clma.v:4973$8379 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3986$clma.v:4973$8379 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3988$clma.v:4974$8382 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3988$clma.v:4974$8382 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_3990$clma.v:4975$8385 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_3990$clma.v:4975$8385 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_3992$clma.v:4976$8388 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_3992$clma.v:4976$8388 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_3994$clma.v:4977$8391 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_3994$clma.v:4977$8391 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_3996$clma.v:4978$8394 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_3996$clma.v:4978$8394 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_3998$clma.v:4979$8397 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4000$clma.v:4980$8400 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4002$clma.v:4981$8403 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4002$clma.v:4981$8403 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4004$clma.v:4982$8406 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4006$clma.v:4983$8409 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4008$clma.v:4984$8412 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4008$clma.v:4984$8412 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4010$clma.v:4985$8415 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4012$clma.v:4986$8418 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4014$clma.v:4987$8421 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4014$clma.v:4987$8421 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4016$clma.v:4988$8424 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4018$clma.v:4989$8427 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4020$clma.v:4990$8430 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4022$clma.v:4991$8433 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4022$clma.v:4991$8433 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4024$clma.v:4992$8436 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4026$clma.v:4993$8439 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4028$clma.v:4994$8442 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4028$clma.v:4994$8442 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4030$clma.v:4995$8445 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4032$clma.v:4996$8448 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4034$clma.v:4997$8451 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4036$clma.v:4998$8454 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4036$clma.v:4998$8454 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4038$clma.v:4999$8457 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4040$clma.v:5000$8460 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4040$clma.v:5000$8460 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4042$clma.v:5001$8463 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4042$clma.v:5001$8463 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4044$clma.v:5002$8466 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4044$clma.v:5002$8466 ($shr).
Removed top 7 bits (of 16) from port A of cell clma.$verific$shift_right_4046$clma.v:5003$8469 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4046$clma.v:5003$8469 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_4048$clma.v:5004$8472 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4048$clma.v:5004$8472 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4050$clma.v:5005$8475 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4052$clma.v:5006$8478 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4052$clma.v:5006$8478 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4054$clma.v:5007$8481 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4056$clma.v:5008$8484 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4056$clma.v:5008$8484 ($shr).
Removed top 12 bits (of 32) from port A of cell clma.$verific$shift_right_4058$clma.v:5009$8487 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4058$clma.v:5009$8487 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4060$clma.v:5010$8490 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4062$clma.v:5011$8493 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4064$clma.v:5012$8496 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4066$clma.v:5013$8499 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4066$clma.v:5013$8499 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4068$clma.v:5014$8502 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4068$clma.v:5014$8502 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4070$clma.v:5015$8505 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4072$clma.v:5016$8508 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4074$clma.v:5017$8511 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4076$clma.v:5018$8514 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4078$clma.v:5019$8517 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4078$clma.v:5019$8517 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4080$clma.v:5020$8520 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4080$clma.v:5020$8520 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4082$clma.v:5021$8523 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4084$clma.v:5022$8526 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4086$clma.v:5023$8529 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4086$clma.v:5023$8529 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_4088$clma.v:5024$8532 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4088$clma.v:5024$8532 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_4090$clma.v:5025$8535 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4090$clma.v:5025$8535 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4092$clma.v:5026$8538 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4092$clma.v:5026$8538 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_4094$clma.v:5027$8541 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4094$clma.v:5027$8541 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4096$clma.v:5028$8544 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_4098$clma.v:5029$8547 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4098$clma.v:5029$8547 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4100$clma.v:5030$8550 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4102$clma.v:5031$8553 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4102$clma.v:5031$8553 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4104$clma.v:5032$8556 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4104$clma.v:5032$8556 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4106$clma.v:5033$8559 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4108$clma.v:5034$8562 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_4112$clma.v:5036$8566 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4112$clma.v:5036$8566 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4114$clma.v:5037$8569 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4116$clma.v:5038$8572 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4116$clma.v:5038$8572 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4118$clma.v:5039$8575 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4120$clma.v:5040$8578 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4120$clma.v:5040$8578 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4122$clma.v:5041$8581 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4122$clma.v:5041$8581 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4124$clma.v:5042$8584 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4126$clma.v:5043$8587 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4126$clma.v:5043$8587 ($shr).
Removed top 31 bits (of 32) from port A of cell clma.$verific$shift_right_4128$clma.v:5044$8590 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4128$clma.v:5044$8590 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_4130$clma.v:5045$8593 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4130$clma.v:5045$8593 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4132$clma.v:5046$8596 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4132$clma.v:5046$8596 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4134$clma.v:5047$8599 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4134$clma.v:5047$8599 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4136$clma.v:5048$8602 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4138$clma.v:5049$8605 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4140$clma.v:5050$8608 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4140$clma.v:5050$8608 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4142$clma.v:5051$8611 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4144$clma.v:5052$8614 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4146$clma.v:5053$8617 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4148$clma.v:5054$8620 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4148$clma.v:5054$8620 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4150$clma.v:5055$8623 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4150$clma.v:5055$8623 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4152$clma.v:5056$8626 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4152$clma.v:5056$8626 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4154$clma.v:5057$8629 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4154$clma.v:5057$8629 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4156$clma.v:5058$8632 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4158$clma.v:5059$8635 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4158$clma.v:5059$8635 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4160$clma.v:5060$8638 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4160$clma.v:5060$8638 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4162$clma.v:5061$8641 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4162$clma.v:5061$8641 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4164$clma.v:5062$8644 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4166$clma.v:5063$8647 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4166$clma.v:5063$8647 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4168$clma.v:5064$8650 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4170$clma.v:5065$8653 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4170$clma.v:5065$8653 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4172$clma.v:5066$8656 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4174$clma.v:5067$8659 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4176$clma.v:5068$8662 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4176$clma.v:5068$8662 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4178$clma.v:5069$8665 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4178$clma.v:5069$8665 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4180$clma.v:5070$8668 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4182$clma.v:5071$8671 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4184$clma.v:5072$8674 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4184$clma.v:5072$8674 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4186$clma.v:5073$8677 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4188$clma.v:5074$8680 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4190$clma.v:5075$8683 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4192$clma.v:5076$8686 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4192$clma.v:5076$8686 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_4194$clma.v:5077$8689 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4194$clma.v:5077$8689 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4196$clma.v:5078$8692 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4196$clma.v:5078$8692 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4198$clma.v:5079$8695 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4200$clma.v:5080$8698 ($shr).
Removed top 9 bits (of 32) from port A of cell clma.$verific$shift_right_4202$clma.v:5081$8701 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4202$clma.v:5081$8701 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4204$clma.v:5082$8704 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4204$clma.v:5082$8704 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4206$clma.v:5083$8707 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4208$clma.v:5084$8710 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4210$clma.v:5085$8713 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4210$clma.v:5085$8713 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4212$clma.v:5086$8716 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4214$clma.v:5087$8719 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4214$clma.v:5087$8719 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4216$clma.v:5088$8722 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4216$clma.v:5088$8722 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4218$clma.v:5089$8725 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4218$clma.v:5089$8725 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4220$clma.v:5090$8728 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4222$clma.v:5091$8731 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4224$clma.v:5092$8734 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4226$clma.v:5093$8737 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4228$clma.v:5094$8740 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4228$clma.v:5094$8740 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_4230$clma.v:5095$8743 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4230$clma.v:5095$8743 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4232$clma.v:5096$8746 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4232$clma.v:5096$8746 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4234$clma.v:5097$8749 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4234$clma.v:5097$8749 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4236$clma.v:5098$8752 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4238$clma.v:5099$8755 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4238$clma.v:5099$8755 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4240$clma.v:5100$8758 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4242$clma.v:5101$8761 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4242$clma.v:5101$8761 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4244$clma.v:5102$8764 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4244$clma.v:5102$8764 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4246$clma.v:5103$8767 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4246$clma.v:5103$8767 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4248$clma.v:5104$8770 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4248$clma.v:5104$8770 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4250$clma.v:5105$8773 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4250$clma.v:5105$8773 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4252$clma.v:5106$8776 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4254$clma.v:5107$8779 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4254$clma.v:5107$8779 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4256$clma.v:5108$8782 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4258$clma.v:5109$8785 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4260$clma.v:5110$8788 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4260$clma.v:5110$8788 ($shr).
Removed top 10 bits (of 64) from port A of cell clma.$verific$shift_right_4262$clma.v:5111$8791 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4262$clma.v:5111$8791 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4264$clma.v:5112$8794 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4266$clma.v:5113$8797 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4266$clma.v:5113$8797 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4268$clma.v:5114$8800 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4270$clma.v:5115$8803 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4270$clma.v:5115$8803 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4272$clma.v:5116$8806 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4272$clma.v:5116$8806 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4274$clma.v:5117$8809 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4274$clma.v:5117$8809 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4276$clma.v:5118$8812 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4276$clma.v:5118$8812 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4278$clma.v:5119$8815 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4278$clma.v:5119$8815 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4280$clma.v:5120$8818 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_4282$clma.v:5121$8821 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4282$clma.v:5121$8821 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4284$clma.v:5122$8824 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4286$clma.v:5123$8827 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4286$clma.v:5123$8827 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4288$clma.v:5124$8830 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4290$clma.v:5125$8833 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4290$clma.v:5125$8833 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4292$clma.v:5126$8836 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4292$clma.v:5126$8836 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4294$clma.v:5127$8839 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4294$clma.v:5127$8839 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4296$clma.v:5128$8842 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4296$clma.v:5128$8842 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4298$clma.v:5129$8845 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4300$clma.v:5130$8848 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4300$clma.v:5130$8848 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4302$clma.v:5131$8851 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4302$clma.v:5131$8851 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4304$clma.v:5132$8854 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4304$clma.v:5132$8854 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4306$clma.v:5133$8857 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4306$clma.v:5133$8857 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4308$clma.v:5134$8860 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4308$clma.v:5134$8860 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4310$clma.v:5135$8863 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4310$clma.v:5135$8863 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_4312$clma.v:5136$8866 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4312$clma.v:5136$8866 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4314$clma.v:5137$8869 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4314$clma.v:5137$8869 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_4316$clma.v:5138$8872 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4316$clma.v:5138$8872 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4318$clma.v:5139$8875 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4320$clma.v:5140$8878 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4320$clma.v:5140$8878 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4322$clma.v:5141$8881 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4324$clma.v:5142$8884 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4324$clma.v:5142$8884 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4326$clma.v:5143$8887 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4326$clma.v:5143$8887 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4328$clma.v:5144$8890 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4328$clma.v:5144$8890 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4330$clma.v:5145$8893 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4330$clma.v:5145$8893 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4332$clma.v:5146$8896 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4332$clma.v:5146$8896 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4334$clma.v:5147$8899 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4336$clma.v:5148$8902 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4338$clma.v:5149$8905 ($shr).
Removed top 12 bits (of 32) from port A of cell clma.$verific$shift_right_4340$clma.v:5150$8908 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4340$clma.v:5150$8908 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_4342$clma.v:5151$8911 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4342$clma.v:5151$8911 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4344$clma.v:5152$8914 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4344$clma.v:5152$8914 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4346$clma.v:5153$8917 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4346$clma.v:5153$8917 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4348$clma.v:5154$8920 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4348$clma.v:5154$8920 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_4350$clma.v:5155$8923 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4350$clma.v:5155$8923 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4352$clma.v:5156$8926 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4352$clma.v:5156$8926 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4354$clma.v:5157$8929 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4354$clma.v:5157$8929 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4356$clma.v:5158$8932 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4356$clma.v:5158$8932 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4358$clma.v:5159$8935 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4358$clma.v:5159$8935 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4360$clma.v:5160$8938 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4360$clma.v:5160$8938 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4362$clma.v:5161$8941 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4364$clma.v:5162$8944 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4364$clma.v:5162$8944 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4366$clma.v:5163$8947 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_4368$clma.v:5164$8950 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4368$clma.v:5164$8950 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4370$clma.v:5165$8953 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4372$clma.v:5166$8956 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4372$clma.v:5166$8956 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4374$clma.v:5167$8959 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4374$clma.v:5167$8959 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4376$clma.v:5168$8962 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4376$clma.v:5168$8962 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4378$clma.v:5169$8965 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4378$clma.v:5169$8965 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4380$clma.v:5170$8968 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4380$clma.v:5170$8968 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4382$clma.v:5171$8971 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4382$clma.v:5171$8971 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4384$clma.v:5172$8974 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4384$clma.v:5172$8974 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4386$clma.v:5173$8977 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4386$clma.v:5173$8977 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4388$clma.v:5174$8980 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4390$clma.v:5175$8983 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4392$clma.v:5176$8986 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4394$clma.v:5177$8989 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4394$clma.v:5177$8989 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4396$clma.v:5178$8992 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4398$clma.v:5179$8995 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4398$clma.v:5179$8995 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4400$clma.v:5180$8998 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4400$clma.v:5180$8998 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4402$clma.v:5181$9001 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4402$clma.v:5181$9001 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4404$clma.v:5182$9004 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4404$clma.v:5182$9004 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4406$clma.v:5183$9007 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4406$clma.v:5183$9007 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4408$clma.v:5184$9010 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4408$clma.v:5184$9010 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4410$clma.v:5185$9013 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4410$clma.v:5185$9013 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4412$clma.v:5186$9016 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4412$clma.v:5186$9016 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4414$clma.v:5187$9019 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4414$clma.v:5187$9019 ($shr).
Removed top 4 bits (of 64) from port A of cell clma.$verific$shift_right_4416$clma.v:5188$9022 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4416$clma.v:5188$9022 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4418$clma.v:5189$9025 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4418$clma.v:5189$9025 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4420$clma.v:5190$9028 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4422$clma.v:5191$9031 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4422$clma.v:5191$9031 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4424$clma.v:5192$9034 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4426$clma.v:5193$9037 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4426$clma.v:5193$9037 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4428$clma.v:5194$9040 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4430$clma.v:5195$9043 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4430$clma.v:5195$9043 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4432$clma.v:5196$9046 ($shr).
Removed top 14 bits (of 64) from port A of cell clma.$verific$shift_right_4434$clma.v:5197$9049 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4434$clma.v:5197$9049 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4436$clma.v:5198$9052 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4438$clma.v:5199$9055 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4440$clma.v:5200$9058 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4440$clma.v:5200$9058 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4442$clma.v:5201$9061 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4442$clma.v:5201$9061 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4444$clma.v:5202$9064 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4444$clma.v:5202$9064 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4446$clma.v:5203$9067 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4448$clma.v:5204$9070 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4450$clma.v:5205$9073 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4450$clma.v:5205$9073 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4452$clma.v:5206$9076 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4452$clma.v:5206$9076 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4454$clma.v:5207$9079 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4456$clma.v:5208$9082 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4456$clma.v:5208$9082 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4458$clma.v:5209$9085 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4458$clma.v:5209$9085 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4460$clma.v:5210$9088 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4460$clma.v:5210$9088 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4462$clma.v:5211$9091 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4464$clma.v:5212$9094 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4466$clma.v:5213$9097 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4466$clma.v:5213$9097 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4468$clma.v:5214$9100 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4468$clma.v:5214$9100 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4470$clma.v:5215$9103 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4470$clma.v:5215$9103 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4472$clma.v:5216$9106 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4474$clma.v:5217$9109 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4474$clma.v:5217$9109 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_4476$clma.v:5218$9112 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4476$clma.v:5218$9112 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4478$clma.v:5219$9115 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4478$clma.v:5219$9115 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4480$clma.v:5220$9118 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4482$clma.v:5221$9121 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4482$clma.v:5221$9121 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4484$clma.v:5222$9124 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4484$clma.v:5222$9124 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4486$clma.v:5223$9127 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4486$clma.v:5223$9127 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4488$clma.v:5224$9130 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4488$clma.v:5224$9130 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4490$clma.v:5225$9133 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4490$clma.v:5225$9133 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4492$clma.v:5226$9136 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4492$clma.v:5226$9136 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4494$clma.v:5227$9139 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4494$clma.v:5227$9139 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4496$clma.v:5228$9142 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4496$clma.v:5228$9142 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4498$clma.v:5229$9145 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4500$clma.v:5230$9148 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4502$clma.v:5231$9151 ($shr).
Removed top 14 bits (of 16) from port A of cell clma.$verific$shift_right_4504$clma.v:5232$9154 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4504$clma.v:5232$9154 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4506$clma.v:5233$9157 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4506$clma.v:5233$9157 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4508$clma.v:5234$9160 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4508$clma.v:5234$9160 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4510$clma.v:5235$9163 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4512$clma.v:5236$9166 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4512$clma.v:5236$9166 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4514$clma.v:5237$9169 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4514$clma.v:5237$9169 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_4516$clma.v:5238$9172 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4516$clma.v:5238$9172 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4518$clma.v:5239$9175 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4518$clma.v:5239$9175 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4520$clma.v:5240$9178 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4522$clma.v:5241$9181 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4522$clma.v:5241$9181 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4524$clma.v:5242$9184 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4526$clma.v:5243$9187 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4526$clma.v:5243$9187 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4528$clma.v:5244$9190 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4528$clma.v:5244$9190 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4530$clma.v:5245$9193 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4530$clma.v:5245$9193 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4532$clma.v:5246$9196 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4534$clma.v:5247$9199 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4534$clma.v:5247$9199 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4536$clma.v:5248$9202 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4536$clma.v:5248$9202 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4538$clma.v:5249$9205 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4540$clma.v:5250$9208 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4540$clma.v:5250$9208 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4542$clma.v:5251$9211 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4544$clma.v:5252$9214 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4544$clma.v:5252$9214 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4546$clma.v:5253$9217 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4546$clma.v:5253$9217 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4548$clma.v:5254$9220 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4548$clma.v:5254$9220 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4550$clma.v:5255$9223 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4550$clma.v:5255$9223 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4552$clma.v:5256$9226 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4554$clma.v:5257$9229 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4554$clma.v:5257$9229 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4556$clma.v:5258$9232 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4556$clma.v:5258$9232 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4558$clma.v:5259$9235 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4558$clma.v:5259$9235 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4560$clma.v:5260$9238 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4560$clma.v:5260$9238 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4562$clma.v:5261$9241 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4564$clma.v:5262$9244 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4564$clma.v:5262$9244 ($shr).
Removed top 7 bits (of 64) from port A of cell clma.$verific$shift_right_4566$clma.v:5263$9247 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4566$clma.v:5263$9247 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4568$clma.v:5264$9250 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4568$clma.v:5264$9250 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4570$clma.v:5265$9253 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4570$clma.v:5265$9253 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4572$clma.v:5266$9256 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4572$clma.v:5266$9256 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4574$clma.v:5267$9259 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4574$clma.v:5267$9259 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4576$clma.v:5268$9262 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4578$clma.v:5269$9265 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4578$clma.v:5269$9265 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4580$clma.v:5270$9268 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4580$clma.v:5270$9268 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4582$clma.v:5271$9271 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4584$clma.v:5272$9274 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4586$clma.v:5273$9277 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4588$clma.v:5274$9280 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4588$clma.v:5274$9280 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4590$clma.v:5275$9283 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4590$clma.v:5275$9283 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4592$clma.v:5276$9286 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4592$clma.v:5276$9286 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4594$clma.v:5277$9289 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_4596$clma.v:5278$9292 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4596$clma.v:5278$9292 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4598$clma.v:5279$9295 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4600$clma.v:5280$9298 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4602$clma.v:5281$9301 ($shr).
Removed top 15 bits (of 64) from port A of cell clma.$verific$shift_right_4604$clma.v:5282$9304 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4604$clma.v:5282$9304 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4606$clma.v:5283$9307 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4606$clma.v:5283$9307 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4608$clma.v:5284$9310 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4610$clma.v:5285$9313 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4610$clma.v:5285$9313 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4612$clma.v:5286$9316 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4614$clma.v:5287$9319 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4614$clma.v:5287$9319 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4616$clma.v:5288$9322 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4618$clma.v:5289$9325 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4618$clma.v:5289$9325 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4620$clma.v:5290$9328 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4622$clma.v:5291$9331 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4622$clma.v:5291$9331 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4624$clma.v:5292$9334 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4626$clma.v:5293$9337 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4628$clma.v:5294$9340 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4630$clma.v:5295$9343 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4630$clma.v:5295$9343 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4632$clma.v:5296$9346 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4632$clma.v:5296$9346 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4634$clma.v:5297$9349 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4634$clma.v:5297$9349 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4636$clma.v:5298$9352 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4638$clma.v:5299$9355 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4638$clma.v:5299$9355 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4640$clma.v:5300$9358 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4642$clma.v:5301$9361 ($shr).
Removed top 12 bits (of 16) from port A of cell clma.$verific$shift_right_4644$clma.v:5302$9364 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4644$clma.v:5302$9364 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4646$clma.v:5303$9367 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4648$clma.v:5304$9370 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4650$clma.v:5305$9373 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4652$clma.v:5306$9376 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4654$clma.v:5307$9379 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4654$clma.v:5307$9379 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4656$clma.v:5308$9382 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4658$clma.v:5309$9385 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4660$clma.v:5310$9388 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4660$clma.v:5310$9388 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4662$clma.v:5311$9391 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4662$clma.v:5311$9391 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4664$clma.v:5312$9394 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4664$clma.v:5312$9394 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4666$clma.v:5313$9397 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4668$clma.v:5314$9400 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4668$clma.v:5314$9400 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4670$clma.v:5315$9403 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4672$clma.v:5316$9406 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4674$clma.v:5317$9409 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4674$clma.v:5317$9409 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4676$clma.v:5318$9412 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4676$clma.v:5318$9412 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4678$clma.v:5319$9415 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4680$clma.v:5320$9418 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4682$clma.v:5321$9421 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4682$clma.v:5321$9421 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4684$clma.v:5322$9424 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4684$clma.v:5322$9424 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4686$clma.v:5323$9427 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4686$clma.v:5323$9427 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4688$clma.v:5324$9430 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4688$clma.v:5324$9430 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4690$clma.v:5325$9433 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4690$clma.v:5325$9433 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4692$clma.v:5326$9436 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4692$clma.v:5326$9436 ($shr).
Removed top 12 bits (of 32) from port A of cell clma.$verific$shift_right_4694$clma.v:5327$9439 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4694$clma.v:5327$9439 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4696$clma.v:5328$9442 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4696$clma.v:5328$9442 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4698$clma.v:5329$9445 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4698$clma.v:5329$9445 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4700$clma.v:5330$9448 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4700$clma.v:5330$9448 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4702$clma.v:5331$9451 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4704$clma.v:5332$9454 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4704$clma.v:5332$9454 ($shr).
Removed top 12 bits (of 32) from port A of cell clma.$verific$shift_right_4706$clma.v:5333$9457 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4706$clma.v:5333$9457 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4708$clma.v:5334$9460 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4708$clma.v:5334$9460 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4710$clma.v:5335$9463 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4710$clma.v:5335$9463 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4712$clma.v:5336$9466 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4712$clma.v:5336$9466 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4714$clma.v:5337$9469 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_4716$clma.v:5338$9472 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4716$clma.v:5338$9472 ($shr).
Removed top 6 bits (of 16) from port A of cell clma.$verific$shift_right_4720$clma.v:5340$9476 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4720$clma.v:5340$9476 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_4722$clma.v:5341$9479 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4722$clma.v:5341$9479 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4724$clma.v:5342$9482 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4724$clma.v:5342$9482 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4726$clma.v:5343$9485 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4728$clma.v:5344$9488 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4728$clma.v:5344$9488 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4730$clma.v:5345$9491 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4730$clma.v:5345$9491 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4732$clma.v:5346$9494 ($shr).
Removed top 8 bits (of 16) from port A of cell clma.$verific$shift_right_4734$clma.v:5347$9497 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4734$clma.v:5347$9497 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4736$clma.v:5348$9500 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4736$clma.v:5348$9500 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4738$clma.v:5349$9503 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4740$clma.v:5350$9506 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4740$clma.v:5350$9506 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_4742$clma.v:5351$9509 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4742$clma.v:5351$9509 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4744$clma.v:5352$9512 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4746$clma.v:5353$9515 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4746$clma.v:5353$9515 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_4748$clma.v:5354$9518 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4748$clma.v:5354$9518 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4750$clma.v:5355$9521 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4752$clma.v:5356$9524 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4754$clma.v:5357$9527 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4756$clma.v:5358$9530 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4758$clma.v:5359$9533 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4760$clma.v:5360$9536 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4762$clma.v:5361$9539 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4762$clma.v:5361$9539 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4764$clma.v:5362$9542 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4766$clma.v:5363$9545 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4768$clma.v:5364$9548 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4768$clma.v:5364$9548 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4770$clma.v:5365$9551 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4772$clma.v:5366$9554 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4772$clma.v:5366$9554 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4774$clma.v:5367$9557 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4774$clma.v:5367$9557 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4776$clma.v:5368$9560 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4778$clma.v:5369$9563 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4780$clma.v:5370$9566 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4782$clma.v:5371$9569 ($shr).
Removed top 15 bits (of 16) from port A of cell clma.$verific$shift_right_4784$clma.v:5372$9572 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4784$clma.v:5372$9572 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4786$clma.v:5373$9575 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4788$clma.v:5374$9578 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4790$clma.v:5375$9581 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4792$clma.v:5376$9584 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4794$clma.v:5377$9587 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4796$clma.v:5378$9590 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4796$clma.v:5378$9590 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4798$clma.v:5379$9593 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4798$clma.v:5379$9593 ($shr).
Removed top 8 bits (of 16) from port A of cell clma.$verific$shift_right_4800$clma.v:5380$9596 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4800$clma.v:5380$9596 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4802$clma.v:5381$9599 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4804$clma.v:5382$9602 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4806$clma.v:5383$9605 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4808$clma.v:5384$9608 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4808$clma.v:5384$9608 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4810$clma.v:5385$9611 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4812$clma.v:5386$9614 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4812$clma.v:5386$9614 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4814$clma.v:5387$9617 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4814$clma.v:5387$9617 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4816$clma.v:5388$9620 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4818$clma.v:5389$9623 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4820$clma.v:5390$9626 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4822$clma.v:5391$9629 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4824$clma.v:5392$9632 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4826$clma.v:5393$9635 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4828$clma.v:5394$9638 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4828$clma.v:5394$9638 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4830$clma.v:5395$9641 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_4832$clma.v:5396$9644 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4832$clma.v:5396$9644 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4834$clma.v:5397$9647 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4836$clma.v:5398$9650 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4838$clma.v:5399$9653 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4840$clma.v:5400$9656 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4840$clma.v:5400$9656 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4842$clma.v:5401$9659 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4844$clma.v:5402$9662 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4844$clma.v:5402$9662 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4846$clma.v:5403$9665 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4846$clma.v:5403$9665 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4848$clma.v:5404$9668 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4850$clma.v:5405$9671 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4850$clma.v:5405$9671 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4852$clma.v:5406$9674 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4852$clma.v:5406$9674 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4854$clma.v:5407$9677 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4856$clma.v:5408$9680 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4856$clma.v:5408$9680 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4858$clma.v:5409$9683 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4860$clma.v:5410$9686 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_4862$clma.v:5411$9689 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4862$clma.v:5411$9689 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4864$clma.v:5412$9692 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4864$clma.v:5412$9692 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4866$clma.v:5413$9695 ($shr).
Removed top 5 bits (of 64) from port A of cell clma.$verific$shift_right_4868$clma.v:5414$9698 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4868$clma.v:5414$9698 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4870$clma.v:5415$9701 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4872$clma.v:5416$9704 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4874$clma.v:5417$9707 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4874$clma.v:5417$9707 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_4876$clma.v:5418$9710 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4876$clma.v:5418$9710 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4878$clma.v:5419$9713 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4878$clma.v:5419$9713 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4880$clma.v:5420$9716 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4882$clma.v:5421$9719 ($shr).
Removed top 8 bits (of 64) from port A of cell clma.$verific$shift_right_4884$clma.v:5422$9722 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4884$clma.v:5422$9722 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4886$clma.v:5423$9725 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4886$clma.v:5423$9725 ($shr).
Removed top 8 bits (of 16) from port A of cell clma.$verific$shift_right_4888$clma.v:5424$9728 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4888$clma.v:5424$9728 ($shr).
Removed top 2 bits (of 32) from port A of cell clma.$verific$shift_right_4890$clma.v:5425$9731 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4890$clma.v:5425$9731 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4892$clma.v:5426$9734 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4894$clma.v:5427$9737 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4896$clma.v:5428$9740 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4896$clma.v:5428$9740 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4898$clma.v:5429$9743 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4900$clma.v:5430$9746 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4902$clma.v:5431$9749 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4904$clma.v:5432$9752 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4906$clma.v:5433$9755 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4908$clma.v:5434$9758 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4910$clma.v:5435$9761 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4910$clma.v:5435$9761 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4912$clma.v:5436$9764 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4914$clma.v:5437$9767 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_4916$clma.v:5438$9770 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4916$clma.v:5438$9770 ($shr).
Removed top 6 bits (of 64) from port A of cell clma.$verific$shift_right_4918$clma.v:5439$9773 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4918$clma.v:5439$9773 ($shr).
Removed top 7 bits (of 32) from port A of cell clma.$verific$shift_right_4920$clma.v:5440$9776 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4920$clma.v:5440$9776 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4922$clma.v:5441$9779 ($shr).
Removed top 1 bits (of 8) from port A of cell clma.$verific$shift_right_4924$clma.v:5442$9782 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4924$clma.v:5442$9782 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4926$clma.v:5443$9785 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4926$clma.v:5443$9785 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4928$clma.v:5444$9788 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4930$clma.v:5445$9791 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4932$clma.v:5446$9794 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4934$clma.v:5447$9797 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4936$clma.v:5448$9800 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4938$clma.v:5449$9803 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4940$clma.v:5450$9806 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4942$clma.v:5451$9809 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4944$clma.v:5452$9812 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4946$clma.v:5453$9815 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4948$clma.v:5454$9818 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4948$clma.v:5454$9818 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4950$clma.v:5455$9821 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4950$clma.v:5455$9821 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4952$clma.v:5456$9824 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4954$clma.v:5457$9827 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4954$clma.v:5457$9827 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4956$clma.v:5458$9830 ($shr).
Removed top 3 bits (of 8) from port A of cell clma.$verific$shift_right_4958$clma.v:5459$9833 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4958$clma.v:5459$9833 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_4960$clma.v:5460$9836 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4960$clma.v:5460$9836 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4962$clma.v:5461$9839 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4962$clma.v:5461$9839 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4964$clma.v:5462$9842 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4964$clma.v:5462$9842 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4966$clma.v:5463$9845 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4966$clma.v:5463$9845 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4968$clma.v:5464$9848 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4968$clma.v:5464$9848 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_4970$clma.v:5465$9851 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4970$clma.v:5465$9851 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4972$clma.v:5466$9854 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4974$clma.v:5467$9857 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4976$clma.v:5468$9860 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_4978$clma.v:5469$9863 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4978$clma.v:5469$9863 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4980$clma.v:5470$9866 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4982$clma.v:5471$9869 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4982$clma.v:5471$9869 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4984$clma.v:5472$9872 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4984$clma.v:5472$9872 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4986$clma.v:5473$9875 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_4988$clma.v:5474$9878 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4988$clma.v:5474$9878 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_4990$clma.v:5475$9881 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_4990$clma.v:5475$9881 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_4992$clma.v:5476$9884 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_4992$clma.v:5476$9884 ($shr).
Removed top 6 bits (of 32) from port A of cell clma.$verific$shift_right_4994$clma.v:5477$9887 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_4994$clma.v:5477$9887 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_4996$clma.v:5478$9890 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_4996$clma.v:5478$9890 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_4998$clma.v:5479$9893 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_4998$clma.v:5479$9893 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5000$clma.v:5480$9896 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5000$clma.v:5480$9896 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_5002$clma.v:5481$9899 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5002$clma.v:5481$9899 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_5004$clma.v:5482$9902 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5004$clma.v:5482$9902 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5006$clma.v:5483$9905 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5006$clma.v:5483$9905 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5008$clma.v:5484$9908 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5008$clma.v:5484$9908 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5010$clma.v:5485$9911 ($shr).
Removed top 5 bits (of 32) from port A of cell clma.$verific$shift_right_5012$clma.v:5486$9914 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5012$clma.v:5486$9914 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_5014$clma.v:5487$9917 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5014$clma.v:5487$9917 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5016$clma.v:5488$9920 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5016$clma.v:5488$9920 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5018$clma.v:5489$9923 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5018$clma.v:5489$9923 ($shr).
Removed top 12 bits (of 64) from port A of cell clma.$verific$shift_right_5020$clma.v:5490$9926 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5020$clma.v:5490$9926 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5022$clma.v:5491$9929 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_5024$clma.v:5492$9932 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5024$clma.v:5492$9932 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_5028$clma.v:5494$9936 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5028$clma.v:5494$9936 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5030$clma.v:5495$9939 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5032$clma.v:5496$9942 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5032$clma.v:5496$9942 ($shr).
Removed top 7 bits (of 8) from port A of cell clma.$verific$shift_right_5034$clma.v:5497$9945 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5034$clma.v:5497$9945 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_5036$clma.v:5498$9948 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5036$clma.v:5498$9948 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_5038$clma.v:5499$9951 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_5038$clma.v:5499$9951 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_5040$clma.v:5500$9954 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5040$clma.v:5500$9954 ($shr).
Removed top 4 bits (of 32) from port A of cell clma.$verific$shift_right_5042$clma.v:5501$9957 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5042$clma.v:5501$9957 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5044$clma.v:5502$9960 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5044$clma.v:5502$9960 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5046$clma.v:5503$9963 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5046$clma.v:5503$9963 ($shr).
Removed top 2 bits (of 16) from port A of cell clma.$verific$shift_right_5048$clma.v:5504$9966 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5048$clma.v:5504$9966 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5050$clma.v:5505$9969 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_5052$clma.v:5506$9972 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5052$clma.v:5506$9972 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5054$clma.v:5507$9975 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5056$clma.v:5508$9978 ($shr).
Removed top 6 bits (of 8) from port A of cell clma.$verific$shift_right_5058$clma.v:5509$9981 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5058$clma.v:5509$9981 ($shr).
Removed top 28 bits (of 32) from port A of cell clma.$verific$shift_right_5060$clma.v:5510$9984 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5060$clma.v:5510$9984 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5062$clma.v:5511$9987 ($shr).
Removed top 1 bits (of 16) from port A of cell clma.$verific$shift_right_5064$clma.v:5512$9990 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5064$clma.v:5512$9990 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5066$clma.v:5513$9993 ($shr).
Removed top 3 bits (of 16) from port A of cell clma.$verific$shift_right_5068$clma.v:5514$9996 ($shr).
Removed top 15 bits (of 16) from port Y of cell clma.$verific$shift_right_5068$clma.v:5514$9996 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_5070$clma.v:5515$9999 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5070$clma.v:5515$9999 ($shr).
Removed top 1 bits (of 32) from port A of cell clma.$verific$shift_right_5072$clma.v:5516$10002 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5072$clma.v:5516$10002 ($shr).
Removed top 4 bits (of 8) from port A of cell clma.$verific$shift_right_5074$clma.v:5517$10005 ($shr).
Removed top 7 bits (of 8) from port Y of cell clma.$verific$shift_right_5074$clma.v:5517$10005 ($shr).
Removed top 31 bits (of 32) from port Y of cell clma.$verific$shift_right_5076$clma.v:5518$10008 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5078$clma.v:5519$10011 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5078$clma.v:5519$10011 ($shr).
Removed top 2 bits (of 64) from port A of cell clma.$verific$shift_right_5080$clma.v:5520$10014 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5080$clma.v:5520$10014 ($shr).
Removed top 1 bits (of 64) from port A of cell clma.$verific$shift_right_5082$clma.v:5521$10017 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5082$clma.v:5521$10017 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_5084$clma.v:5522$10020 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_5084$clma.v:5522$10020 ($shr).
Removed top 3 bits (of 4) from port A of cell clma.$verific$shift_right_5086$clma.v:5523$10023 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_5086$clma.v:5523$10023 ($shr).
Removed top 2 bits (of 4) from port A of cell clma.$verific$shift_right_5088$clma.v:5524$10026 ($shr).
Removed top 3 bits (of 4) from port Y of cell clma.$verific$shift_right_5088$clma.v:5524$10026 ($shr).
Removed top 3 bits (of 64) from port A of cell clma.$verific$shift_right_5090$clma.v:5525$10029 ($shr).
Removed top 63 bits (of 64) from port Y of cell clma.$verific$shift_right_5090$clma.v:5525$10029 ($shr).

yosys> peepopt

3.36. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 2477 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.38. Executing BMUXMAP pass.

yosys> demuxmap

3.39. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clma:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.46. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> stat

3.50. Printing statistics.

=== clma ===

   Number of wires:               2928
   Number of wire bits:           2928
   Number of public wires:        2928
   Number of public wire bits:    2928
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2510
     $dff                           33
     $shr                         2477


yosys> memory -nomap

3.51. Executing MEMORY pass.

yosys> opt_mem

3.51.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.51.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.51.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.51.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.51.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.51.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> memory_share

3.51.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.51.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.51.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> memory_collect

3.51.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.52. Printing statistics.

=== clma ===

   Number of wires:               2928
   Number of wire bits:           2928
   Number of public wires:        2928
   Number of public wire bits:    2928
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2510
     $dff                           33
     $shr                         2477


yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> pmuxtree

3.55. Executing PMUXTREE pass.

yosys> muxpack

3.56. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.57. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.58. Printing statistics.

=== clma ===

   Number of wires:               2928
   Number of wire bits:           2928
   Number of public wires:        2928
   Number of public wire bits:    2928
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2510
     $dff                           33
     $shr                         2477


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.59. Executing TECHMAP pass (map to technology primitives).

3.59.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.59.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.59.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1910 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a73a3cf2227589ccd5d0ef225db8804a83209ba9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.59.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1391 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.59.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6a5a52acd024d9c50e2e4ec8f359055737cfe5ef$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~916 debug messages>

yosys [$paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:e63af0396329c845508f2951378c6b1c7e2a21eb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~160 debug messages>

yosys [$paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a7clean -purge
Removed 28 unused cells and 13 unused wires.
Using template $paramod$constmap:48be7cc6ddef8589828874750186c85da66988f0$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1e8edba1a3507cd92a939fdde67633abcf58c9ad$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:10f1db7dcce6fce79a6dc4505d22dbee2dff0d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1758 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.88. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~192 debug messages>

yosys [$paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:c53e5388856908be041200773be0f682abeb5617$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b39581bfccab751426f8abe9915fa4a10a9ae03b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:65fbdc8419e52130a4d137dffcdab0c92b77df05$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2188 debug messages>

yosys [$paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:60af78b72fd5edad98ec9018ba352a8ec2d21fec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:37dc916224c30648d8ca375732795910f4f63117$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2347 debug messages>

yosys [$paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:cd06c8d97482ff678af78895410d33faf3d04ef0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1f6759679dbeb8c2920015acf23dde8b35e74e5b$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1574 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~477 debug messages>

yosys [$paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:86545d0563b0bdde88e5730aa89d101992c7499a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:596179a080dbbd767d4b6d804f4555526f7257da$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a7clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:f2077139ca8f0944d9177773a3878fd243e465b6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:7cf2ba234e03a95d28743d31e53972ddf4e0be4e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:b9ac8297ac5e6fc4b31bca17f4d3ad71325aa412$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 14 unused wires.
Using template $paramod$constmap:d15681b5ebc879827a4c2207de151dae9d0ccd01$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~973 debug messages>

yosys [$paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:553ad4c14f3692b3c7b6a4c1f7703b93ae69eec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a1931c1152f6cec3ba2c20d023457099937307$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1895 debug messages>

yosys [$paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 14 unused wires.
Using template $paramod$constmap:ac1bbbbb4902edae65ea09dbf0c4f63c4f674f8a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:092180ee72b79235c016579b52866b7241bc1356$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~781 debug messages>

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:63db47a40ad2250603963913e0afadeddbf28776$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:faa93fe2a023d51f182496492f2e05deb2072910$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3840251633fb5d256421e6dad1046b9eb60d0002$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1594 debug messages>

yosys [$paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~292 debug messages>

yosys [$paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:dba16d603b7399ff47220bcdb09783cbe4ccdf76$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185clean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:fe937fcde9dbe6c8b162733c26c04b3acb9d15cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 18 unused wires.
Using template $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fclean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:14a3dcf75708ecc69d19e0368ad7a2edf9c1e0dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a62692369clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:8519520bbb44f25c731a76ccf6dfecf1e7fc3d06$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 16 unused wires.
Using template $paramod$constmap:ff4c9b2c1fc3b44a82281f25eb44156ab675377c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:2c27d8d6355b6751308db002e1d8c22059e1c279$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:b9abc522de25d353badf3f3b92b670b7794dd474$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732fclean -purge
Removed 197 unused cells and 18 unused wires.
Using template $paramod$constmap:470b81e0d19d1cb112950755465c6aa74858a317$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.246. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.248. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 13 unused wires.
Using template $paramod$constmap:9e45e01047d44010246aeb958a7ec2e4b567d761$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:b5097b83115220ea4c5f71d78082db4521a29629$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 39 unused cells and 13 unused wires.
Using template $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:f80aa6b97dfd6b2f95d9d1b2857fa72673809999$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 15 unused wires.
Using template $paramod$constmap:ae80ba559f7e14e60a94192b25ab35883214b31a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.258. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 14 unused wires.
Using template $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.260. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:d2069068327575f4bc8d18efd850a65324b1a052$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 16 unused wires.
Using template $paramod$constmap:c1eb1ec66961972f561787e45240d08b37e72e73$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1046 debug messages>

yosys [$paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:ee6b41519be04e25ef7cd76cabc96312f0e8fd18$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:9ee3e3b953ef17ed6ad1a6155cf8cd0a2042f67d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 225 unused cells and 17 unused wires.
Using template $paramod$constmap:12472bf108e04238a4f137629adea71c465030f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.281. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:a66464fc0500ece6791200144ddd026b1eb9039e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:d483b5e1f50481770d98f576570a0ac91687abfb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:6bf6b2a0e7d0d9a129dd2597032fd3580978e565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:b768baa9bfe2f97fe6a1451b21c754644acdbc89$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:bbe026dc3b509168cd6aac5a5803442208699659$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~235 debug messages>

yosys [$paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:34617c13d5475049b21246bb960fc22890ae4895$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:dbda2a50e94fd088d8c7b008b36892a383217db4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 18 unused wires.
Using template $paramod$constmap:d868b146a5780d04e3ffa604ba1f75f235aaa7c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~889 debug messages>

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 18 unused wires.
Using template $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:caa72721fa322fd4fbf79b5e32812bf4eac260c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:5123a51a70c4aee1ffcaaa1eb2549195b3faa03f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1006 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 182 unused cells and 17 unused wires.
Using template $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.322. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732fclean -purge
Removed 223 unused cells and 18 unused wires.
Using template $paramod$constmap:5a5081cd3e19cfc071beec3f0accac178e599cfb$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~773 debug messages>

yosys [$paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 258 unused cells and 18 unused wires.
Using template $paramod$constmap:9d907eae35ed2a389868e839a66e92886f2a1267$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.330. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.331. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~324 debug messages>

yosys [$paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 111 unused cells and 15 unused wires.
Using template $paramod$constmap:573551f0bb4bef377d27c880747e6e383e37f758$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.332. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a62692369clean -purge
Removed 268 unused cells and 18 unused wires.
Using template $paramod$constmap:4e9fc4abd7fc564d6bca578d5fca94dd2e1a8e84$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 249 unused cells and 17 unused wires.
Using template $paramod$constmap:3dc3c1416e0f70d7554f7e804bce75c1b311a3d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~734 debug messages>

yosys [$paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732fclean -purge
Removed 260 unused cells and 18 unused wires.
Using template $paramod$constmap:35df71f24b10511d9926a04b2e1fde4e51a0a7d7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:e39f8fe3a9dcdcec0f02944a30bd9bd738e4e602$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:bfe979b6628b85ee2a13cdaec416b8295b61a6b7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~958 debug messages>

yosys [$paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:cc33d8aaef084cde754b91bc534a0cac40a452d7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.357. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:93e7367991bb48cd91b8eeafd8eaa2ec6c5bef85$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.359. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 14 unused wires.
Using template $paramod$constmap:662a0469becaf22211231714ed95847efd82b225$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:4eaea65c486317a97a6b8f4b47e37be7d963929d$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a7clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:3062b189ed17f1f7560469814da1948e247d8f9f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.365. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.366. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 17 unused wires.
Using template $paramod$constmap:7eb4439f115922c639f517b715a6b29817aa9cad$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.367. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:8ae7ba5c41076605cef9b2e38bd35231cfc46453$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
Creating constmapped module `$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275opt_muxtree

3.59.369. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275opt_expr -mux_undef -mux_bool -fine

3.59.370. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~88 debug messages>

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275clean -purge
Removed 25 unused cells and 12 unused wires.
Using template $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:02d203a74a8c981c19fb59a47f355ff30f9c0780$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.373. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 16 unused wires.
Using template $paramod$constmap:7a28ed3b6cdf188a1bcb12604c87970524cd17c9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.375. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.376. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.378. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:b5d37be29dc7024fe6d3a9612bafd9ee93eb1663$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.379. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:f02d2eb5494d04adc72cce55a7151d216ec2cc0c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.381. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:62a49fc335d6dc3695198bbfac29b4b50f2b8da9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.383. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.384. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.385. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:bf31ac0b2f1c532f4af36e3148155dbc36619f2f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732fclean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:98c99db381f859922b85ee9124740b2e657dc0c7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
Creating constmapped module `$paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c908opt_muxtree

3.59.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c908opt_expr -mux_undef -mux_bool -fine

3.59.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~220 debug messages>

yosys [$paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c908clean -purge
Removed 70 unused cells and 15 unused wires.
Using template $paramod$constmap:da510bf71825d63938f37a5c49c703784f37db47$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.392. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~763 debug messages>

yosys [$paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 256 unused cells and 17 unused wires.
Using template $paramod$constmap:2651a0fa83bc1db529811f18d4a133a58e27ac8b$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:99e6734682668c0f3bad252bf7292819e57ae044$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 15 unused wires.
Using template $paramod$constmap:fea7a74e06a34e616c0d0303312b3c314805445d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:8f01278bda37e0fdc3e57428b5a84b758d185b5f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.401. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.402. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.403. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.404. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a62692369clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:1e83f91bfb5ab1c2e4e24d74c21136e812ae0a2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.405. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.406. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.407. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.408. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:3a068949b71f4860ecf2490f0392496a249cafc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.409. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.410. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:9412914deca080d7321517f59cd6032c78446429$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.412. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~695 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 18 unused wires.
Using template $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.413. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.414. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 199 unused cells and 17 unused wires.
Using template $paramod$constmap:1013ad8e654bb0f180c64e2e7f532b78896a2d84$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.415. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.416. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.417. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:bc70206679a3cb362e4e126384df317c40643e2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.419. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.420. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:673381f725a2918ac0278def43848456ec7cd8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.421. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.422. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.423. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~297 debug messages>

yosys [$paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 86 unused cells and 14 unused wires.
Using template $paramod$constmap:6cc4bb9639e5077606b0937947091b2b18c1bb98$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:f7a7933424f9539dd5557d51ceb5a5f3ea5451ed$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.427. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.428. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~865 debug messages>

yosys [$paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:139e9704a5434f15844b0694ffa88811534385c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:923d2d4bbc5db7e90e59db9e72bd5e8c0318ab45$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.439. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1574 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.440. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b0eb4833ea2b7d5f5576b87ca45f3468461ab288$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~492 debug messages>

yosys [$paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:ed31f7a5b9424a2da27100b0658fef07bce415a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.452. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.453. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:bcab9057ef338095502b7ac12c28606e8c178bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.454. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.455. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

yosys [$paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:ff5bc97649002bb69314047fe20e2d8c2bcadc06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:3597631413468654a9bcad30f68d28bae6edc646$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.465. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.466. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.468. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

yosys [$paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 102 unused cells and 16 unused wires.
Using template $paramod$constmap:fc387c8ab74cdc176ef971ed900afa9bd91ad921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.476. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.478. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.479. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:8b8559868c4aae9803b136f50ada03890d5f29c3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.480. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.481. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:f7c3052b854a8f81b4c5296425af0c8c500b6cad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.482. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.483. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f789fd6fc10e96db18357de2f1a202a438f17907$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0fb670e868b115d2ee15a1fd1944a37213cdb681$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1393 debug messages>

yosys [$paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:d4a42183f66ae078462033a58e37a983a00ef7df$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.505. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:ef0fbe9f223e01e9612915b53a48a1961b560929$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:e773748ad377e3da7177dc10a6b4e02a7e817b6d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.511. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.513. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.514. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:e49f708ef224afb5c861299bcb64fa45cec9fc84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.515. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.516. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.517. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.518. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.519. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.520. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.521. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.522. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~899 debug messages>

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.59.523. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.59.524. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~19 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 10 unused wires.
Using template $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.525. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.526. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.527. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.530. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.532. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.533. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.534. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.538. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 75 unused cells and 14 unused wires.
Using template $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.539. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.540. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a62692369clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:863cba7aa3df6b4210e5080e83098973a376ef3e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:19dfffedf85d3c831456183a62c67900f3526a35$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:daeb28e92c7fc9b475c4fc7a85b8697be9e73ae4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 16 unused wires.
Using template $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848clean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a7clean -purge
Removed 43 unused cells and 14 unused wires.
Using template $paramod$constmap:f0447ae080655f651e494926f21284d5332141fe$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:f208f28a027607b57b18c8954d7b8074829807d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~328 debug messages>

yosys [$paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:60013e0ff003aacd928c2a6659aa0a242c01879b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.562. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~523 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.563. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.564. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.565. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:259e5fbf62a6f14642a82792dcc0995ba12db6b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.566. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.567. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~777 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.568. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:e1d67d38803ac88b6e996df1b294084f8971f1fa$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.570. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.571. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.572. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.573. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:e9a185cd7d60c992db67db78fa737fe8d53d5f70$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:0c21517abe1ad9366a788ac61ec4bf49a90b98ed$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:fa01dd29480da4bb61884a5b9f9323ea5b6533b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:63d2061a6c78967061a3633889710382b5e41834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:c295401cafed90398de631fc58883df63203d509$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a62692369clean -purge
Removed 268 unused cells and 18 unused wires.
Using template $paramod$constmap:29803398348ebbf8bf4b32e8e48de6be4a9c0bd8$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 208 unused cells and 16 unused wires.
Using template $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.590. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:adefe5c6a33d4ad094a7dd7c5ff7ccfb5403d4ec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:29e9207e62e4f273dbafec0a06f19dca21b6820d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~781 debug messages>

yosys [$paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a62692369clean -purge
Removed 281 unused cells and 18 unused wires.
Using template $paramod$constmap:4cabdea4a76b9047a0b276f9eb2f6db81795cce6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:32eddde193ba2228037546efc04e1d654589fcab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:1af4ae7212d4f529904937aa31e5f7d39538ca01$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3bopt_muxtree

3.59.606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3bopt_expr -mux_undef -mux_bool -fine

3.59.607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~40 debug messages>

yosys [$paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3bclean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.610. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:358770787402f3cdcbb573ff332d659e83e834ae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.613. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a62692369clean -purge
Removed 274 unused cells and 18 unused wires.
Using template $paramod$constmap:ff39b070da7dd38e341db3e92ebc76d6ec56b862$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.615. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:3e48ec6d4b2207bbbce20481fe3bd23c2798f105$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.616. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 255 unused cells and 17 unused wires.
Using template $paramod$constmap:d6e67d0ccda8c93741a17066370cc59d3e2e6211$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.618. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 16 unused wires.
Using template $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~115 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 107 unused cells and 15 unused wires.
Using template $paramod$constmap:75e355f324f60fdf13bc1053b70cf4f646fb380a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:74db52a74054773c56922a00291e52619765da85$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~798 debug messages>

yosys [$paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 288 unused cells and 16 unused wires.
Using template $paramod$constmap:663f37f366b8dd9aae99642e65775386a0b32d80$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:87c6cc9ebe2d64494b88150a89f2f2373ada604d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:ca34e037f63d70a271b9ebcec54edb3057fbd3f8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.59.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.59.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~260 debug messages>

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 79 unused cells and 14 unused wires.
Using template $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:9073838958bd47bb13c5451268ba59546126851f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c39357b06b92ff68fb582c888c1a0938c23fd8d5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.647. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~552 debug messages>

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.648. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.649. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.650. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:cfb68be4f2b0616d21a612ca886dbade085a9425$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.651. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.652. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:d32f8f635dc80e69532698c646368538551fa301$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.653. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.654. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 18 unused wires.
Using template $paramod$constmap:d1e1fb0c471ab086343eca1210747f9f7e0ef014$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.655. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.656. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:f7872dc165192aad0a209bd41bff7c807f385a8a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.657. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.658. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~742 debug messages>

yosys [$paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:d95bf612bd5d54f1228cfb8d17ececc8cd6ad060$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 164 unused cells and 17 unused wires.
Using template $paramod$constmap:cf75ede1aad379ce0a832cf095d630fe9fb6077d$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.662. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:da1853e220a0d6805c6b19166f0a0636720c95f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.664. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 18 unused wires.
Using template $paramod$constmap:5485454c86a3ebebbe20bf3efbf9429fce271b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.665. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:b5cfc4f607922409597fae6b9f5514997cc50802$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.667. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.668. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.669. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.670. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c720869clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:9a33a96464d1e7adf429fbcdf45da3a056a65a91$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.671. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.672. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:869241841a19e197510d3bb260295d37f21b56c2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.673. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.674. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:a48c5c607a405cdd2b571e487d428f90d1db76a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.675. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.676. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.677. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.678. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:1edbbb0ea41d0870e592eb4030d493dbf536f0d1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.679. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.680. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 17 unused wires.
Using template $paramod$constmap:ac0292a79ae700cddd57e13194ce882273dd8841$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.681. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.682. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~690 debug messages>

yosys [$paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 228 unused cells and 16 unused wires.
Using template $paramod$constmap:0f900c2137e4b305861b0f1d1919242fa8476065$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.683. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.684. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:f23d630c83cfb77704d5e2e0015e44d9b8e56591$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.685. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.686. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:086519ebd9974104032a419645d223280904525a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.687. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.690. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.692. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:a31e10ed079c914f8eba777947d6a4666b09b2e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.693. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~369 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.695. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:a4ac15dca672948d1a4d74a6a1b7dc3ca2ecb9c7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.698. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.699. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.700. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 17 unused wires.
Using template $paramod$constmap:f355c9a7198f47746a0e0ce8047cdba1e64ce21d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.701. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.707. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.708. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~299 debug messages>

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 82 unused cells and 16 unused wires.
Using template $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.709. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.710. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:ebd92c8f567c10a82018e48a8f51fd2abdafe6f0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.711. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.712. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 17 unused wires.
Using template $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.713. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.714. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:aa66fd3b4113f54394b9cb84ed609df4f7e61a62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.715. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.716. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 17 unused wires.
Using template $paramod$constmap:a4469319b81a82006b66548859741254e87926d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.717. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.718. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:c934576f1ce02c27bd654d17095879fa7b44e862$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.719. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.720. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:217f83f41a65fc974c8db2470fbb85cc7628822f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.721. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.722. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:3f67f5893f83bd3e44055317a10f07b271f6ea61$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.723. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.724. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.725. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.726. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 16 unused wires.
Using template $paramod$constmap:663f5021ad84d21a5181122abfed90924f777fb5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.727. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.728. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:617b4ea04e2b42153f12fc88f958d277d7c26dc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.729. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.730. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.731. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.732. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0fclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:c7d81304886fb453f99a423d7bf12b7341bade20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.733. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.734. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:6df2bd546ae7ed1575eccc1622fc13b9bfd1d967$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.735. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.736. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~713 debug messages>

yosys [$paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700clean -purge
Removed 232 unused cells and 16 unused wires.
Using template $paramod$constmap:3d90adf2c9e01bccc88f4c87d5b243b82fd7635d$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.737. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.738. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700clean -purge
Removed 229 unused cells and 17 unused wires.
Using template $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.739. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.740. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 14 unused cells and 11 unused wires.
Using template $paramod$constmap:a1f8ac3ff683251901f1ad7a2a867e3fcfadc298$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.741. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.742. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 16 unused wires.
Using template $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.743. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.744. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:5b17f1aacac9ebfca74390078ec82db0fccb2867$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.745. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.746. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:a38fbc772c6f33f2ea3c8f2c3f6a27837f2c0c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.747. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.748. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~274 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.749. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.750. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~283 debug messages>

yosys [$paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 96 unused cells and 15 unused wires.
Using template $paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.751. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.752. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:23d13a360a3375bc69c5f769efe803fed23d064c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.753. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.754. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 14 unused wires.
Using template $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.755. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.756. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:981c9a9065cc19b9662264ee31f37ceaa7c17491$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.757. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.758. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:a315762474f4b08beb1b7a7144c7a6ca7284e198$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.759. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.760. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:f92836bb2769e5cb3320f217edf6b80f6f8d243b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.761. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.762. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a62692369clean -purge
Removed 271 unused cells and 18 unused wires.
Using template $paramod$constmap:c21c3fb4fdf83cf331dbc79e80483f77f51677f1$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.763. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.764. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.765. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.766. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700clean -purge
Removed 229 unused cells and 17 unused wires.
Using template $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.767. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.768. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:31a9343b5ed4494d9b8e7a8816c81ea71ae7cc10$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.769. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.770. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~48 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967clean -purge
Removed 9 unused cells and 11 unused wires.
Using template $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4e3fc192b5bd0f0083286b48359b9c95413bd061$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.776. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1007 debug messages>

yosys [$paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.777. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 266 unused cells and 18 unused wires.
Using template $paramod$constmap:b2b533d7f625957d60ab9d791cf3ce33c0f73fe4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.778. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.779. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~777 debug messages>

yosys [$paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:50204e4381d9ee6d3294e9ac0f1cfb4c62e67953$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.780. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.781. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:9205aa7b703b5a97d7903d1215d7fc8f85130e5c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.782. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.783. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~883 debug messages>

yosys [$paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:226abfab7ba3ed4191232186026120343c2f2140$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.784. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.785. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:ed0ac9fa48c54144f068fd7d5cebff6789b86bca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.786. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.787. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~135 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.788. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.789. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~732 debug messages>

yosys [$paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700clean -purge
Removed 223 unused cells and 18 unused wires.
Using template $paramod$constmap:7ecd873485fcb564ccf880c3bbd030811a561033$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.790. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.791. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.792. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.793. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:3bbee7c79b6b040ed43298702c3455a109de87e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.794. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.795. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~774 debug messages>

yosys [$paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:a0249d17d8730961c0fed3dbcc3d90ef01d1e1a3$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.796. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.797. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:4ce86b91b30666ce10a61d1606d4138bfef646ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.798. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.799. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:8868c6a6c35d6bbc377e19acb24aa17726750b2c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.800. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.801. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adclean -purge
Removed 247 unused cells and 16 unused wires.
Using template $paramod$constmap:8aff16b549dab02032f5d32040f9666c3eaa13ba$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.807. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~428 debug messages>

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.808. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.809. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.810. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 16 unused wires.
Using template $paramod$constmap:13b810d5b21d02aa758f9275a325f215825930e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.811. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.812. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~876 debug messages>

yosys [$paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:22569f75c013ebbae860cb10e59dd8d845ccabc4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.813. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.814. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:80fc95e449e848ef19604358049c3461c1ff0a30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.815. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.816. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:d14d630ddec13d39e3b6808a7df18a33528011a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.817. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.818. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:b8f7cf675c5ac53b85ab937ea57f043d9ba92153$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.819. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.820. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a62692369clean -purge
Removed 225 unused cells and 17 unused wires.
Using template $paramod$constmap:7b03aaa61992f5c23b6242ea3cf343e57e4c4bad$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.821. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.822. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:3fd95ceab2e6f383e3d6a0b604aaf85ed6f694af$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.823. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.824. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:88f3044c22d4aa7b10e75e987ae470817858d8c5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.825. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.826. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:0928354ba1523280eb54a3dcc4208fb47e05495d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.827. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.828. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.829. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.830. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:ded3b9b4099b8900afdc9ac010803c170f0117de$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.831. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.832. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.833. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.834. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc93clean -purge
Removed 67 unused cells and 14 unused wires.
Using template $paramod$constmap:8e799e1fe511f47a7e14cff9adc5f0c27fe8a363$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.835. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.836. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:a4e1a563d5266cd4da7f45ffa1e124d03d5bcbaa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.837. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.838. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:ab0923e45bdb3ece948f587a3cd71c3d273585e8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.839. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.840. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 16 unused wires.
Using template $paramod$constmap:b93036f81448ff23fc2591efa459dc3bd7f8cc2d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.841. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.842. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:0bb4264a341eefc9478829961067a54594ee39d0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.843. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.844. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:559da68669f7c86e8645b56a2e56eafa333ba7ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.845. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.846. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:7c11b6df8e08243dd3bee4e6a41dd9420e898457$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.847. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.848. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a62692369clean -purge
Removed 259 unused cells and 18 unused wires.
Using template $paramod$constmap:24decbdda54d898c996cfd9830fb4bc9dcad863a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.849. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.850. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a62692369clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:a4e7120f51b6ba75491e79c9f951ed297c308728$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.851. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.852. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.853. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.854. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:4db8ca97f70355f8ef3709193051931bc8506858$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.855. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.856. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:14a9f56762875fda3d700993c74790d8a154fade$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.857. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.858. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0fclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:f0ad6a3dce820d80cb9c321f1a60af2c89cc3089$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.859. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.860. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 222 unused cells and 18 unused wires.
Using template $paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.861. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.862. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:1c029cc4e36becede6bba7b756632291f2360f29$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.863. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.864. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:5df8d14584847024aff03741f57c921744903099$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.865. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.866. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 206 unused cells and 16 unused wires.
Using template $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6fada398c5f1f0822f2e216cb4a5709963d3193e$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.872. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

yosys [$paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.873. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:b7cb4a2e7c6fa28048d2bede5c5484d88552dea0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.874. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.875. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.876. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.877. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 17 unused wires.
Using template $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.878. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.879. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0fclean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:a0fa27ad4b03129b1fa5211da99bba8e80f8a044$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.880. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.881. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:21ecc5f29d74c24f3c97513cc7a077b7ac269bda$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.882. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.883. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.884. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.885. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:af49ad72d8dfa6408b6a646689b95c7c8b22e3e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.891. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.892. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.893. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.894. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~122 debug messages>

yosys [$paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.895. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.896. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.897. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.898. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:3abc22e091c750fda7b57c1633a3c9404662b428$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.899. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.900. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.901. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.902. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.903. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.904. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~280 debug messages>

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93clean -purge
Removed 80 unused cells and 15 unused wires.
Using template $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.905. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.906. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:0df36590471b4a44ac2081afadb8828030405a76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.907. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.908. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~57 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.909. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.910. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:c9d6eb36ac29cb5928f834a719dc1c9c7f66140c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.911. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.912. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732fclean -purge
Removed 227 unused cells and 16 unused wires.
Using template $paramod$constmap:f9b2e46579742eeea3aeb4d6d25a3567bd648216$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.913. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.914. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.915. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.916. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~271 debug messages>

yosys [$paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc93clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:796b6d1961a63f084f4c9e6d178f94ea22bc6e05$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.917. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.918. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:043cc64110418f247577c42b75897f76dce786bd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.919. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.920. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 16 unused wires.
Using template $paramod$constmap:9f952962697b522197730eb9d9fb85aa7840a7d2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.921. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.922. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:c115dbf7e531bea17b3fcc653124109efbc286f3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.923. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.924. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 16 unused wires.
Using template $paramod$constmap:fbe90dc352a229950e6eecee8dc7e101629f49fe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.925. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.926. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 18 unused wires.
Using template $paramod$constmap:437b992b43a24ed9378a50f3eba6c828881192f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.927. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.928. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:90555efec4a4099f9b8dcc091856367eefbd4786$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.929. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.930. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:70c5a7b7d1cab05d43eca1873a8165e936a768ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.931. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.932. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.933. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

yosys [$paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.934. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~875 debug messages>

yosys [$paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 18 unused wires.
Using template $paramod$constmap:be991d0496fe0ff83738a7f7cccff45ee8860b32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.935. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.936. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:27fa21cb80b57482c43661845a7a0ffa56064ba4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.937. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.938. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 18 unused wires.
Using template $paramod$constmap:346ab70e394e8ebc17cfd4af262efe9b11e6be46$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.939. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.940. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:f595c94ca94aedf407f409d2c84cc80528684776$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.941. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.942. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~279 debug messages>

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.943. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.944. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0fclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:f717bf2c88552ce301d6fce1aa0625b41599bc42$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.945. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.946. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:57b2606011dad9d3160667df92e799fa50983a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.947. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.948. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:02f783bb853f057db150cc4b2ca2d0d8ea5e7556$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.949. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.950. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:12ec47645b2f8b632574576149c3928f5915b339$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.951. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.952. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 244 unused cells and 18 unused wires.
Using template $paramod$constmap:3df2e9a4cc3c25538bc8e412b7c4d1064290a2d8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.953. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.954. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.955. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.956. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:6fa1fe39efed0d8ce5eb5c522c0bbd233abf0b06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.962. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.963. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.964. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.965. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.966. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.967. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:b0e6ebfb6aaea4f109d5fb43101d74a9a0504f95$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.968. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.969. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:743e3be9eb1e9ce9291121f819e2e9d5730a75f9$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.970. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.971. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:dd46ce9833119fd1bf1a5c0e8019247995b443aa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.972. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.973. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.974. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.975. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~697 debug messages>

yosys [$paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 170 unused cells and 17 unused wires.
Using template $paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.976. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.977. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.978. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.979. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.980. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.981. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:279af90dd49f2bb1711419375f591e6debdb00ab$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.982. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.983. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:a424ab0a8cadd80810bb60ce98c8be5941863f06$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.984. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.985. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~124 debug messages>

yosys [$paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:a757086e3279961dc333fd5c37d429c0d8334ae4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.986. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.987. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~381 debug messages>

yosys [$paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:f033f82502b92e98dcf461b2ba9449377ef8de4b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.988. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.989. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c720869clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:f08380871f5ec182df8a9a01a358d4c6aea3b4cf$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.990. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.991. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~301 debug messages>

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.992. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.993. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:1a4c50a8b87e096fc46fa40f946d1e045f0c2f34$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.994. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.995. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.996. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.997. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:1648751b7d5ae6680f410615bf23ecf70bd3953c$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:759a9ff060514fd06c180392b76ffdffe68734db$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1003. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1004. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~730 debug messages>

yosys [$paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732fclean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:f19fa806560fffed7b454a662227c393729a2e44$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1005. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1006. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:4ab08e129f647aca26d241f3e0ec6425ebe584bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1007. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1008. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~920 debug messages>

yosys [$paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 217 unused cells and 17 unused wires.
Using template $paramod$constmap:b6bf81b4e7fdcf50b237d97fe174421317d86b0e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.59.1009. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.59.1010. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~271 debug messages>

yosys [$paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 81 unused cells and 14 unused wires.
Using template $paramod$constmap:1730c20b761cd7dadbb7971724b9eb6995f80e29$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1011. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1012. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:009490f557bec011107c73ca492f66cb7b257d8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
Creating constmapped module `$paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c908opt_muxtree

3.59.1013. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c908opt_expr -mux_undef -mux_bool -fine

3.59.1014. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~237 debug messages>

yosys [$paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c908clean -purge
Removed 55 unused cells and 14 unused wires.
Using template $paramod$constmap:666c202c1593e5c7983a5b0fcda4365ce6783ab2$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
Creating constmapped module `$paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7opt_muxtree

3.59.1015. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7opt_expr -mux_undef -mux_bool -fine

3.59.1016. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~96 debug messages>

yosys [$paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7clean -purge
Removed 27 unused cells and 12 unused wires.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1017. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1018. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:b88da6716f401d5791b52e37cc5cbd2d0205de91$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1019. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1020. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~330 debug messages>

yosys [$paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:389eb645611611965129227f479b401641e11300$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.59.1021. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.59.1022. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1023. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1024. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~726 debug messages>

yosys [$paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:b7da8099ea3db589810c49741df663d7684695ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1025. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1026. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:fd297d6e72992e3b9e675086bf20fa22f0b5170d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1027. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1028. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:de152b4a0ffe678f9efd1ac509c02317314d71da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1029. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1030. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1031. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1032. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a62692369clean -purge
Removed 237 unused cells and 18 unused wires.
Using template $paramod$constmap:491b501b78d928dad549bc0836f4e9d25f749bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1033. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1034. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:42d02ee015d1d3ede39197d9fb81c6321ada5378$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1035. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1036. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:dfbd947d2b93e37d8b3a5d5cb9af68be0995bdbb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1037. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1038. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:1b57673b32d3db2f89a94063f8a8cdc9facb2797$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1039. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1040. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fclean -purge
Removed 243 unused cells and 18 unused wires.
Using template $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1041. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1042. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:ebc8ed1f40d8c069e89e1db3d409e18f6bd1f68a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1043. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1044. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:25e161c0306ee00e409046a918ab359308dc295f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1045. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1046. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:85a77a0233bdbb0c6b8d19ddd6257e3f44bd3db0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1047. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1048. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~794 debug messages>

yosys [$paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a62692369clean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:ea82c6f356c0c537b612aa0200888c1169e15cfa$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1049. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1050. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:8ad08dce82c5b0cb6f4b9899ebb119c4edfc3ed8$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1051. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1052. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~905 debug messages>

yosys [$paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:d3a61bf092b6296367184554f8d8e06a50919d19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1053. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1054. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1055. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1056. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>

yosys [$paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:9942c01c961fdab265736e9d26b66d8af7473602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1057. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1058. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1059. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1060. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:a786b086d99d180d36cfb484e834eb85d281e5df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1061. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1062. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 14 unused wires.
Using template $paramod$constmap:28b6d671174e4ee897be39d3d2ba2b7d922707cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1068. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

yosys [$paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1069. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:395a6bddab6af890540a18ee57c4b25b4c71b3a3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1070. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1071. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:259d706bb345ae0dc882a56e984911917f948ae3$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:400557691c6b092c5c8caf6376fef0f717d85219$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1077. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~707 debug messages>

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1078. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1079. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1080. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 286 unused cells and 18 unused wires.
Using template $paramod$constmap:51e0136f2548adb71e9fef458f46cda3cf58e266$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.1081. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.1082. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:633646d0ed1f87f35a189a2060527d96dd704aa6$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1083. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1084. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dclean -purge
Removed 217 unused cells and 17 unused wires.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.1085. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.1086. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.1087. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.1088. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1089. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1090. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:d9ea0d2c7fced1cab215d2e3a41e63055a6018e6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1091. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1092. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a62692369clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:e4ee5c0a322e31c61b6f87b0f23d2a670610a17d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1093. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1094. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~319 debug messages>

yosys [$paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:6fc97a48b45d0c969bb2a015687c6aeef0258169$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1095. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1096. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1097. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1098. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 18 unused wires.
Using template $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1099. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~128 debug messages>

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~128 debug messages>

yosys [$paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:4f09b81f6f924762a70a71ae05e00b56e96918b8$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1104. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a62692369clean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:775b277afce2084e473498fbc25c102889ee560b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1106. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:c390369c75826b71714f068e5a164d04c4ce2b76$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1108. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:6f94d13ea44c7346cb525c838f3a7ed775f3348a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1110. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1112. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~808 debug messages>

yosys [$paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:2512797e2c6e0c9db41b180bbf648d89627647cf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1116. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~328 debug messages>

yosys [$paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1118. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 226 unused cells and 16 unused wires.
Using template $paramod$constmap:b31ebd2dd66bac0181635a69c038f6eaecd01cb7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1120. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1122. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fclean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1124. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 16 unused wires.
Using template $paramod$constmap:e4676db96ac294cdbf0327c3b2aa495fc0b3a087$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1126. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:24e835117c547dd26605868b315eed8621be60e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:a9dc675683e8154f696268e6b1e08bfd5d20a9de$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~196 debug messages>

yosys [$paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1135. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 16 unused wires.
Using template $paramod$constmap:76f75531ec8bbfdc3cd2a6ca1bc056cbb02d4b68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a7clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:6cf9fdbb56ba2c5c4b7fbce19bec647f89a5bb63$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1139. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:dea8ef67d6cea2c00417964aed9ff3091645b993$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1141. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:e4670ebb0a3151caa7d8575c186b75eb89fea85b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1143. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:b36a7ba62c85d6587a31a55ec7c566653b69d6ed$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1147. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 15 unused wires.
Using template $paramod$constmap:fb27f5ac31d62b72cecbc2f42ed787c076e1b32b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:1c28ecd22c8b9f1c665f9f83f41626c1fb40db8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
Creating constmapped module `$paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d330275opt_muxtree

3.59.1150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d330275opt_expr -mux_undef -mux_bool -fine

3.59.1151. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~88 debug messages>

yosys [$paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d330275clean -purge
Removed 27 unused cells and 13 unused wires.
Using template $paramod$constmap:efa5418dc55dd4158eabb8efdef095c13f2578d3$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1153. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:bff928dac936d486968e796bab46141cfa091f7d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1155. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:9e673f03c7427f8af2bee448216660a4dda814ff$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1157. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:705854e60699338f4b6941d8fb1ab8b671bb79b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1159. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 16 unused wires.
Using template $paramod$constmap:c4a9fbdd5308ba5084ff016236f1709f7ae337a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 106 unused cells and 15 unused wires.
Using template $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 15 unused wires.
Using template $paramod$constmap:0b7f27f45fab91b02be4a81f0fd4c38dbebebd57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:1085adfdc70e163ac1d14521539de5c0e4519e3d$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~308 debug messages>

yosys [$paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:8ff685e8d3e45f5a4bf1ec2b5a0186310000d581$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1171. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c720869clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:eaba741637ba1ef600d405ef9bb80704c1bcaf84$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1173. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1175. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~750 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1177. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:a0343b0688bbd9e301266bb67a41ef3c8d65cdff$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1179. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1181. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~322 debug messages>

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1183. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:49ad53e73f266adb563a13f68f9759f129465cd7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 15 unused wires.
Using template $paramod$constmap:0f2b1a72e2da8745592ad8cfe4fe6a53c4ca1f00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1187. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:ce061dba9f6de2f08cc2e9beaf5a1255fc9dd5de$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1189. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:366daabcc1ceb3931be3f5507551cf40cef76d73$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1191. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:00fedffe4b439b5672544771218d95165b38eb6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1193. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1195. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1197. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:e4462d1875373e3b8c1610f2cd868b1c4dd7ae9c$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:38dec7a5ac0f89a7eb3c60df22d8a1b6c472a993$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 285 unused cells and 17 unused wires.
Using template $paramod$constmap:25603381997e4be3920d71ce9262f1fcf31a1a28$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1203. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 280 unused cells and 18 unused wires.
Using template $paramod$constmap:103eea1b5a713c1211594576c01d505663d26e13$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1205. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c720869clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:c4bbebd80eda5e27fd467fe8761c3b694b805021$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1207. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~139 debug messages>

yosys [$paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 12 unused wires.
Using template $paramod$constmap:05047245fdef7ace100e4f1d2774ca7243ce6786$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 18 unused wires.
Using template $paramod$constmap:797365fbe353eea4281516cea93dd01c9b7b07aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1211. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 18 unused wires.
Using template $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1213. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1215. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~667 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 17 unused wires.
Using template $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1219. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.1220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.1221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~278 debug messages>

yosys [$paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc93clean -purge
Removed 82 unused cells and 14 unused wires.
Using template $paramod$constmap:c90a4681a0ccc5a78d4f57d110112ef48da78c6f$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1223. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~124 debug messages>

yosys [$paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 38 unused cells and 13 unused wires.
Using template $paramod$constmap:ceb0b7ff3b80af5edb2d599d38f7ba0d15d244a2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 16 unused wires.
Using template $paramod$constmap:6d5dbc3415857a67851bf0d74d4afcc3987a9c25$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1227. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:73aaaf82dcc1614688d027f47bc7793386110291$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1229. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:e7d21a3ecaf880ad23da88cc3c0b363d2c8dde66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1231. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:5e4e583c9f0fb20da0fd281f83a2295907447683$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.1232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.1233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 24 unused cells and 12 unused wires.
Using template $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 106 unused cells and 15 unused wires.
Using template $paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1237. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 14 unused wires.
Using template $paramod$constmap:bb3df6b90e86cc77afa58e59c29c6890bf324441$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:6be6f95533a91a2933162608d2123cfed9b2ad30$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1243. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 14 unused wires.
Using template $paramod$constmap:9964b757faedb679ca8db8eade03d0c52cbe8520$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1245. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1246. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1247. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:f8cc1060a3aa7355ad6d788ea19dad4222ab4635$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1248. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:aea70dc206bac652d49749b2a5c970a455c0b184$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1251. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:46bd9480ef50bef817cf27f0bb9129d79bb2d368$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1253. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~758 debug messages>

yosys [$paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848clean -purge
Removed 233 unused cells and 16 unused wires.
Using template $paramod$constmap:b381ab3b878a88e23e572b0effda3b3b12b67964$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1255. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1257. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:7fb136a4545914173ccc644df618f25f8e90f64d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1258. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1259. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1260. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1261. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:c75289b1c9e32c7daf23fa75eed0803b436d3992$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~328 debug messages>

yosys [$paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:450fe648ec9ede17f50b0eed39e46724f765c3a9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1265. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 186 unused cells and 16 unused wires.
Using template $paramod$constmap:3fb72c5fd7f97a28fe117894c0338c3526681de9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.59.1266. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.59.1267. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~271 debug messages>

yosys [$paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 80 unused cells and 14 unused wires.
Using template $paramod$constmap:2bd7d9f1dd6ace3c3a0c02fb0b109baacc24687c$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1269. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~305 debug messages>

yosys [$paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:75328b9d520dd55bab58be36e7deee75bcf386c0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1271. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:3fda737e3a48458f9f8882556822bd50d1cdd31b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1273. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185clean -purge
Removed 110 unused cells and 15 unused wires.
Using template $paramod$constmap:b39fcc37ab508ec34572685cccc8ddf8fd3f4fd2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1275. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:270298513d7f80279a068832768f8a2ec5ca85f2$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

yosys [$paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1277. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:914a7027820bfc5f1aae6c8fec42bc5fe3cef497$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

yosys [$paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1279. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
Creating constmapped module `$paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c908opt_muxtree

3.59.1280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c908opt_expr -mux_undef -mux_bool -fine

3.59.1281. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~217 debug messages>

yosys [$paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c908clean -purge
Removed 69 unused cells and 14 unused wires.
Using template $paramod$constmap:25d3fc83572a11205013420a4928ce25f9b75f90$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1282. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1283. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:d05d7d86c8ec22dc8c9cbad324ff900d9fc7c5e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1285. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~788 debug messages>

yosys [$paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adclean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:5ac374eccba8767d0a753558a215fdc6baf129b3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:ad6250bf9d69aa4d627920863755316b1c3916d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~56 debug messages>

yosys [$paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 12 unused wires.
Using template $paramod$constmap:986f407e44b92e22076d430b3a92b534fcbefd42$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0fclean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:7e4e60d8c309cbcf2efc467e43c4068393342509$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1293. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 14 unused wires.
Using template $paramod$constmap:8733bd8d8baf68cc6cf50afa1dee9f4bdf81ada8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1295. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~148 debug messages>

yosys [$paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a7clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:072edf4be8cbc4d34ee6f8747f74b95af7e917bb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:fd7f572513fe724a2e5f1c8441281f7c3348bf67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
Creating constmapped module `$paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334copt_muxtree

3.59.1298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334copt_expr -mux_undef -mux_bool -fine

3.59.1299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~114 debug messages>

yosys [$paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334cclean -purge
Removed 26 unused cells and 13 unused wires.
Using template $paramod$constmap:7eb124b17ce523d39b474db29e5b5519e3e27812$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 16 unused wires.
Using template $paramod$constmap:04ec830cd8eca45242bf64fd1578effef8d04308$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:c6d15ae87c43ae8d493e774406950b4bee2ce7ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:86068dc568c004325fc327e402457d0dca2cc2fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1307. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 14 unused wires.
Using template $paramod$constmap:1e27fd894e781c02062418f5842c18af224b2494$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adclean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:d56d7dc73524a17d6a7d64abd117b69e0aa12aa7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:b3ed5717c13c03aeb6720fedc782b833e8b83f39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:3d6796e966d99fb5a28ec90bb1368f7d1d0e056d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:538d4e5f05d9689028fe57d3195a8c400e2a0029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 16 unused wires.
Using template $paramod$constmap:29d4bd2545909a3a265b74ecc3164e4cc8c7ab62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:3993642b33cf3736b9061ac81bc75173927964e6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~734 debug messages>

yosys [$paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732fclean -purge
Removed 260 unused cells and 18 unused wires.
Using template $paramod$constmap:ec1f7f4bb84c0f65e3f8e2e6f3396a91bcffa77c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1322. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1323. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~758 debug messages>

yosys [$paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 216 unused cells and 16 unused wires.
Using template $paramod$constmap:29b87e7b87affb9a51fa727325b7dee459e1dba6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:c4636a505fbb76a9f5f4fc939d2d70f3adf271b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:6b5000e246a3c49ab63d1284e4d047c049f038c8$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:a11d7962e1e5dc31baa139756814eb9e067d01cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1330. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1331. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:e6fcc5ece6973a3cf519cb38f099009af0f9479f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1332. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1333. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 18 unused wires.
Using template $paramod$constmap:aa4b82e8a153b90984d307620c5de43f4c712d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1335. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 17 unused wires.
Using template $paramod$constmap:03d717f5f788ddd146cb14493af08ff7434048ef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0fclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:d7fdfab2d8c88f2a1c981cf25bdeb99583150f28$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:f04cc5bc22ca98e8c537f742bd67d1f4bbae643b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1341. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:f8fd862ac1cb75d0915e4f1412d28ec26aa730d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~771 debug messages>

yosys [$paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:f1abff38cb5f25b3735a5c6f40196f98e212f70c$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~668 debug messages>

yosys [$paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194dclean -purge
Removed 219 unused cells and 18 unused wires.
Using template $paramod$constmap:1dc43dc9d96740fe3fa77fd02945c283f2653bc5$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1346. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1347. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~319 debug messages>

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1348. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1349. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1351. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1353. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869clean -purge
Removed 89 unused cells and 14 unused wires.
Using template $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1355. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848clean -purge
Removed 216 unused cells and 16 unused wires.
Using template $paramod$constmap:52cb69fb5adefe3302d0f8b2f6bea404e666711e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1357. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185clean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:0329ec926c15f24d481c904f41fe63f7bfb214b5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:f0f7d094d1523df337a2b3c20b076bc2173bad2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~876 debug messages>

yosys [$paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:f06eda2297630328c6190c42a14f34c8b26dad02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1364. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:274680a4443b2b4e619ad2ffcf20e698c1614529$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0fclean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:c2a8ba0d769f2d7ecdaa733975e21b033429fac6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:1a666fb52faa04a9961383c00f0cba791116be68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:3d9e84437595925830a8d2876823918bb20ed788$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:08e463fe53d5fb4fb006ccc2ceeb4fa9c97452fe$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:26289deef296abd1f35ba9cc2b79d9e1ba526a58$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~479 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~736 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 217 unused cells and 16 unused wires.
Using template $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a62692369clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:286e135eea3d653a9f6f5b2bcc3e75661c4632f9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1392. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:8e20b5f51b8bbed25e533ff0127f17a40210d3b0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:925a810b66de748cce195d68953844df01c95bae$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:01e0a5fa2cf59ca1a1ff86af0aff08254ec8152d$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:6ef7baa9d6a6e1bbcec016ce8e74bd3094be29d5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732fclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:0152278ad1dfd152c382894da09a2e168880b342$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a3ba07db354c69d33f3035765192c6f6a4156370$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 16 unused wires.
Using template $paramod$constmap:8130205cc0eb8e508fc4e03c5ce26b3bcb4131da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:15d4be5adefe0f06c90e2907d517e2e05800e6b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:7c5fbf9d5c40e4a2fe583afa5b16d46393e5eadf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1414. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~709 debug messages>

yosys [$paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194dclean -purge
Removed 179 unused cells and 18 unused wires.
Using template $paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1416. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1419. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:148460114f3b705f9b46661ffdc00cb30f6df1b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1420. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1421. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:66513a00c8dc2f73afe41d48723847c5f549c8e3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1422. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1423. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:d7bdd12b154efd7d62e2611290d906421cd6b7b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1424. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1425. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~892 debug messages>

yosys [$paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:319851b210da1d10fe8be13fdbd101a37b7382f9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1427. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:c348e9fd87aac71c138e668840c14391ffed4c6e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1428. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:c85d1d36520e38f8739bb6d24ce9909b8070bc1c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1430. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1431. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 18 unused wires.
Using template $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1433. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:21b1037a0177608e388ab6d9fbff252b88d34cad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1434. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c720869clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:8f34fb241dd1fe175ed9f7284fe11be67df8e48b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:65d4dbbf72532b2cf9db630e521074521dbec6ef$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:a129839189b1328f2941af90ca006a704edd7e07$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 18 unused wires.
Using template $paramod$constmap:274c7b431b9c950e785c9e3b2bbb6c46eae5ca3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a62692369clean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:a6fd0d1b014576028b328ffbd6e1548c3165a821$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:4cfe43c875e31e143f7e2dff45b6e2c95e780ff6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.1448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.1449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700clean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:00267838a1c9d64f20c3ba9ee8ca9b47609efd7f$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1452. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1453. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1454. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1455. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 238 unused cells and 18 unused wires.
Using template $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1456. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1457. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 17 unused wires.
Using template $paramod$constmap:f1c036d84b4fb3c6598493e89104ac170ee2971b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1459. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adclean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:3521ceed41875cd9f70ed06f3a96ffb6709df7dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1460. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1461. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~794 debug messages>

yosys [$paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:a4eeed0a99996f6b0d4ff214c4356b1f6ca74af3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1462. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1463. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:bf2d966ffeb47d7fa4d61a441cd9488791affdd0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1464. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:2226562a5c9976411b22a65fb79e042bf0a2f4c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1467. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:8da2829e42b9b7fb0b32f6ed1c49a3afa24bcd0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1468. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1469. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a62692369clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:8b6a131b792d965b49bdfee132dff279ccc19bf4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1470. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 17 unused wires.
Using template $paramod$constmap:624bc0967ffb46559917abdec09cc50d25967e8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:eece9b33e5107fbb98740c7df8ee5f37578382b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:15a1f728d04547a53f3cd045c1ded8d1708903a0$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1476. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~793 debug messages>

yosys [$paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:e9e20a060461c1bd5402710a3b54a54266f89c52$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1478. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1479. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:1262f1843261d33ca00581ddb32acb14688dc518$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1480. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1481. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:22727f74bca161337308a2cba613e601d8d336f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1482. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1483. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:4a0f7406f3cfc237f924c76958669f57086a74f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1484. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1485. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:d2322f0b9bd622a6a90670ef208b4a3d76a5fe2f$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1486. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1487. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:d93abfe475db8ad24233f7ffca11aa0c68367daf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1489. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1490. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1492. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 14 unused wires.
Using template $paramod$constmap:f94b7e9189c71e8c4bc5b7c24568dada363fa7ad$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1495. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~893 debug messages>

yosys [$paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:09f25f66ef079d08eff48b435a7bb3f1d162de80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1496. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1497. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~785 debug messages>

yosys [$paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:5ef5c0b00ee649e714501a39be1f2937344b0e2d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1498. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1499. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1500. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1501. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0fclean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:79ea4f2e1b35a60c7367095c64f5dcf1e9069cc3$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1502. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1503. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 13 unused wires.
Using template $paramod$constmap:2d276c30d8fc1228a8ba624fa2134443347662ea$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1504. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1505. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1506. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1507. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c720869clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:c21431d141f429a2281c413035abd70885a085d5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1508. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1509. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:301b6c01e646761d9423cf2f9cd2d4f57bac5cb6$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1510. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1511. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:ff1483f13f103bf3860189edcb0b4e3208a2a5e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1512. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 245 unused cells and 17 unused wires.
Using template $paramod$constmap:9827600ed6433e2246f99661c873eb456daaadb1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005opt_muxtree

3.59.1514. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005opt_expr -mux_undef -mux_bool -fine

3.59.1515. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005clean -purge
Removed 8 unused cells and 11 unused wires.
Using template $paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1516. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1517. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:4ce4ead672f53708dcefd0ed36cf91cc8f8fb615$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1518. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1519. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:06efd8814ad91fe9dcbc443a84cc2324f872503d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1520. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185clean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:00aaf89e7c17ace22c27aa4f6fde12ea44988608$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1522. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1523. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 13 unused wires.
Using template $paramod$constmap:023e34ee1fed1f6ea2a25eab9139b7250b400804$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1524. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1525. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1526. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1527. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:ccc7b47dabe9df63b61f98dc3b3fb723fa8865a5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1528. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1530. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1531. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1532. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1533. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~314 debug messages>

yosys [$paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 95 unused cells and 15 unused wires.
Using template $paramod$constmap:39991c72da314462e00817bfe138259263b7a554$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1534. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1535. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~788 debug messages>

yosys [$paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 232 unused cells and 16 unused wires.
Using template $paramod$constmap:6e0e2b696e0fc8bd0b6e3774c8ab18657bacd805$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~200 debug messages>

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:d20670aa3e2e352af0c8cf7b3f76fbe822207227$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.1543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.1544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc3967clean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:3ca7eac7b4344696a44cfeaee14024db91ee923c$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 15 unused wires.
Using template $paramod$constmap:914dba61cb866838c2261013d660da6f7cd760dc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:c039ef10224872f07ff9d39d329ce6d55a1280c2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:372c2e20eabb20148d985903b66cd0509b614876$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:e6fb721f152b330db71824189922c72cf8a28099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a62692369clean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:199f4486d4f105d9dbfcfdb8c1209fe1097cd3a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1557. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1558. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~698 debug messages>

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dclean -purge
Removed 193 unused cells and 18 unused wires.
Using template $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1559. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1560. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:43d3ca9d380d6fa718c3b2917143569cacc35c75$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334copt_muxtree

3.59.1561. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334copt_expr -mux_undef -mux_bool -fine

3.59.1562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~109 debug messages>

yosys [$paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334cclean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:0a561a4e0dd6c6c8bda5f89a735f5321fdc7ab54$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 13 unused wires.
Using template $paramod$constmap:6a046db42f6067f646cc8fe080434be3b15b1eee$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1566. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~139 debug messages>

yosys [$paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:329df71dc25ddbbcf1bbfc1a7b2d2430a842bf30$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1567. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:219927f97eaf76045beb8d80b07fafcd44119dd2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
Creating constmapped module `$paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc95opt_muxtree

3.59.1569. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc95opt_expr -mux_undef -mux_bool -fine

3.59.1570. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~78 debug messages>

yosys [$paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc95clean -purge
Removed 21 unused cells and 12 unused wires.
Using template $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.1571. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.1572. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1573. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1574. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:61d14d57ae186422dc21c44a11f9cb285efbfff0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1575. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1576. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adclean -purge
Removed 240 unused cells and 16 unused wires.
Using template $paramod$constmap:a313a4b84061bb23ccf4c2d797303b226e450eb0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1577. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1578. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:af87d5a3b2e2fd6d33ce345785df724ee65d1d09$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1579. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1580. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:a1d40a49bf17cce2525ec33649cf53fb4a07e16b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1581. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1582. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:c87a2259a485aa38377d5dd543bf3e69f141bdb4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1583. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1584. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1585. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1586. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:652f77c30b3b6ea4d315a789326c4f5080228837$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1587. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1588. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:5c0e1a42b41e4f9cdd2dbfc689b71bf32ce782a0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1589. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1590. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:72e5c3af7fa06527d73ba00fa6667657ccb113b1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.1591. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.1592. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~685 debug messages>

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 231 unused cells and 16 unused wires.
Using template $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1593. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1594. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1595. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1596. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a62692369clean -purge
Removed 274 unused cells and 18 unused wires.
Using template $paramod$constmap:4a1739a55987f041ead6504f1ec228232ca3c0e5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1597. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1598. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~226 debug messages>

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~713 debug messages>

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 208 unused cells and 18 unused wires.
Using template $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 246 unused cells and 18 unused wires.
Using template $paramod$constmap:f6783f66de57402cf5fc15d54806ab89583e3983$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~685 debug messages>

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dclean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1610. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:47e94a6c9fbc9a8f3aa1d2a92f9e7c76c1ec64a7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1613. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~306 debug messages>

yosys [$paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:8bac2770fd0aeaf421d5cb288fee43569d3cf036$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1615. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:afc2e4f35cd6bb60c265bc8900b8a4e76b35d2b0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1616. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:0db496bbff17c8ac3291b57e9c9121184590025d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1618. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:d6bdc01d38c44feeed640888a48d6d8c3f0b3874$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:cba8472329b95bc2e20f677ca3ca475466f6b4c7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:2e0733d55f8660a60218038bbca84be33ebe08cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:9c5dcd4a82352e639607f03c646f0921b09c0509$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~919 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:f4e26492a0e17e55c15a9c1808eac39745d368b4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~696 debug messages>

yosys [$paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 225 unused cells and 18 unused wires.
Using template $paramod$constmap:fef1ccf6e6599ef9a8f846c48bf20ac860bb88be$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~865 debug messages>

yosys [$paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:d59d434a1b123ef69e3574f8dd480ad5ab172627$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~715 debug messages>

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 209 unused cells and 18 unused wires.
Using template $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~676 debug messages>

yosys [$paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194dclean -purge
Removed 211 unused cells and 18 unused wires.
Using template $paramod$constmap:4db5e8e113a8153bb604f6cbdb42c5984d77042d$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0fclean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:fc7a5e5bec7fd3333b89f89af08f1897c76f3c32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1643. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:3d8facbc666fb0347849a165524a09a9b54ba723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1644. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:26312adaa601aceceef16b844ac405f524c3b346$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1646. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~313 debug messages>

yosys [$paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 90 unused cells and 14 unused wires.
Using template $paramod$constmap:ea6e40929a1294647b3bfa57972681be1751355d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a62692369clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:1d9cf22b492786fe56784cf9cb374f4abba951a2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.1650. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.1651. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:51ce03752a508b45fbc127bee5a0c3a938bf3d93$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1652. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1653. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:ef5850fcbfe060c2260dc4ebfd5e30385a741858$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1654. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1655. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~770 debug messages>

yosys [$paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:3ba84a5854e1860b96098b162e4ef3fde3c43757$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1656. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1657. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:01656fe7c7f04d173876d8902f72103654a97410$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1658. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1659. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:c263a90a932322db7bb7e93957ccc1634bbfdf4f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1660. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1661. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~716 debug messages>

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1662. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1663. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:099672ca2401112843469b895878ceb0917897cd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1664. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1665. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 18 unused wires.
Using template $paramod$constmap:51a49f065ec8d4708c8615f36ac6eea9f874f982$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1666. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1667. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.1668. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.1669. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1670. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1671. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a7clean -purge
Removed 43 unused cells and 12 unused wires.
Using template $paramod$constmap:bcfee90b68a31c9ca27f953f444f81050997bbb5$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1672. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a62692369clean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:0a02a280f9e814a76b5553dda18669c6ecd1c979$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1674. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1675. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:96deb80fd68250bca2ca4511d23fa99309a4d9d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~763 debug messages>

yosys [$paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 256 unused cells and 17 unused wires.
Using template $paramod$constmap:ef314effec82596474c60cfc33e2653a148201a1$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:cd8e74b6cce62b0bc01a393757809cf7bac39190$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1680. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1681. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0fclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:3f3d8e6bd95eba61aae410333a410f6bc2b0ab17$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1682. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1683. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:24eb66fc30d465bc0b2feb6a27d4c9f655e4e08d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1684. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1685. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:5a48128a7f8f24668ac6d1457599245926a842f4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e68884b982446de1879cd5f1b11ae01d77fe222f$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~424 debug messages>

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1692. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1693. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 17 unused wires.
Using template $paramod$constmap:b647c778a085d75605b3c8af1a13b46640917c93$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1695. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1698. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:91194a4f94314040fd2414fd8e1a133581dc1a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1699. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1700. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~774 debug messages>

yosys [$paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:78c904cf5176ff22fbd6b3044e5a2e6897b08f13$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1701. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a62692369clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:607829672c894426db14b7c3cc95ca4b2a0ed79a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1712. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~470 debug messages>

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1713. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1714. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1715. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1716. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1717. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 16 unused wires.
Using template $paramod$constmap:c70001a85d3387e8aca3f839e63cb8d5bc285a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.59.1718. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.59.1719. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~691 debug messages>

yosys [$paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 204 unused cells and 17 unused wires.
Using template $paramod$constmap:8504dba92d313a034166cc3b27f35c388673bce3$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1720. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1721. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:61dd5840227b85209cd9e0f0b27c9642732937dc$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1722. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1723. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 17 unused wires.
Using template $paramod$constmap:eac7825322fcd346c49e3d6ce1f5c57ab8574307$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1724. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1725. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:f4e841efbea868d64f1143f0a47ab0db39f9fe00$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1726. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1727. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:83b215902a06bf2a8349f8c97bb77e60d52b9aa1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1728. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1729. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a62692369clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:92b43670a9ff1a65d2af2faed47b1d49c0d2c008$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1730. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1731. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1732. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1733. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0fclean -purge
Removed 292 unused cells and 16 unused wires.
Using template $paramod$constmap:a3957fb81c17099639fdffb11912720a20b93789$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1734. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1735. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~780 debug messages>

yosys [$paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a62692369clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:c517e77ef534be18ef99ff17e8c7fc99a0ccff88$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.1736. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.1737. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~678 debug messages>

yosys [$paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 184 unused cells and 17 unused wires.
Using template $paramod$constmap:187adda72b860ad0d2088276b33cae7329ea830d$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1738. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1739. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a62692369clean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:b9afc936bb987413507e8a7028c77c8087d7f78e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1740. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1741. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 285 unused cells and 17 unused wires.
Using template $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1742. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

yosys [$paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1743. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:49a7335fc79665c0f8e45bb4a82f420f3e5bf9f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1744. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1745. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:a768b519b6690dd8260d52cd8a42b8e8007c97bd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1746. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1747. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 15 unused wires.
Using template $paramod$constmap:b20e9cf6fb4e047393ab36b75cdb48f4d117a14e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1748. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1749. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:a4753a5c84953545052a1164b0f5fb07f81642cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1750. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1751. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 14 unused cells and 11 unused wires.
Using template $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1752. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1753. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1754. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1755. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:40c4c08099b01bb69e9ee70dc33e19c2d3611099$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1756. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1757. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:9b52bab59dd133908173e6b2065b25817f5da95f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1758. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1759. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:b9fd725f2cee4aa2506f382f07d93659a1d4f4b7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1760. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1761. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~760 debug messages>

yosys [$paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732fclean -purge
Removed 235 unused cells and 18 unused wires.
Using template $paramod$constmap:1f0d4429a91979f5e2ba9a0ada651ad6fbb4c09f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1762. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1763. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:3dc6f8b786556cae7b3348be54f32f271e75d86c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1764. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1765. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:a9fc501ba6541db73bb2c3cdd32cafaa11e175fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1766. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1767. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:3e53e1cf43f860af3771733747a1bfaa610786b9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1768. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1769. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~777 debug messages>

yosys [$paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:3d127e18cde5f7e861cbb3533365ed01682d8d4c$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1770. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1771. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:311561fb8c708145c41b1c4f83860ad8fd15add6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1772. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1773. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 18 unused wires.
Using template $paramod$constmap:e6bfc99d50e39ce824be23820ec466a3c3efbed7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1774. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1775. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 18 unused wires.
Using template $paramod$constmap:928ed92a5de8eefc2397aaeb74f1841bd99b0353$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1776. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1777. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:c090c6f89550c74c4de16717f98a5554040042b9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1778. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1779. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:0797144774ac79efc3c3fc3ff41834c7b75270e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1780. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1781. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732fclean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:22b9b6f4631125146a72ecfeed08e427a6e6dd90$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1782. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1783. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:2b2ae6acecfc93f938c26363f0247c013ea0dce2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1784. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1785. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:21d56145ff6aeccb838db3fa78be8608fca83598$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1786. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1787. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:eb000c22748edbf9f174de62951900ecdd9b0e48$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1788. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1789. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:6a1587e94e0fd70be07053b8eee13b941f6651f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1790. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1791. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:0d13edec1189b11689bb890e1d538905fe547f61$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1792. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1793. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 253 unused cells and 18 unused wires.
Using template $paramod$constmap:96cdf2235a4b8974eda4bdfea94d11d5d9c5db75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1794. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1795. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~772 debug messages>

yosys [$paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732fclean -purge
Removed 223 unused cells and 18 unused wires.
Using template $paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1796. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1797. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 18 unused wires.
Using template $paramod$constmap:6b5287cde7ca058887e9a0da84dce1bf207acc32$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1798. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1799. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:808d767435127a4459a2b9a59cad662cf21e9a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1800. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1801. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~317 debug messages>

yosys [$paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c720869clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:694469d4a088b3a71675ffe28ae2b1843962036a$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1802. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1803. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:029be31e60ca724e83a019cacde05850e70fd8d9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1804. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1805. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:92ca431504287fa3dc110b0b7748ef39eb730e15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1806. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1807. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:affe286bbdb37e05ed97317062171d3bb86a4f85$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1808. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1809. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:fba994fe0a018d369697740a4e1e621b9695fd87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1810. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1811. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:47594ba91d9374a2fda552cd841c50da67e4aa05$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1812. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1813. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:01b133ea195150662070c338a27b838e9f2b4796$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1814. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1815. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:f0048c7e940e3c3cce600c24b62defc06c25c23f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1816. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1817. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:269b5226005cbdd49960c54d1cceed14d18108a7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1818. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1819. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:326f3b2a87c30f8ac518c6eaf6cdc793dedc7692$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1820. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1821. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 17 unused wires.
Using template $paramod$constmap:1fd714458e2c060c46277322823a86386a2aa3ff$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1822. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1823. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:d376ffb1ddc6be1fea1d3fcecb26707afb810534$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1824. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1825. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:459df69f2305fa303c583ee8d2295140551d6e05$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1826. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1827. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~315 debug messages>

yosys [$paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:a751ab928735fa76220f9f78de5d6c5978517d75$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1828. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1829. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:6f63e19a4ac2ac93f5ecdcc267c2765e7027fe98$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1830. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1831. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:6a3de04af24c02b809b2650cba5bf1afe1e593a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1832. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1833. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:04dcbca86d0c9d2cd1d9bb75d0b5a12c50eb0080$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1834. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1835. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 292 unused cells and 18 unused wires.
Using template $paramod$constmap:35c43b43f629cb4bf0ea81ee1ca8708327e1f3cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1836. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1837. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 17 unused wires.
Using template $paramod$constmap:fb69ccdb6aa924a7df7dde08b98d25d4744972e2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1838. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1839. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:10883a9466a407c63286cb62a47209c042f122e0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1840. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1841. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~808 debug messages>

yosys [$paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:8e698c0d7511df2d2b9807479428b38767e24d20$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1842. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1843. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:0f16596db6e4e04557760988a001a73df165f3da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1844. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1845. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:6c6289a8a60378fc028fb42eba2ea3e449a35b75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1846. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1847. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:080febaa9d7cc15627b150c21fd5533023f66ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1848. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1849. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1850. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1851. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:f196e5bfa4d584e7528f70f08caf28d662de711f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1852. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1853. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:21fcd4b5d596d03730114101fa196c82068fb94f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1854. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1855. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1856. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1857. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 233 unused cells and 16 unused wires.
Using template $paramod$constmap:71f9e73c8b7ed8f075a208224f26d10f330109e2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1858. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1859. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:aaa46ced1cd6d31e2d7df962fff9b729ee4269ce$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1860. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1861. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0fclean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:5645cba73c901cfdfd82820f378cd20969a8b514$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1862. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1863. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:1fc70d5135080aa30be291556a97ddd9e408b310$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1864. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1865. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:fde7b5bc703221358ead972e32c8fc7f8136eb6f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1866. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1867. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1868. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1869. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:deb579da36c11b2edad86b37d656a9a9dcbc021d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1870. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1871. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 18 unused wires.
Using template $paramod$constmap:793b50eb1656c63e46146280e4b9ab5985ef6ae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1872. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1873. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~764 debug messages>

yosys [$paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:766be818de8cffd3f3f056f29376181d9c4a4bcb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1874. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1875. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:b8504ca0df62380d89373882bca16675d1de9c75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1876. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1877. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:bccea53d3c9ec3a015552f5f2f8509bd8923a8fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1878. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1879. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 18 unused wires.
Using template $paramod$constmap:57a4b63d40f59b54b8e02e39858b409d95c32bf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1880. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1881. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:0888cd6afdb539ac88f5465b1c9c47657204cf26$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1882. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1883. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1884. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1885. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:0bd2f6a8abf593cdc661629aa9cf783e09741d1d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1886. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1887. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 18 unused wires.
Using template $paramod$constmap:e7fea9af55c1747c40c0fa56a1aae90b9a583d32$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1888. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1889. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~802 debug messages>

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848clean -purge
Removed 209 unused cells and 17 unused wires.
Using template $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1890. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1891. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 306 unused cells and 17 unused wires.
Using template $paramod$constmap:f0411ac04dbc6d4d9ae939ecdf1f7fc040d58ce0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1892. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1893. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:00cb1fc9a28d969e3b79aab7f221a6c8baa531aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1894. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1895. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:4a68f73e640784b5b13848b4a7b2390e7759eae2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1896. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1897. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0fclean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:a6ad824daccd693e7f7e64bac0d60eafc0cb0abf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
Creating constmapped module `$paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123opt_muxtree

3.59.1898. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123opt_expr -mux_undef -mux_bool -fine

3.59.1899. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~203 debug messages>

yosys [$paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123clean -purge
Removed 58 unused cells and 15 unused wires.
Using template $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1900. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1901. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185clean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:a1ce5cc79c848ed7502419aec52602a081a64f81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1902. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1903. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:7640b145ca7b998d052dba5fa032a40ee39f0d39$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1904. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1905. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 16 unused wires.
Using template $paramod$constmap:8581bc314096834e430c2d87f6956e95678a8f47$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1906. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1907. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:46994ebdc697f5a2aae0b969162f52f860ae0f3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1908. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1909. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~771 debug messages>

yosys [$paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848clean -purge
Removed 231 unused cells and 16 unused wires.
Using template $paramod$constmap:4ee175c59f714eb583d1a452fb87677a8505be61$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1910. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1911. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 15 unused wires.
Using template $paramod$constmap:688000c6bbaebf470e7580d3711d5626c84b657b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1912. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1913. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 81 unused cells and 14 unused wires.
Using template $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1914. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1915. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1916. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1917. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:e337de158a507808cb7626ae501be4839d61e09c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.1918. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.1919. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 86 unused cells and 14 unused wires.
Using template $paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1920. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1921. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1922. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1923. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:ddd412db62cba5e68e4acb419e5de7c7c9066849$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1924. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1925. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~371 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 16 unused wires.
Using template $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1926. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1927. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:caf878ec7ecac3bdfa0ac9e05b246b3b499c21ad$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1928. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1929. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:c1164658cc15b6429ddbae071f40b18cbe2a7f0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1930. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1931. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1932. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1933. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:55dfdbb9371d47df17c7da8b494c68169017b37e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1934. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1935. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:372939c695b01578d2c2ab126c83eba3cd98e31d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1936. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1937. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:2ceefc6a5a148646da28fd54519660d3a726431e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1938. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

yosys [$paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1939. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:8497af1375d82f30f8ad6e892ec32fcd5c391a36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1940. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1941. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:e9bddb05d7af45fc0fda407ba884bd10ff832d1f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1942. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1943. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~926 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
Creating constmapped module `$paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3bopt_muxtree

3.59.1944. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

yosys [$paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3bopt_expr -mux_undef -mux_bool -fine

3.59.1945. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~41 debug messages>

yosys [$paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3bclean -purge
Removed 10 unused cells and 12 unused wires.
Using template $paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1946. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1947. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~982 debug messages>

yosys [$paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 159 unused cells and 16 unused wires.
Using template $paramod$constmap:55aec967b731ba1dbd709063db7e5a7a602bdc79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1948. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1949. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:35aa45d623b7db8cc7b658ced61f54e61946abc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1950. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1951. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:35bf40590604b492b9ca0c81e97514663fad6122$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1952. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1953. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:ebd34465eb7184a79d2a92606704ce344afbf674$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1954. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1955. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:dcc9df74debac158c57786ca687efdb1cda84af5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1956. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1957. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1958. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1959. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:b86b6b8f1e24abb2c5a9f74cd771a00381a40155$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1960. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1961. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:d152d1005031f27191b8a14888c704980762d5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1962. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1963. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:1c1da4b4352c1abf3665709c60188d32a0fe0ff4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1964. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1965. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:d9ea6e9dadf6f36dc1d5bf246d59dae1584b5b43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1966. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1967. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 14 unused wires.
Using template $paramod$constmap:55b749505a983e18342a610bcfdea70b688ac93a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1968. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1969. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 18 unused wires.
Using template $paramod$constmap:cbaf30e7506715760c919e4a49b94ff16a104c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1970. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1971. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 16 unused wires.
Using template $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~2 debug messages>

yosys> stat

3.60. Printing statistics.

=== clma ===

   Number of wires:              24364
   Number of wire bits:         5559877
   Number of public wires:        2928
   Number of public wire bits:    2928
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              36181
     $_DFF_P_                       33
     $_MUX_                      27458
     $_NOT_                       8623
     $_OR_                          67


yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
<suppressed ~65172 debug messages>
Removed a total of 21724 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 14624 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
<suppressed ~2756 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 1135 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
<suppressed ~2114 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  11619 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 11619 gates and 11682 wires to a netlist network with 61 inputs and 67 outputs.

3.94.2.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  1901 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1901 gates and 1936 wires to a netlist network with 35 inputs and 36 outputs.

3.95.2.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  1690 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1690 gates and 1725 wires to a netlist network with 35 inputs and 36 outputs.

3.96.2.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  1629 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 1629 gates and 1664 wires to a netlist network with 35 inputs and 36 outputs.

3.97.2.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45926 ($_DFF_P_) from module clma (D = $abc$45925$Pi20, Q = $abc$45925$lo00).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45952 ($_DFF_P_) from module clma (D = $abc$45925$Pi23, Q = $abc$45925$lo26).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45951 ($_DFF_P_) from module clma (D = $abc$45925$Pi24, Q = $abc$45925$lo25).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45943 ($_DFF_P_) from module clma (D = $abc$45925$Pi20, Q = $abc$45925$lo17).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45930 ($_DFF_P_) from module clma (D = $abc$45925$Pi23, Q = $abc$45925$lo04).
Adding EN signal on $abc$45925$auto$blifparse.cc:362:parse_blif$45929 ($_DFF_P_) from module clma (D = $abc$45925$Pi24, Q = $abc$45925$lo03).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 6 unused cells and 13592 unused wires.
<suppressed ~2468 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_muxtree

3.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.111. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.115. Executing BMUXMAP pass.

yosys> demuxmap

3.116. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_I3G3VK/abc_tmp_1.scr

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Extracted 1549 gates and 1611 wires to a netlist network with 62 inputs and 59 outputs.

3.117.1.1. Executing ABC.
DE:   #PIs =  62  #Luts =   554  Max Lvl =   7  Avg Lvl =   2.41  [   0.05 sec. at Pass 0]{firstMap}
DE:   #PIs =  62  #Luts =   271  Max Lvl =  12  Avg Lvl =   3.24  [   2.63 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  62  #Luts =   263  Max Lvl =  11  Avg Lvl =   3.17  [   0.35 sec. at Pass 2]{map}
DE:   #PIs =  62  #Luts =   235  Max Lvl =  11  Avg Lvl =   3.12  [   0.93 sec. at Pass 3]{postMap}
DE:   #PIs =  62  #Luts =   227  Max Lvl =  10  Avg Lvl =   3.10  [   0.96 sec. at Pass 4]{map}
DE:   #PIs =  62  #Luts =   208  Max Lvl =  11  Avg Lvl =   3.12  [   1.55 sec. at Pass 5]{postMap}
DE:   #PIs =  62  #Luts =   202  Max Lvl =  13  Avg Lvl =   3.14  [   0.75 sec. at Pass 6]{map}
DE:   #PIs =  62  #Luts =   180  Max Lvl =  11  Avg Lvl =   3.08  [   1.08 sec. at Pass 7]{postMap}
DE:   #PIs =  62  #Luts =   178  Max Lvl =  12  Avg Lvl =   3.19  [   0.62 sec. at Pass 8]{map}
DE:   #PIs =  62  #Luts =   170  Max Lvl =  12  Avg Lvl =   3.17  [   0.95 sec. at Pass 9]{postMap}
DE:   #PIs =  62  #Luts =   170  Max Lvl =  11  Avg Lvl =   3.15  [   0.51 sec. at Pass 10]{map}
DE:   #PIs =  62  #Luts =   163  Max Lvl =  11  Avg Lvl =   3.05  [   0.75 sec. at Pass 11]{postMap}
DE:   #PIs =  62  #Luts =   161  Max Lvl =  11  Avg Lvl =   3.10  [   0.44 sec. at Pass 12]{map}
DE:   #PIs =  62  #Luts =   159  Max Lvl =  10  Avg Lvl =   3.08  [   0.54 sec. at Pass 13]{postMap}
DE:   #PIs =  62  #Luts =   157  Max Lvl =  10  Avg Lvl =   3.03  [   0.39 sec. at Pass 14]{map}
DE:   #PIs =  62  #Luts =   155  Max Lvl =  10  Avg Lvl =   2.98  [   0.46 sec. at Pass 15]{postMap}
DE:   #PIs =  62  #Luts =   155  Max Lvl =  10  Avg Lvl =   2.98  [   0.26 sec. at Pass 16]{map}
DE:   #PIs =  62  #Luts =   152  Max Lvl =  12  Avg Lvl =   3.12  [   0.48 sec. at Pass 17]{postMap}
DE:   #PIs =  62  #Luts =   151  Max Lvl =  10  Avg Lvl =   3.00  [   0.26 sec. at Pass 18]{map}
DE:   #PIs =  62  #Luts =   151  Max Lvl =  10  Avg Lvl =   3.00  [   0.45 sec. at Pass 19]{postMap}
DE:   #PIs =  62  #Luts =   151  Max Lvl =  10  Avg Lvl =   3.00  [   0.26 sec. at Pass 20]{map}
DE:   #PIs =  62  #Luts =   150  Max Lvl =  10  Avg Lvl =   3.02  [   1.00 sec. at Pass 21]{postMap}
DE:   #PIs =  62  #Luts =   148  Max Lvl =  11  Avg Lvl =   3.05  [   0.76 sec. at Pass 22]{map}
DE:   #PIs =  62  #Luts =   147  Max Lvl =  10  Avg Lvl =   3.02  [   1.14 sec. at Pass 23]{postMap}
DE:   #PIs =  62  #Luts =   147  Max Lvl =  10  Avg Lvl =   3.02  [   0.70 sec. at Pass 24]{map}
DE:   #PIs =  62  #Luts =   145  Max Lvl =  10  Avg Lvl =   3.05  [   1.05 sec. at Pass 25]{postMap}
DE:   #PIs =  62  #Luts =   145  Max Lvl =  10  Avg Lvl =   3.05  [   0.74 sec. at Pass 26]{map}
DE:   #PIs =  62  #Luts =   145  Max Lvl =   8  Avg Lvl =   2.98  [   1.06 sec. at Pass 27]{postMap}
DE:   #PIs =  62  #Luts =   145  Max Lvl =   8  Avg Lvl =   2.98  [   0.80 sec. at Pass 28]{map}
DE:   #PIs =  62  #Luts =   145  Max Lvl =   8  Avg Lvl =   2.98  [   1.32 sec. at Pass 29]{postMap}
DE:   #PIs =  62  #Luts =   144  Max Lvl =   9  Avg Lvl =   2.98  [   0.70 sec. at Pass 30]{map}
DE:   #PIs =  62  #Luts =   144  Max Lvl =   9  Avg Lvl =   2.98  [   1.05 sec. at Pass 31]{postMap}
DE:   #PIs =  62  #Luts =   144  Max Lvl =   9  Avg Lvl =   2.98  [   0.65 sec. at Pass 32]{map}
DE:   #PIs =  62  #Luts =   144  Max Lvl =   9  Avg Lvl =   2.98  [   0.69 sec. at Pass 33]{postMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   1.58 sec. at Pass 34]{pushMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.50 sec. at Pass 35]{map}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.64 sec. at Pass 36]{postMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.47 sec. at Pass 37]{map}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   2.13 sec. at Pass 38]{pushMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.17 sec. at Pass 39]{finalMap}

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.123. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.124. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 1611 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.127. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.128. Printing statistics.

=== clma ===

   Number of wires:                601
   Number of wire bits:            601
   Number of public wires:         467
   Number of public wire bits:     467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $_DFFE_PN_                      6
     $_DFF_P_                       21
     $lut                          143


yosys> shregmap -minlen 8 -maxlen 20

3.129. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.130. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.131. Printing statistics.

=== clma ===

   Number of wires:                601
   Number of wire bits:            601
   Number of public wires:         467
   Number of public wire bits:     467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $_DFFE_PP0N_                    6
     $_DFF_P_                       21
     $lut                          143


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.132. Executing TECHMAP pass (map to technology primitives).

3.132.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.132.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.132.3. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~318 debug messages>

yosys> opt_expr -mux_undef

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
<suppressed ~3825 debug messages>

yosys> simplemap

3.134. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
<suppressed ~1209 debug messages>
Removed a total of 403 cells.

yosys> opt_dff -nodffe -nosdff

3.137. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 364 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
<suppressed ~88 debug messages>

yosys> opt_merge -nomux

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.145. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_I3G3VK/abc_tmp_2.scr

3.148. Executing ABC pass (technology mapping using ABC).

3.148.1. Extracting gate netlist of module `\clma' to `<abc-temp-dir>/input.blif'..
Extracted 629 gates and 693 wires to a netlist network with 62 inputs and 59 outputs.

3.148.1.1. Executing ABC.
DE:   #PIs =  62  #Luts =   144  Max Lvl =   8  Avg Lvl =   2.34  [   0.10 sec. at Pass 0]{firstMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.63 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.16 sec. at Pass 2]{map}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.32 sec. at Pass 3]{postMap}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.23 sec. at Pass 4]{map}
DE:   #PIs =  62  #Luts =   143  Max Lvl =   9  Avg Lvl =   3.02  [   0.48 sec. at Pass 5]{postMap}
DE:   #PIs =  62  #Luts =   139  Max Lvl =   9  Avg Lvl =   3.03  [   1.60 sec. at Pass 6]{pushMap}
DE:   #PIs =  62  #Luts =   139  Max Lvl =   9  Avg Lvl =   3.03  [   0.73 sec. at Pass 7]{map}
DE:   #PIs =  62  #Luts =   139  Max Lvl =   9  Avg Lvl =   3.03  [   1.19 sec. at Pass 8]{postMap}
DE:   #PIs =  62  #Luts =   139  Max Lvl =   9  Avg Lvl =   3.03  [   0.67 sec. at Pass 9]{map}
DE:   #PIs =  62  #Luts =   139  Max Lvl =   9  Avg Lvl =   3.03  [   2.21 sec. at Pass 10]{pushMap}
DE:   #PIs =  62  #Luts =   138  Max Lvl =   9  Avg Lvl =   3.02  [   0.34 sec. at Pass 11]{finalMap}

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.

yosys> opt_merge -nomux

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clma.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clma'.
Removed a total of 0 cells.

yosys> opt_share

3.154. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.155. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 574 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module clma.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.158. Executing HIERARCHY pass (managing design hierarchy).

3.158.1. Analyzing design hierarchy..
Top module:  \clma

3.158.2. Analyzing design hierarchy..
Top module:  \clma
Removed 0 unused modules.

yosys> stat

3.159. Printing statistics.

=== clma ===

   Number of wires:                596
   Number of wire bits:            596
   Number of public wires:         467
   Number of public wire bits:     467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $lut                          138
     dffsre                         27


yosys> opt_clean -purge

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clma..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.161. Executing Verilog backend.
Dumping module `\clma'.

Warnings: 2495 unique messages, 2495 total
End of script. Logfile hash: d5cd7ec558, CPU: user 218.79s system 3.44s, MEM: 1160.60 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 49% 6x abc (213 sec), 34% 953x clean (148 sec), ...
real 292.40
user 410.95
sys 24.00
