read -sv run_verilog_mid/adder_32b_10_87_0f3cde8d95db20832a68aeb6092cc916.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_87_0f3cde8d95db20832a68aeb6092cc916_yosys.v
