#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000130338db680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000013033e63850 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 3 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_0000013033902360 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000100000>;
P_0000013033902398 .param/l "BTB_ENTRIES" 0 3 10, +C4<00000000000000000000000000100000>;
P_00000130339023d0 .param/l "CHOOSER_SIZE" 0 3 16, +C4<00000000000000000001000000000000>;
P_0000013033902408 .param/l "GHR_WIDTH" 0 3 12, +C4<00000000000000000000000000001010>;
P_0000013033902440 .param/l "GLOBAL_PHT_SIZE" 0 3 15, +C4<00000000000000000001000000000000>;
P_0000013033902478 .param/l "LOCAL_BHT_SIZE" 0 3 13, +C4<00000000000000000000000100000000>;
P_00000130339024b0 .param/l "LOCAL_PHT_SIZE" 0 3 14, +C4<00000000000000000000010000000000>;
P_00000130339024e8 .param/l "OPCODE_BRANCH" 1 3 62, C4<1100011>;
P_0000013033902520 .param/l "OPCODE_JAL" 1 3 63, C4<1101111>;
P_0000013033902558 .param/l "OPCODE_JALR" 1 3 64, C4<1100111>;
P_0000013033902590 .param/l "RAS_DEPTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_00000130339025c8 .param/l "STRONGLY_GLOBAL" 1 3 61, C4<11>;
P_0000013033902600 .param/l "STRONGLY_LOCAL" 1 3 58, C4<00>;
P_0000013033902638 .param/l "STRONGLY_NOT_TAKEN" 1 3 54, C4<00>;
P_0000013033902670 .param/l "STRONGLY_TAKEN" 1 3 57, C4<11>;
P_00000130339026a8 .param/l "WEAKLY_GLOBAL" 1 3 60, C4<10>;
P_00000130339026e0 .param/l "WEAKLY_LOCAL" 1 3 59, C4<01>;
P_0000013033902718 .param/l "WEAKLY_NOT_TAKEN" 1 3 55, C4<01>;
P_0000013033902750 .param/l "WEAKLY_TAKEN" 1 3 56, C4<10>;
L_0000013033e4d730 .functor BUFZ 1, L_0000013033f0e7d0, C4<0>, C4<0>, C4<0>;
L_0000013033e4d650 .functor OR 1, L_0000013033f0ea50, L_0000013033f0e690, C4<0>, C4<0>;
L_0000013033e4dc00 .functor OR 1, L_0000013033f0e870, L_0000013033f0e910, C4<0>, C4<0>;
L_0000013033e4cfc0 .functor AND 1, L_0000013033e4dc00, L_0000013033e4d650, C4<1>, C4<1>;
L_0000013033e4dea0 .functor AND 1, L_0000013033f0e910, L_0000013033f0ecd0, C4<1>, C4<1>;
L_0000013033e4d0a0 .functor AND 1, L_0000013033e4dea0, L_0000013033f0e9b0, C4<1>, C4<1>;
L_0000013033e4d960 .functor AND 1, L_0000013033f07110, L_0000013033f07d90, C4<1>, C4<1>;
L_0000013033e4cc40 .functor BUFZ 32, L_0000013033f08010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4dc70 .functor BUFZ 1, L_0000013033f08c90, C4<0>, C4<0>, C4<0>;
L_0000013033e4ccb0 .functor BUFZ 1, L_0000013033f081f0, C4<0>, C4<0>, C4<0>;
L_0000013033e4d110 .functor BUFZ 10, L_0000013033f086f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000013033e4ce70 .functor XOR 12, L_0000013033f092d0, L_0000013033f071b0, C4<000000000000>, C4<000000000000>;
L_0000013033e4df80 .functor BUFZ 2, L_0000013033f09050, C4<00>, C4<00>, C4<00>;
L_0000013033f0f300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000013033e4cee0 .functor XNOR 1, L_0000013033f088d0, L_0000013033f0f300, C4<0>, C4<0>;
L_0000013033e4cd20 .functor BUFZ 10, L_0000013033f09410, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000013033e4d9d0 .functor XOR 12, L_0000013033f07070, L_0000013033f08f10, C4<000000000000>, C4<000000000000>;
L_0000013033f0eda8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000013033e39950_0 .net/2u *"_ivl_0", 6 0, L_0000013033f0eda8;  1 drivers
v0000013033e39d10_0 .net *"_ivl_100", 6 0, L_0000013033f08290;  1 drivers
L_0000013033f0f150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033e39f90_0 .net *"_ivl_103", 1 0, L_0000013033f0f150;  1 drivers
v0000013033e3a0d0_0 .net *"_ivl_108", 9 0, L_0000013033f086f0;  1 drivers
v0000013033e14630_0 .net *"_ivl_110", 9 0, L_0000013033f08a10;  1 drivers
L_0000013033f0f198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033e15cb0_0 .net *"_ivl_113", 1 0, L_0000013033f0f198;  1 drivers
v0000013033e152b0_0 .net *"_ivl_116", 1 0, L_0000013033f07570;  1 drivers
v0000013033e14270_0 .net *"_ivl_118", 11 0, L_0000013033f08510;  1 drivers
L_0000013033f0f1e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033e14310_0 .net *"_ivl_121", 1 0, L_0000013033f0f1e0;  1 drivers
L_0000013033f0f228 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0000013033e155d0_0 .net *"_ivl_127", 1 0, L_0000013033f0f228;  1 drivers
v0000013033e15670_0 .net *"_ivl_129", 9 0, L_0000013033f076b0;  1 drivers
v0000013033e15710_0 .net *"_ivl_131", 11 0, L_0000013033f071b0;  1 drivers
v0000013033dc8eb0_0 .net *"_ivl_134", 1 0, L_0000013033f08fb0;  1 drivers
v0000013033dc9090_0 .net *"_ivl_136", 13 0, L_0000013033f07ed0;  1 drivers
L_0000013033f0f270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033dc9bd0_0 .net *"_ivl_139", 1 0, L_0000013033f0f270;  1 drivers
L_0000013033f0ee80 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000013033dc9c70_0 .net/2u *"_ivl_14", 4 0, L_0000013033f0ee80;  1 drivers
v000001303390d7c0_0 .net *"_ivl_144", 1 0, L_0000013033f09050;  1 drivers
v000001303390db80_0 .net *"_ivl_146", 13 0, L_0000013033f06f30;  1 drivers
L_0000013033f0f2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033ec83a0_0 .net *"_ivl_149", 1 0, L_0000013033f0f2b8;  1 drivers
v0000013033ec89e0_0 .net *"_ivl_153", 0 0, L_0000013033f088d0;  1 drivers
v0000013033ec9d40_0 .net/2u *"_ivl_154", 0 0, L_0000013033f0f300;  1 drivers
v0000013033ec9340_0 .net *"_ivl_156", 0 0, L_0000013033e4cee0;  1 drivers
v0000013033ec9f20_0 .net *"_ivl_160", 31 0, L_0000013033f08790;  1 drivers
L_0000013033f0f348 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec95c0_0 .net *"_ivl_163", 27 0, L_0000013033f0f348;  1 drivers
L_0000013033f0f390 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec9e80_0 .net/2u *"_ivl_164", 31 0, L_0000013033f0f390;  1 drivers
v0000013033ec9b60_0 .net *"_ivl_166", 0 0, L_0000013033f08330;  1 drivers
v0000013033ec8440_0 .net *"_ivl_168", 31 0, L_0000013033f07e30;  1 drivers
v0000013033ec8580_0 .net *"_ivl_170", 32 0, L_0000013033f072f0;  1 drivers
L_0000013033f0f3d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec90c0_0 .net *"_ivl_173", 28 0, L_0000013033f0f3d8;  1 drivers
L_0000013033f0f420 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013033ec9980_0 .net/2u *"_ivl_174", 32 0, L_0000013033f0f420;  1 drivers
v0000013033ec93e0_0 .net *"_ivl_176", 32 0, L_0000013033f09550;  1 drivers
L_0000013033f0eec8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000013033ec8f80_0 .net/2u *"_ivl_18", 4 0, L_0000013033f0eec8;  1 drivers
v0000013033ec9520_0 .net *"_ivl_180", 31 0, L_0000013033f083d0;  1 drivers
L_0000013033f0f468 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec9a20_0 .net *"_ivl_183", 27 0, L_0000013033f0f468;  1 drivers
L_0000013033f0f4b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec8260_0 .net/2u *"_ivl_184", 31 0, L_0000013033f0f4b0;  1 drivers
v0000013033ec9de0_0 .net *"_ivl_197", 24 0, L_0000013033f094b0;  1 drivers
v0000013033eca240_0 .net *"_ivl_20", 0 0, L_0000013033f0ea50;  1 drivers
L_0000013033f0f4f8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec84e0_0 .net *"_ivl_201", 6 0, L_0000013033f0f4f8;  1 drivers
v0000013033ec8620_0 .net *"_ivl_202", 9 0, L_0000013033f09410;  1 drivers
v0000013033eca420_0 .net *"_ivl_204", 9 0, L_0000013033f07390;  1 drivers
L_0000013033f0f540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033ec9fc0_0 .net *"_ivl_207", 1 0, L_0000013033f0f540;  1 drivers
v0000013033ec86c0_0 .net *"_ivl_211", 8 0, L_0000013033f08650;  1 drivers
L_0000013033f0f588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013033ec9660_0 .net/2u *"_ivl_212", 0 0, L_0000013033f0f588;  1 drivers
L_0000013033f0f5d0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0000013033eca060_0 .net *"_ivl_217", 1 0, L_0000013033f0f5d0;  1 drivers
v0000013033ec9160_0 .net *"_ivl_219", 9 0, L_0000013033f08470;  1 drivers
L_0000013033f0ef10 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0000013033eca4c0_0 .net/2u *"_ivl_22", 4 0, L_0000013033f0ef10;  1 drivers
v0000013033ec8760_0 .net *"_ivl_221", 11 0, L_0000013033f08f10;  1 drivers
v0000013033eca100_0 .net *"_ivl_24", 0 0, L_0000013033f0e690;  1 drivers
v0000013033eca740_0 .net *"_ivl_29", 0 0, L_0000013033e4dc00;  1 drivers
v0000013033ec9020_0 .net *"_ivl_33", 0 0, L_0000013033e4dea0;  1 drivers
L_0000013033f0ef58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013033eca7e0_0 .net/2u *"_ivl_34", 4 0, L_0000013033f0ef58;  1 drivers
v0000013033eca560_0 .net *"_ivl_36", 0 0, L_0000013033f0e9b0;  1 drivers
L_0000013033f0edf0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000013033eca380_0 .net/2u *"_ivl_4", 6 0, L_0000013033f0edf0;  1 drivers
v0000013033ec8940_0 .net *"_ivl_41", 0 0, L_0000013033f0e730;  1 drivers
v0000013033ec98e0_0 .net *"_ivl_42", 10 0, L_0000013033f0eaf0;  1 drivers
v0000013033eca1a0_0 .net *"_ivl_45", 0 0, L_0000013033f0eb90;  1 drivers
v0000013033eca880_0 .net *"_ivl_47", 7 0, L_0000013033f07930;  1 drivers
v0000013033ec97a0_0 .net *"_ivl_49", 0 0, L_0000013033f09370;  1 drivers
v0000013033ec9700_0 .net *"_ivl_51", 9 0, L_0000013033f08b50;  1 drivers
L_0000013033f0efa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013033ec9200_0 .net/2u *"_ivl_52", 0 0, L_0000013033f0efa0;  1 drivers
v0000013033ec8a80_0 .net *"_ivl_61", 24 0, L_0000013033f08dd0;  1 drivers
L_0000013033f0efe8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000013033ec8e40_0 .net *"_ivl_65", 6 0, L_0000013033f0efe8;  1 drivers
v0000013033ec8b20_0 .net *"_ivl_66", 0 0, L_0000013033f07110;  1 drivers
v0000013033ec8d00_0 .net *"_ivl_68", 6 0, L_0000013033f08150;  1 drivers
L_0000013033f0f030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033ec8bc0_0 .net *"_ivl_71", 1 0, L_0000013033f0f030;  1 drivers
v0000013033ec8120_0 .net *"_ivl_72", 31 0, L_0000013033f07bb0;  1 drivers
v0000013033eca2e0_0 .net *"_ivl_74", 6 0, L_0000013033f07b10;  1 drivers
L_0000013033f0f078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033ec9840_0 .net *"_ivl_77", 1 0, L_0000013033f0f078;  1 drivers
v0000013033eca600_0 .net *"_ivl_78", 0 0, L_0000013033f07d90;  1 drivers
L_0000013033f0ee38 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000013033ec8800_0 .net/2u *"_ivl_8", 6 0, L_0000013033f0ee38;  1 drivers
v0000013033ec88a0_0 .net *"_ivl_82", 31 0, L_0000013033f08010;  1 drivers
v0000013033ec8c60_0 .net *"_ivl_84", 6 0, L_0000013033f08d30;  1 drivers
L_0000013033f0f0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033ec92a0_0 .net *"_ivl_87", 1 0, L_0000013033f0f0c0;  1 drivers
v0000013033ec9ac0_0 .net *"_ivl_90", 0 0, L_0000013033f08c90;  1 drivers
v0000013033ec9480_0 .net *"_ivl_92", 6 0, L_0000013033f08e70;  1 drivers
L_0000013033f0f108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033eca6a0_0 .net *"_ivl_95", 1 0, L_0000013033f0f108;  1 drivers
v0000013033ec9c00_0 .net *"_ivl_98", 0 0, L_0000013033f081f0;  1 drivers
o0000013033e80ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ec81c0_0 .net "branch_is_call", 0 0, o0000013033e80ef8;  0 drivers
o0000013033e80f28 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ec8da0_0 .net "branch_is_cond", 0 0, o0000013033e80f28;  0 drivers
o0000013033e80f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ec8300_0 .net "branch_is_return", 0 0, o0000013033e80f58;  0 drivers
o0000013033e80f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ec9ca0_0 .net "branch_mispredict", 0 0, o0000013033e80f88;  0 drivers
o0000013033e80fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ec8ee0_0 .net "branch_pc", 31 0, o0000013033e80fb8;  0 drivers
o0000013033e80fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ecbdc0_0 .net "branch_taken", 0 0, o0000013033e80fe8;  0 drivers
o0000013033e81018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ecb460_0 .net "branch_target", 31 0, o0000013033e81018;  0 drivers
o0000013033e81048 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ecbbe0_0 .net "branch_valid", 0 0, o0000013033e81048;  0 drivers
v0000013033ecaec0_0 .net "btb_hit", 0 0, L_0000013033e4d960;  1 drivers
v0000013033ecaa60_0 .net "btb_index", 4 0, L_0000013033f08ab0;  1 drivers
v0000013033ecb320 .array "btb_is_call", 31 0, 0 0;
v0000013033ecb0a0 .array "btb_is_ret", 31 0, 0 0;
v0000013033ecb780_0 .net "btb_pc_tag", 31 0, L_0000013033f07750;  1 drivers
v0000013033ecb500_0 .net "btb_predicted_call", 0 0, L_0000013033e4dc70;  1 drivers
v0000013033eca920_0 .net "btb_predicted_ret", 0 0, L_0000013033e4ccb0;  1 drivers
v0000013033ecbd20_0 .net "btb_predicted_target", 31 0, L_0000013033e4cc40;  1 drivers
v0000013033ecbc80 .array "btb_tag", 31 0, 31 0;
v0000013033ecab00 .array "btb_target", 31 0, 31 0;
v0000013033ecaba0 .array "btb_valid", 31 0, 0 0;
v0000013033ecba00 .array "chooser", 4095 0, 1 0;
v0000013033ecb820_0 .net "chooser_idx", 11 0, L_0000013033f06df0;  1 drivers
v0000013033ecb8c0_0 .net "chooser_state", 1 0, L_0000013033e4df80;  1 drivers
o0000013033e811f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ecac40_0 .net "clk", 0 0, o0000013033e811f8;  0 drivers
o0000013033e81228 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000013033ecb280_0 .net "funct3", 2 0, o0000013033e81228;  0 drivers
v0000013033ecbaa0_0 .var "ghr", 9 0;
v0000013033ecbb40_0 .net "ghr_shifted", 9 0, L_0000013033f080b0;  1 drivers
v0000013033eca9c0_0 .net "global_idx", 11 0, L_0000013033e4ce70;  1 drivers
v0000013033ecb960_0 .net "global_pc_idx", 11 0, L_0000013033f092d0;  1 drivers
v0000013033ecb5a0 .array "global_pht", 4095 0, 1 0;
v0000013033ecbe60_0 .net "global_pred", 0 0, L_0000013033f07250;  1 drivers
v0000013033ecb640_0 .var/i "i", 31 0;
v0000013033ecb000_0 .net "if_is_call", 0 0, L_0000013033e4cfc0;  1 drivers
v0000013033ecace0_0 .net "if_is_return", 0 0, L_0000013033e4d0a0;  1 drivers
o0000013033e813d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ecb3c0_0 .net "instr", 31 0, o0000013033e813d8;  0 drivers
v0000013033ecb6e0_0 .net "is_branch", 0 0, L_0000013033f0e7d0;  1 drivers
v0000013033ecbf00_0 .net "is_conditional", 0 0, L_0000013033e4d730;  1 drivers
v0000013033ecbfa0_0 .net "is_jal", 0 0, L_0000013033f0e870;  1 drivers
v0000013033ecad80_0 .net "is_jalr", 0 0, L_0000013033f0e910;  1 drivers
v0000013033ecae20_0 .net "jal_imm", 31 0, L_0000013033f090f0;  1 drivers
v0000013033ecaf60_0 .net "jal_target", 31 0, L_0000013033f08bf0;  1 drivers
v0000013033ecb140_0 .net "link_reg", 0 0, L_0000013033e4d650;  1 drivers
v0000013033ecb1e0 .array "local_bht", 255 0, 9 0;
v0000013033e77440_0 .net "local_bht_idx", 7 0, L_0000013033f07610;  1 drivers
v0000013033e78020 .array "local_pht", 1023 0, 1 0;
v0000013033e77120_0 .net "local_pht_idx", 9 0, L_0000013033e4d110;  1 drivers
v0000013033e76680_0 .net "local_pred", 0 0, L_0000013033f079d0;  1 drivers
o0000013033e815e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000013033e76720_0 .net "opcode", 6 0, o0000013033e815e8;  0 drivers
o0000013033e81618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e76540_0 .net "pc", 31 0, o0000013033e81618;  0 drivers
o0000013033e81648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e76040_0 .net "pc_plus4", 31 0, o0000013033e81648;  0 drivers
v0000013033e780c0_0 .var "predict_taken", 0 0;
v0000013033e765e0_0 .var "predict_target", 31 0;
v0000013033e76360_0 .var "predict_valid", 0 0;
v0000013033e76ea0_0 .net "ra_reg", 0 0, L_0000013033f0ecd0;  1 drivers
v0000013033e77620_0 .var "ras_ptr", 3 0;
v0000013033e77260 .array "ras_stack", 15 0, 31 0;
v0000013033e75dc0_0 .net "ras_top", 31 0, L_0000013033f06e90;  1 drivers
v0000013033e774e0_0 .net "ras_valid", 0 0, L_0000013033f077f0;  1 drivers
o0000013033e817c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013033e77c60_0 .net "rd", 4 0, o0000013033e817c8;  0 drivers
o0000013033e817f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013033e78160_0 .net "rs1", 4 0, o0000013033e817f8;  0 drivers
o0000013033e81828 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e77da0_0 .net "rst_n", 0 0, o0000013033e81828;  0 drivers
v0000013033e78480_0 .net "tournament_pred", 0 0, L_0000013033f07a70;  1 drivers
v0000013033e776c0_0 .net "upd_btb_idx", 4 0, L_0000013033f07c50;  1 drivers
v0000013033e76180_0 .net "upd_btb_tag", 31 0, L_0000013033f07cf0;  1 drivers
v0000013033e77580_0 .net "upd_chooser_idx", 11 0, L_0000013033f07890;  1 drivers
v0000013033e76d60_0 .net "upd_global_idx", 11 0, L_0000013033e4d9d0;  1 drivers
v0000013033e767c0_0 .net "upd_global_pc_idx", 11 0, L_0000013033f07070;  1 drivers
v0000013033e76220_0 .net "upd_local_bht_idx", 7 0, L_0000013033f08830;  1 drivers
v0000013033e778a0_0 .net "upd_local_pht_idx", 9 0, L_0000013033e4cd20;  1 drivers
E_0000013033def940/0 .event negedge, v0000013033e77da0_0;
E_0000013033def940/1 .event posedge, v0000013033ecac40_0;
E_0000013033def940 .event/or E_0000013033def940/0, E_0000013033def940/1;
E_0000013033defc80/0 .event anyedge, v0000013033e76040_0, v0000013033ecace0_0, v0000013033e774e0_0, v0000013033e75dc0_0;
E_0000013033defc80/1 .event anyedge, v0000013033ecb000_0, v0000013033ecbfa0_0, v0000013033ecaf60_0, v0000013033ecaec0_0;
E_0000013033defc80/2 .event anyedge, v0000013033ecbd20_0, v0000013033ecb6e0_0, v0000013033e78480_0, v0000013033ecad80_0;
E_0000013033defc80 .event/or E_0000013033defc80/0, E_0000013033defc80/1, E_0000013033defc80/2;
L_0000013033f0e7d0 .cmp/eq 7, o0000013033e815e8, L_0000013033f0eda8;
L_0000013033f0e870 .cmp/eq 7, o0000013033e815e8, L_0000013033f0edf0;
L_0000013033f0e910 .cmp/eq 7, o0000013033e815e8, L_0000013033f0ee38;
L_0000013033f0ecd0 .cmp/eq 5, o0000013033e817f8, L_0000013033f0ee80;
L_0000013033f0ea50 .cmp/eq 5, o0000013033e817c8, L_0000013033f0eec8;
L_0000013033f0e690 .cmp/eq 5, o0000013033e817c8, L_0000013033f0ef10;
L_0000013033f0e9b0 .cmp/eq 5, o0000013033e817c8, L_0000013033f0ef58;
L_0000013033f0e730 .part o0000013033e813d8, 31, 1;
LS_0000013033f0eaf0_0_0 .concat [ 1 1 1 1], L_0000013033f0e730, L_0000013033f0e730, L_0000013033f0e730, L_0000013033f0e730;
LS_0000013033f0eaf0_0_4 .concat [ 1 1 1 1], L_0000013033f0e730, L_0000013033f0e730, L_0000013033f0e730, L_0000013033f0e730;
LS_0000013033f0eaf0_0_8 .concat [ 1 1 1 0], L_0000013033f0e730, L_0000013033f0e730, L_0000013033f0e730;
L_0000013033f0eaf0 .concat [ 4 4 3 0], LS_0000013033f0eaf0_0_0, LS_0000013033f0eaf0_0_4, LS_0000013033f0eaf0_0_8;
L_0000013033f0eb90 .part o0000013033e813d8, 31, 1;
L_0000013033f07930 .part o0000013033e813d8, 12, 8;
L_0000013033f09370 .part o0000013033e813d8, 20, 1;
L_0000013033f08b50 .part o0000013033e813d8, 21, 10;
LS_0000013033f090f0_0_0 .concat [ 1 10 1 8], L_0000013033f0efa0, L_0000013033f08b50, L_0000013033f09370, L_0000013033f07930;
LS_0000013033f090f0_0_4 .concat [ 1 11 0 0], L_0000013033f0eb90, L_0000013033f0eaf0;
L_0000013033f090f0 .concat [ 20 12 0 0], LS_0000013033f090f0_0_0, LS_0000013033f090f0_0_4;
L_0000013033f08bf0 .arith/sum 32, o0000013033e81618, L_0000013033f090f0;
L_0000013033f08ab0 .part o0000013033e81618, 2, 5;
L_0000013033f08dd0 .part o0000013033e81618, 7, 25;
L_0000013033f07750 .concat [ 25 7 0 0], L_0000013033f08dd0, L_0000013033f0efe8;
L_0000013033f07110 .array/port v0000013033ecaba0, L_0000013033f08150;
L_0000013033f08150 .concat [ 5 2 0 0], L_0000013033f08ab0, L_0000013033f0f030;
L_0000013033f07bb0 .array/port v0000013033ecbc80, L_0000013033f07b10;
L_0000013033f07b10 .concat [ 5 2 0 0], L_0000013033f08ab0, L_0000013033f0f078;
L_0000013033f07d90 .cmp/eq 32, L_0000013033f07bb0, L_0000013033f07750;
L_0000013033f08010 .array/port v0000013033ecab00, L_0000013033f08d30;
L_0000013033f08d30 .concat [ 5 2 0 0], L_0000013033f08ab0, L_0000013033f0f0c0;
L_0000013033f08c90 .array/port v0000013033ecb320, L_0000013033f08e70;
L_0000013033f08e70 .concat [ 5 2 0 0], L_0000013033f08ab0, L_0000013033f0f108;
L_0000013033f081f0 .array/port v0000013033ecb0a0, L_0000013033f08290;
L_0000013033f08290 .concat [ 5 2 0 0], L_0000013033f08ab0, L_0000013033f0f150;
L_0000013033f07610 .part o0000013033e81618, 2, 8;
L_0000013033f086f0 .array/port v0000013033ecb1e0, L_0000013033f08a10;
L_0000013033f08a10 .concat [ 8 2 0 0], L_0000013033f07610, L_0000013033f0f198;
L_0000013033f07570 .array/port v0000013033e78020, L_0000013033f08510;
L_0000013033f08510 .concat [ 10 2 0 0], L_0000013033e4d110, L_0000013033f0f1e0;
L_0000013033f079d0 .part L_0000013033f07570, 1, 1;
L_0000013033f092d0 .part o0000013033e81618, 2, 12;
L_0000013033f076b0 .part v0000013033ecbaa0_0, 0, 10;
L_0000013033f071b0 .concat [ 2 10 0 0], L_0000013033f0f228, L_0000013033f076b0;
L_0000013033f08fb0 .array/port v0000013033ecb5a0, L_0000013033f07ed0;
L_0000013033f07ed0 .concat [ 12 2 0 0], L_0000013033e4ce70, L_0000013033f0f270;
L_0000013033f07250 .part L_0000013033f08fb0, 1, 1;
L_0000013033f06df0 .part o0000013033e81618, 2, 12;
L_0000013033f09050 .array/port v0000013033ecba00, L_0000013033f06f30;
L_0000013033f06f30 .concat [ 12 2 0 0], L_0000013033f06df0, L_0000013033f0f2b8;
L_0000013033f088d0 .part L_0000013033e4df80, 1, 1;
L_0000013033f07a70 .functor MUXZ 1, L_0000013033f07250, L_0000013033f079d0, L_0000013033e4cee0, C4<>;
L_0000013033f08790 .concat [ 4 28 0 0], v0000013033e77620_0, L_0000013033f0f348;
L_0000013033f08330 .cmp/gt 32, L_0000013033f08790, L_0000013033f0f390;
L_0000013033f07e30 .array/port v0000013033e77260, L_0000013033f09550;
L_0000013033f072f0 .concat [ 4 29 0 0], v0000013033e77620_0, L_0000013033f0f3d8;
L_0000013033f09550 .arith/sub 33, L_0000013033f072f0, L_0000013033f0f420;
L_0000013033f06e90 .functor MUXZ 32, o0000013033e81648, L_0000013033f07e30, L_0000013033f08330, C4<>;
L_0000013033f083d0 .concat [ 4 28 0 0], v0000013033e77620_0, L_0000013033f0f468;
L_0000013033f077f0 .cmp/gt 32, L_0000013033f083d0, L_0000013033f0f4b0;
L_0000013033f08830 .part o0000013033e80fb8, 2, 8;
L_0000013033f07070 .part o0000013033e80fb8, 2, 12;
L_0000013033f07890 .part o0000013033e80fb8, 2, 12;
L_0000013033f07c50 .part o0000013033e80fb8, 2, 5;
L_0000013033f094b0 .part o0000013033e80fb8, 7, 25;
L_0000013033f07cf0 .concat [ 25 7 0 0], L_0000013033f094b0, L_0000013033f0f4f8;
L_0000013033f09410 .array/port v0000013033ecb1e0, L_0000013033f07390;
L_0000013033f07390 .concat [ 8 2 0 0], L_0000013033f08830, L_0000013033f0f540;
L_0000013033f08650 .part v0000013033ecbaa0_0, 0, 9;
L_0000013033f080b0 .concat [ 1 9 0 0], L_0000013033f0f588, L_0000013033f08650;
L_0000013033f08470 .part L_0000013033f080b0, 0, 10;
L_0000013033f08f10 .concat [ 2 10 0 0], L_0000013033f0f5d0, L_0000013033f08470;
S_0000013033e64d60 .scope module, "csr_reg" "csr_reg" 4 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_00000130338b7610 .param/l "CSR_MARCHID" 1 4 59, C4<111100010010>;
P_00000130338b7648 .param/l "CSR_MCAUSE" 1 4 51, C4<001101000010>;
P_00000130338b7680 .param/l "CSR_MCYCLE" 1 4 54, C4<101100000000>;
P_00000130338b76b8 .param/l "CSR_MCYCLEH" 1 4 56, C4<101110000000>;
P_00000130338b76f0 .param/l "CSR_MEDELEG" 1 4 45, C4<001100000010>;
P_00000130338b7728 .param/l "CSR_MEPC" 1 4 50, C4<001101000001>;
P_00000130338b7760 .param/l "CSR_MHARTID" 1 4 61, C4<111100010100>;
P_00000130338b7798 .param/l "CSR_MIDELEG" 1 4 46, C4<001100000011>;
P_00000130338b77d0 .param/l "CSR_MIE" 1 4 47, C4<001100000100>;
P_00000130338b7808 .param/l "CSR_MIMPID" 1 4 60, C4<111100010011>;
P_00000130338b7840 .param/l "CSR_MINSTRET" 1 4 55, C4<101100000010>;
P_00000130338b7878 .param/l "CSR_MINSTRETH" 1 4 57, C4<101110000010>;
P_00000130338b78b0 .param/l "CSR_MIP" 1 4 53, C4<001101000100>;
P_00000130338b78e8 .param/l "CSR_MISA" 1 4 44, C4<001100000001>;
P_00000130338b7920 .param/l "CSR_MSCRATCH" 1 4 49, C4<001101000000>;
P_00000130338b7958 .param/l "CSR_MSTATUS" 1 4 43, C4<001100000000>;
P_00000130338b7990 .param/l "CSR_MTVAL" 1 4 52, C4<001101000011>;
P_00000130338b79c8 .param/l "CSR_MTVEC" 1 4 48, C4<001100000101>;
P_00000130338b7a00 .param/l "CSR_MVENDORID" 1 4 58, C4<111100010001>;
L_0000013033e4dff0 .functor AND 1, L_0000013033f074d0, L_0000013033f6e4e0, C4<1>, C4<1>;
L_0000013033e4dab0 .functor AND 1, L_0000013033f07430, L_0000013033f07f70, C4<1>, C4<1>;
L_0000013033e4cd90 .functor OR 1, L_0000013033e4dff0, L_0000013033e4dab0, C4<0>, C4<0>;
L_0000013033e4d180 .functor AND 1, L_0000013033f09190, L_0000013033f085b0, C4<1>, C4<1>;
L_0000013033e4d810 .functor OR 1, L_0000013033e4cd90, L_0000013033e4d180, C4<0>, C4<0>;
L_0000013033e4e1b0 .functor AND 1, L_0000013033f09230, L_0000013033e4d810, C4<1>, C4<1>;
o0000013033e82278 .functor BUFZ 1, C4<z>; HiZ drive
L_0000013033e4d880 .functor OR 1, o0000013033e82278, L_0000013033e4e1b0, C4<0>, C4<0>;
L_0000013033e4dce0 .functor BUFZ 1, L_0000013033f09230, C4<0>, C4<0>, C4<0>;
L_0000013033e4d260 .functor BUFZ 32, v0000013033e787a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4d2d0 .functor BUFZ 32, v0000013033e77d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000013033e82158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000013033e4d340 .functor OR 32, v0000013033e78340_0, o0000013033e82158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4d3b0 .functor NOT 32, o0000013033e82158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4d500 .functor AND 32, v0000013033e78340_0, L_0000013033e4d3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013033e771c0_0 .net *"_ivl_19", 0 0, L_0000013033e4dff0;  1 drivers
v0000013033e764a0_0 .net *"_ivl_21", 0 0, L_0000013033e4dab0;  1 drivers
v0000013033e77760_0 .net *"_ivl_23", 0 0, L_0000013033e4cd90;  1 drivers
v0000013033e78200_0 .net *"_ivl_25", 0 0, L_0000013033e4d180;  1 drivers
v0000013033e77300_0 .net *"_ivl_27", 0 0, L_0000013033e4d810;  1 drivers
L_0000013033f0f618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033e76860_0 .net/2u *"_ivl_38", 1 0, L_0000013033f0f618;  1 drivers
v0000013033e76900_0 .net *"_ivl_40", 0 0, L_0000013033f6e120;  1 drivers
L_0000013033f0f660 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013033e769a0_0 .net/2u *"_ivl_42", 1 0, L_0000013033f0f660;  1 drivers
v0000013033e760e0_0 .net *"_ivl_44", 0 0, L_0000013033f6e300;  1 drivers
v0000013033e782a0_0 .net *"_ivl_46", 31 0, L_0000013033e4d340;  1 drivers
L_0000013033f0f6a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013033e76400_0 .net/2u *"_ivl_48", 1 0, L_0000013033f0f6a8;  1 drivers
v0000013033e76b80_0 .net *"_ivl_50", 0 0, L_0000013033f6c640;  1 drivers
v0000013033e77ee0_0 .net *"_ivl_52", 31 0, L_0000013033e4d3b0;  1 drivers
v0000013033e76e00_0 .net *"_ivl_54", 31 0, L_0000013033e4d500;  1 drivers
v0000013033e77940_0 .net *"_ivl_56", 31 0, L_0000013033f6c1e0;  1 drivers
v0000013033e762c0_0 .net *"_ivl_58", 31 0, L_0000013033f6c280;  1 drivers
o0000013033e82098 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e75d20_0 .net "clk", 0 0, o0000013033e82098;  0 drivers
o0000013033e820c8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000013033e76a40_0 .net "csr_addr", 11 0, o0000013033e820c8;  0 drivers
o0000013033e820f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000013033e76ae0_0 .net "csr_op", 1 0, o0000013033e820f8;  0 drivers
v0000013033e78340_0 .var "csr_rdata", 31 0;
v0000013033e77a80_0 .net "csr_wdata", 31 0, o0000013033e82158;  0 drivers
o0000013033e82188 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e76c20_0 .net "csr_we", 0 0, o0000013033e82188;  0 drivers
v0000013033e76cc0_0 .net "csr_write_data", 31 0, L_0000013033f6c5a0;  1 drivers
o0000013033e821e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e76f40_0 .net "exception_cause", 31 0, o0000013033e821e8;  0 drivers
o0000013033e82218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e783e0_0 .net "exception_pc", 31 0, o0000013033e82218;  0 drivers
o0000013033e82248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e76fe0_0 .net "exception_val", 31 0, o0000013033e82248;  0 drivers
v0000013033e77080_0 .net "exception_valid", 0 0, o0000013033e82278;  0 drivers
o0000013033e822a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e75f00_0 .net "external_interrupt", 0 0, o0000013033e822a8;  0 drivers
v0000013033e779e0_0 .net "global_ie", 0 0, L_0000013033e4dce0;  1 drivers
v0000013033e75e60_0 .net "interrupt_taken", 0 0, L_0000013033e4e1b0;  1 drivers
v0000013033e773a0_0 .var "mcause", 31 0;
v0000013033e77b20_0 .var "mcycle", 63 0;
v0000013033e77800_0 .var "medeleg", 31 0;
v0000013033e77d00_0 .var "mepc", 31 0;
v0000013033e77e40_0 .net "mepc_out", 31 0, L_0000013033e4d2d0;  1 drivers
v0000013033e77bc0_0 .var "mideleg", 31 0;
v0000013033e77f80_0 .var "mie", 31 0;
v0000013033e75fa0_0 .net "mie_meie", 0 0, L_0000013033f074d0;  1 drivers
v0000013033e78b60_0 .net "mie_msie", 0 0, L_0000013033f09190;  1 drivers
v0000013033e79100_0 .net "mie_mtie", 0 0, L_0000013033f07430;  1 drivers
v0000013033e78a20_0 .var "minstret", 63 0;
v0000013033e79880_0 .var "mip", 31 0;
v0000013033e796a0_0 .net "mip_meip", 0 0, L_0000013033f6e4e0;  1 drivers
v0000013033e79420_0 .net "mip_msip", 0 0, L_0000013033f085b0;  1 drivers
v0000013033e78ac0_0 .net "mip_mtip", 0 0, L_0000013033f07f70;  1 drivers
v0000013033e78ca0_0 .var "misa", 31 0;
o0000013033e82638 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79740_0 .net "mret_exec", 0 0, o0000013033e82638;  0 drivers
v0000013033e79560_0 .var "mscratch", 31 0;
v0000013033e78fc0_0 .var "mstatus", 31 0;
v0000013033e794c0_0 .net "mstatus_mie", 0 0, L_0000013033f09230;  1 drivers
v0000013033e791a0_0 .net "mstatus_mpie", 0 0, L_0000013033f06fd0;  1 drivers
v0000013033e79b00_0 .net "mstatus_mpp", 1 0, L_0000013033f08970;  1 drivers
v0000013033e78700_0 .var "mtval", 31 0;
v0000013033e787a0_0 .var "mtvec", 31 0;
v0000013033e78840_0 .net "mtvec_out", 31 0, L_0000013033e4d260;  1 drivers
o0000013033e827e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e78de0_0 .net "rst_n", 0 0, o0000013033e827e8;  0 drivers
o0000013033e82818 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e797e0_0 .net "software_interrupt", 0 0, o0000013033e82818;  0 drivers
o0000013033e82848 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79920_0 .net "timer_interrupt", 0 0, o0000013033e82848;  0 drivers
v0000013033e79060_0 .net "trap_taken", 0 0, L_0000013033e4d880;  1 drivers
E_0000013033defd80/0 .event negedge, v0000013033e78de0_0;
E_0000013033defd80/1 .event posedge, v0000013033e75d20_0;
E_0000013033defd80 .event/or E_0000013033defd80/0, E_0000013033defd80/1;
E_0000013033def480/0 .event anyedge, v0000013033e76a40_0, v0000013033e78fc0_0, v0000013033e78ca0_0, v0000013033e77800_0;
E_0000013033def480/1 .event anyedge, v0000013033e77bc0_0, v0000013033e77f80_0, v0000013033e787a0_0, v0000013033e79560_0;
E_0000013033def480/2 .event anyedge, v0000013033e77d00_0, v0000013033e773a0_0, v0000013033e78700_0, v0000013033e79880_0;
E_0000013033def480/3 .event anyedge, v0000013033e77b20_0, v0000013033e78a20_0;
E_0000013033def480 .event/or E_0000013033def480/0, E_0000013033def480/1, E_0000013033def480/2, E_0000013033def480/3;
L_0000013033f09230 .part v0000013033e78fc0_0, 3, 1;
L_0000013033f06fd0 .part v0000013033e78fc0_0, 7, 1;
L_0000013033f08970 .part v0000013033e78fc0_0, 11, 2;
L_0000013033f09190 .part v0000013033e77f80_0, 3, 1;
L_0000013033f07430 .part v0000013033e77f80_0, 7, 1;
L_0000013033f074d0 .part v0000013033e77f80_0, 11, 1;
L_0000013033f085b0 .part v0000013033e79880_0, 3, 1;
L_0000013033f07f70 .part v0000013033e79880_0, 7, 1;
L_0000013033f6e4e0 .part v0000013033e79880_0, 11, 1;
L_0000013033f6e120 .cmp/eq 2, o0000013033e820f8, L_0000013033f0f618;
L_0000013033f6e300 .cmp/eq 2, o0000013033e820f8, L_0000013033f0f660;
L_0000013033f6c640 .cmp/eq 2, o0000013033e820f8, L_0000013033f0f6a8;
L_0000013033f6c1e0 .functor MUXZ 32, o0000013033e82158, L_0000013033e4d500, L_0000013033f6c640, C4<>;
L_0000013033f6c280 .functor MUXZ 32, L_0000013033f6c1e0, L_0000013033e4d340, L_0000013033f6e300, C4<>;
L_0000013033f6c5a0 .functor MUXZ 32, L_0000013033f6c280, o0000013033e82158, L_0000013033f6e120, C4<>;
S_0000013033e655d0 .scope module, "data_bram" "data_bram" 5 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_0000013033e565f0 .param/l "ADDR_WIDTH" 0 5 16, +C4<00000000000000000000000000001110>;
P_0000013033e56628 .param/l "AW" 1 5 37, +C4<000000000000000000000000000001100>;
P_0000013033e56660 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
P_0000013033e56698 .param/str "INIT_FILE" 0 5 18, "\000";
P_0000013033e566d0 .param/l "MEM_DEPTH" 1 5 36, +C4<00000000000000000000000000000001000000000000>;
o0000013033e82c38 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000013033e79a60_0 .net "addr", 13 0, o0000013033e82c38;  0 drivers
v0000013033e78c00_0 .var "byte0", 7 0;
v0000013033e79600_0 .var "byte1", 7 0;
v0000013033e79ba0_0 .var "byte2", 7 0;
v0000013033e78520_0 .var "byte3", 7 0;
v0000013033e785c0_0 .net "byte_addr", 1 0, L_0000013033f6da40;  1 drivers
v0000013033e788e0_0 .var "byte_en", 3 0;
o0000013033e82d88 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e78660_0 .net "clk", 0 0, o0000013033e82d88;  0 drivers
o0000013033e82db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e78980_0 .net "din", 31 0, o0000013033e82db8;  0 drivers
v0000013033e78d40_0 .var "dout", 31 0;
v0000013033e78e80_0 .var/i "i", 31 0;
v0000013033e78f20 .array "mem", 4095 0, 31 0;
v0000013033e79240_0 .var "raw_data", 31 0;
o0000013033e82e78 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e792e0_0 .net "re", 0 0, o0000013033e82e78;  0 drivers
o0000013033e82ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79380_0 .net "rst_n", 0 0, o0000013033e82ea8;  0 drivers
o0000013033e82ed8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000013033e39bd0_0 .net "size", 2 0, o0000013033e82ed8;  0 drivers
o0000013033e82f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7a870_0 .net "unsigned_flag", 0 0, o0000013033e82f08;  0 drivers
o0000013033e82f38 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7c490_0 .net "we", 0 0, o0000013033e82f38;  0 drivers
v0000013033e7b770_0 .net "word_addr", 11 0, L_0000013033f6c6e0;  1 drivers
v0000013033e7bb30_0 .var "write_data", 31 0;
E_0000013033def540/0 .event anyedge, v0000013033e79240_0, v0000013033e39bd0_0, v0000013033e785c0_0, v0000013033e7a870_0;
E_0000013033def540/1 .event anyedge, v0000013033e78c00_0, v0000013033e79600_0, v0000013033e79ba0_0, v0000013033e78520_0;
E_0000013033def540 .event/or E_0000013033def540/0, E_0000013033def540/1;
E_0000013033def680/0 .event negedge, v0000013033e79380_0;
E_0000013033def680/1 .event posedge, v0000013033e78660_0;
E_0000013033def680 .event/or E_0000013033def680/0, E_0000013033def680/1;
E_0000013033df0c40 .event anyedge, v0000013033e39bd0_0, v0000013033e785c0_0, v0000013033e78980_0;
E_0000013033df0f80 .event anyedge, v0000013033e39bd0_0, v0000013033e785c0_0;
L_0000013033f6c6e0 .part o0000013033e82c38, 2, 12;
L_0000013033f6da40 .part o0000013033e82c38, 0, 2;
S_0000013033e65760 .scope module, "data_bram_sync_read" "data_bram_sync_read" 5 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_0000013033e56710 .param/l "ADDR_WIDTH" 0 5 188, +C4<00000000000000000000000000001110>;
P_0000013033e56748 .param/l "AW" 1 5 205, +C4<000000000000000000000000000001100>;
P_0000013033e56780 .param/l "DATA_WIDTH" 0 5 189, +C4<00000000000000000000000000100000>;
P_0000013033e567b8 .param/str "INIT_FILE" 0 5 190, "\000";
P_0000013033e567f0 .param/l "MEM_DEPTH" 1 5 204, +C4<00000000000000000000000000000001000000000000>;
o0000013033e83178 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000013033e7a910_0 .net "addr", 13 0, o0000013033e83178;  0 drivers
v0000013033e7b3b0_0 .net "byte_addr", 1 0, L_0000013033f6c320;  1 drivers
v0000013033e7b4f0_0 .var "byte_addr_reg", 1 0;
v0000013033e7b590_0 .var "byte_en", 3 0;
o0000013033e83238 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7c0d0_0 .net "clk", 0 0, o0000013033e83238;  0 drivers
o0000013033e83268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7bbd0_0 .net "din", 31 0, o0000013033e83268;  0 drivers
v0000013033e7a9b0_0 .var "dout", 31 0;
v0000013033e7b130_0 .var/i "i", 31 0;
v0000013033e7a690 .array "mem", 4095 0, 31 0;
o0000013033e832f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7a550_0 .net "re", 0 0, o0000013033e832f8;  0 drivers
v0000013033e7b810_0 .var "read_data_reg", 31 0;
v0000013033e7acd0_0 .var "read_valid", 0 0;
o0000013033e83388 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7ba90_0 .net "rst_n", 0 0, o0000013033e83388;  0 drivers
o0000013033e833b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000013033e7a370_0 .net "size", 2 0, o0000013033e833b8;  0 drivers
v0000013033e7ab90_0 .var "size_reg", 2 0;
o0000013033e83418 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7b1d0_0 .net "unsigned_flag", 0 0, o0000013033e83418;  0 drivers
v0000013033e7ae10_0 .var "unsigned_reg", 0 0;
o0000013033e83478 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7b950_0 .net "we", 0 0, o0000013033e83478;  0 drivers
v0000013033e7b270_0 .net "word_addr", 11 0, L_0000013033f6dfe0;  1 drivers
v0000013033e7b310_0 .var "write_data", 31 0;
E_0000013033df0a00/0 .event anyedge, v0000013033e7acd0_0, v0000013033e7ab90_0, v0000013033e7b4f0_0, v0000013033e7ae10_0;
E_0000013033df0a00/1 .event anyedge, v0000013033e7b810_0;
E_0000013033df0a00 .event/or E_0000013033df0a00/0, E_0000013033df0a00/1;
E_0000013033df0480/0 .event negedge, v0000013033e7ba90_0;
E_0000013033df0480/1 .event posedge, v0000013033e7c0d0_0;
E_0000013033df0480 .event/or E_0000013033df0480/0, E_0000013033df0480/1;
E_0000013033df0e40 .event posedge, v0000013033e7c0d0_0;
E_0000013033df03c0 .event anyedge, v0000013033e7a370_0, v0000013033e7b3b0_0, v0000013033e7bbd0_0;
E_0000013033df0600 .event anyedge, v0000013033e7a370_0, v0000013033e7b3b0_0;
L_0000013033f6dfe0 .part o0000013033e83178, 2, 12;
L_0000013033f6c320 .part o0000013033e83178, 0, 2;
S_0000013033cb9580 .scope module, "if_stage" "if_stage" 6 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_0000013033e4de30 .functor BUFZ 32, v0000013033e7b9f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033f0f6f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000013033e7a230_0 .net/2u *"_ivl_0", 31 0, L_0000013033f0f6f0;  1 drivers
o0000013033e836e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7b450_0 .net "clk", 0 0, o0000013033e836e8;  0 drivers
v0000013033e7be50_0 .net "imem_addr", 31 0, L_0000013033e4de30;  1 drivers
o0000013033e83748 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7aa50_0 .net "imem_data", 31 0, o0000013033e83748;  0 drivers
v0000013033e7a2d0_0 .var "instr_out", 31 0;
v0000013033e7b9f0_0 .var "pc", 31 0;
v0000013033e7aaf0_0 .net "pc_next", 31 0, L_0000013033f6dd60;  1 drivers
v0000013033e7c3f0_0 .var "pc_out", 31 0;
v0000013033e7c170_0 .net "pc_plus4", 31 0, L_0000013033f6dcc0;  1 drivers
v0000013033e7bd10_0 .var "pc_plus4_out", 31 0;
o0000013033e83898 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7bc70_0 .net "pc_src", 0 0, o0000013033e83898;  0 drivers
o0000013033e838c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7a050_0 .net "pc_stall", 0 0, o0000013033e838c8;  0 drivers
o0000013033e838f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7bdb0_0 .net "pc_target", 31 0, o0000013033e838f8;  0 drivers
o0000013033e83928 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79d30_0 .net "rst_n", 0 0, o0000013033e83928;  0 drivers
E_0000013033df1080/0 .event negedge, v0000013033e79d30_0;
E_0000013033df1080/1 .event posedge, v0000013033e7b450_0;
E_0000013033df1080 .event/or E_0000013033df1080/0, E_0000013033df1080/1;
L_0000013033f6dcc0 .arith/sum 32, v0000013033e7b9f0_0, L_0000013033f0f6f0;
L_0000013033f6dd60 .functor MUXZ 32, L_0000013033f6dcc0, o0000013033e838f8, o0000013033e83898, C4<>;
S_0000013033cb9710 .scope module, "inst_bram" "inst_bram" 7 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_0000013033e57130 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000001100>;
P_0000013033e57168 .param/l "AW" 1 7 37, +C4<000000000000000000000000000001010>;
P_0000013033e571a0 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0000013033e571d8 .param/str "INIT_FILE" 0 7 17, "\000";
P_0000013033e57210 .param/l "MEM_DEPTH" 1 7 36, +C4<000000000000000000000000000000010000000000>;
L_0000013033e4e0d0 .functor BUFZ 32, L_0000013033f6cfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013033e7b8b0_0 .net *"_ivl_4", 31 0, L_0000013033f6cfa0;  1 drivers
v0000013033e7ac30_0 .net *"_ivl_6", 11 0, L_0000013033f6d720;  1 drivers
L_0000013033f0f738 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033e7a730_0 .net *"_ivl_9", 1 0, L_0000013033f0f738;  1 drivers
o0000013033e83bc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000013033e7af50_0 .net "addr_a", 11 0, o0000013033e83bc8;  0 drivers
o0000013033e83bf8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000013033e7bef0_0 .net "addr_b", 11 0, o0000013033e83bf8;  0 drivers
o0000013033e83c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000013033e7c2b0_0 .net "be_b", 3 0, o0000013033e83c28;  0 drivers
o0000013033e83c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7a0f0_0 .net "clk", 0 0, o0000013033e83c58;  0 drivers
o0000013033e83c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7c030_0 .net "din_b", 31 0, o0000013033e83c88;  0 drivers
v0000013033e79f10_0 .net "dout_a", 31 0, L_0000013033e4e0d0;  1 drivers
v0000013033e7c210_0 .var/i "i", 31 0;
v0000013033e7bf90 .array "mem", 1023 0, 31 0;
o0000013033e83d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7c350_0 .net "rst_n", 0 0, o0000013033e83d18;  0 drivers
o0000013033e83d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79dd0_0 .net "we_b", 0 0, o0000013033e83d48;  0 drivers
v0000013033e7a190_0 .net "word_addr_a", 9 0, L_0000013033f6d180;  1 drivers
v0000013033e7a410_0 .net "word_addr_b", 9 0, L_0000013033f6c0a0;  1 drivers
E_0000013033df10c0/0 .event negedge, v0000013033e7c350_0;
E_0000013033df10c0/1 .event posedge, v0000013033e7a0f0_0;
E_0000013033df10c0 .event/or E_0000013033df10c0/0, E_0000013033df10c0/1;
L_0000013033f6d180 .part o0000013033e83bc8, 2, 10;
L_0000013033f6c0a0 .part o0000013033e83bf8, 2, 10;
L_0000013033f6cfa0 .array/port v0000013033e7bf90, L_0000013033f6d720;
L_0000013033f6d720 .concat [ 10 2 0 0], L_0000013033f6d180, L_0000013033f0f738;
S_0000013033cb98a0 .scope module, "mmu" "mmu" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_000001303393eb00 .param/l "CHECK" 1 8 81, C4<001>;
P_000001303393eb38 .param/l "DONE" 1 8 84, C4<100>;
P_000001303393eb70 .param/l "FAULT" 1 8 85, C4<101>;
P_000001303393eba8 .param/l "IDLE" 1 8 80, C4<000>;
P_000001303393ebe0 .param/l "WALK_L0" 1 8 83, C4<011>;
P_000001303393ec18 .param/l "WALK_L1" 1 8 82, C4<010>;
L_0000013033e4dd50 .functor AND 1, L_0000013033f6df40, L_0000013033f6d040, C4<1>, C4<1>;
L_0000013033f0f780 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000013033e7a4b0_0 .net/2u *"_ivl_28", 1 0, L_0000013033f0f780;  1 drivers
v0000013033e7b090_0 .net *"_ivl_30", 0 0, L_0000013033f6d040;  1 drivers
v0000013033e79e70_0 .var "access_fault", 0 0;
o0000013033e83fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e79fb0_0 .net "clk", 0 0, o0000013033e83fe8;  0 drivers
v0000013033e7a5f0_0 .var "mem_addr", 31 0;
v0000013033e7b630_0 .var "mem_busy", 0 0;
o0000013033e84078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7a7d0_0 .net "mem_rdata", 31 0, o0000013033e84078;  0 drivers
v0000013033e7ad70_0 .var "mem_re", 0 0;
v0000013033e7aeb0_0 .var "mem_we", 0 0;
v0000013033e7aff0_0 .net "mmu_enabled", 0 0, L_0000013033e4dd50;  1 drivers
o0000013033e84138 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7b6d0_0 .net "mprv", 0 0, o0000013033e84138;  0 drivers
v0000013033e7cfd0_0 .var "next_state", 2 0;
v0000013033e7d750_0 .var "pa", 31 0;
v0000013033e7c5d0_0 .var "page_fault", 0 0;
v0000013033e7dbb0_0 .net "page_offset", 11 0, L_0000013033f6c3c0;  1 drivers
v0000013033e7cdf0_0 .var "perm_ok", 0 0;
o0000013033e84258 .functor BUFZ 2, C4<zz>; HiZ drive
v0000013033e7d610_0 .net "priv_mode", 1 0, o0000013033e84258;  0 drivers
v0000013033e7d570_0 .var "pt_addr", 31 0;
o0000013033e842b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7c530_0 .net "pt_data", 31 0, o0000013033e842b8;  0 drivers
v0000013033e7d1b0_0 .var "pt_re", 0 0;
v0000013033e7c7b0_0 .net "pte_a", 0 0, L_0000013033f6e1c0;  1 drivers
v0000013033e7d6b0_0 .net "pte_d", 0 0, L_0000013033f6dc20;  1 drivers
v0000013033e7ca30_0 .net "pte_g", 0 0, L_0000013033f6c960;  1 drivers
v0000013033e7d070_0 .var "pte_l1", 31 0;
v0000013033e7ccb0_0 .net "pte_ppn", 21 0, L_0000013033f6e3a0;  1 drivers
v0000013033e7db10_0 .net "pte_r", 0 0, L_0000013033f6e260;  1 drivers
v0000013033e7d110_0 .net "pte_u", 0 0, L_0000013033f6c780;  1 drivers
v0000013033e7cd50_0 .net "pte_v", 0 0, L_0000013033f6c000;  1 drivers
v0000013033e7d4d0_0 .net "pte_w", 0 0, L_0000013033f6c140;  1 drivers
v0000013033e7d2f0_0 .net "pte_x", 0 0, L_0000013033f6c820;  1 drivers
o0000013033e844f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7ce90_0 .net "re", 0 0, o0000013033e844f8;  0 drivers
o0000013033e84528 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7d430_0 .net "rst_n", 0 0, o0000013033e84528;  0 drivers
o0000013033e84558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7d890_0 .net "satp", 31 0, o0000013033e84558;  0 drivers
v0000013033e7d250_0 .net "satp_mode", 0 0, L_0000013033f6df40;  1 drivers
v0000013033e7c670_0 .net "satp_ppn", 21 0, L_0000013033f6cf00;  1 drivers
v0000013033e7d7f0_0 .var "state", 2 0;
o0000013033e84618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033e7cf30_0 .net "va", 31 0, o0000013033e84618;  0 drivers
v0000013033e7d390_0 .net "vpn0", 9 0, L_0000013033f6d2c0;  1 drivers
v0000013033e7cc10_0 .net "vpn1", 9 0, L_0000013033f6bf60;  1 drivers
o0000013033e846a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033e7cb70_0 .net "we", 0 0, o0000013033e846a8;  0 drivers
E_0000013033df1100/0 .event anyedge, v0000013033e7cf30_0, v0000013033e7ce90_0, v0000013033e7aff0_0, v0000013033e7cb70_0;
E_0000013033df1100/1 .event anyedge, v0000013033e7d7f0_0, v0000013033e7c670_0, v0000013033e7cc10_0, v0000013033e7db10_0;
E_0000013033df1100/2 .event anyedge, v0000013033e7d2f0_0, v0000013033e7ccb0_0, v0000013033e7d390_0, v0000013033e7dbb0_0;
E_0000013033df1100/3 .event anyedge, v0000013033e7d750_0;
E_0000013033df1100 .event/or E_0000013033df1100/0, E_0000013033df1100/1, E_0000013033df1100/2, E_0000013033df1100/3;
E_0000013033df3400/0 .event negedge, v0000013033e7d430_0;
E_0000013033df3400/1 .event posedge, v0000013033e79fb0_0;
E_0000013033df3400 .event/or E_0000013033df3400/0, E_0000013033df3400/1;
E_0000013033df5000/0 .event anyedge, v0000013033e7d7f0_0, v0000013033e7cb70_0, v0000013033e7ce90_0, v0000013033e7aff0_0;
E_0000013033df5000/1 .event anyedge, v0000013033e7cd50_0, v0000013033e7db10_0, v0000013033e7d2f0_0, v0000013033e7cdf0_0;
E_0000013033df5000 .event/or E_0000013033df5000/0, E_0000013033df5000/1;
E_0000013033df4b40/0 .event anyedge, v0000013033e7cd50_0, v0000013033e7cb70_0, v0000013033e7d4d0_0, v0000013033e7ce90_0;
E_0000013033df4b40/1 .event anyedge, v0000013033e7db10_0;
E_0000013033df4b40 .event/or E_0000013033df4b40/0, E_0000013033df4b40/1;
L_0000013033f6e3a0 .part o0000013033e842b8, 10, 22;
L_0000013033f6dc20 .part o0000013033e842b8, 7, 1;
L_0000013033f6e1c0 .part o0000013033e842b8, 6, 1;
L_0000013033f6c960 .part o0000013033e842b8, 5, 1;
L_0000013033f6c780 .part o0000013033e842b8, 4, 1;
L_0000013033f6c820 .part o0000013033e842b8, 3, 1;
L_0000013033f6c140 .part o0000013033e842b8, 2, 1;
L_0000013033f6e260 .part o0000013033e842b8, 1, 1;
L_0000013033f6c000 .part o0000013033e842b8, 0, 1;
L_0000013033f6df40 .part o0000013033e84558, 31, 1;
L_0000013033f6cf00 .part o0000013033e84558, 0, 22;
L_0000013033f6bf60 .part o0000013033e84618, 22, 10;
L_0000013033f6d2c0 .part o0000013033e84618, 12, 10;
L_0000013033f6c3c0 .part o0000013033e84618, 0, 12;
L_0000013033f6d040 .cmp/ne 2, o0000013033e84258, L_0000013033f0f780;
S_000001303393eda0 .scope module, "pmp" "pmp" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_0000013033e576d0 .param/l "PMP_ENTRIES" 0 9 9, +C4<00000000000000000000000000000100>;
P_0000013033e57708 .param/l "PMP_NA4" 1 9 48, C4<10>;
P_0000013033e57740 .param/l "PMP_NAPOT" 1 9 49, C4<11>;
P_0000013033e57778 .param/l "PMP_OFF" 1 9 46, C4<00>;
P_0000013033e577b0 .param/l "PMP_TOR" 1 9 47, C4<01>;
o0000013033e854b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000013033e4d420 .functor BUFZ 32, o0000013033e854b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000013033e854e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000013033e4df10 .functor BUFZ 32, o0000013033e854e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000013033e85518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000013033e4e140 .functor BUFZ 32, o0000013033e85518, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000013033e85548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000013033e4e060 .functor BUFZ 32, o0000013033e85548, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013033ef84c0_0 .var "access_allowed", 0 0;
v0000013033ef7ac0_0 .var "access_fault", 0 0;
v0000013033ef8420_0 .var "access_ok", 0 0;
o0000013033e84d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ef8920_0 .net "addr", 31 0, o0000013033e84d08;  0 drivers
v0000013033ef77a0 .array "addr_match", 3 0, 0 0;
v0000013033ef7840_0 .var "any_match", 0 0;
v0000013033ef86a0 .array "cfg", 3 0;
v0000013033ef86a0_0 .net v0000013033ef86a0 0, 7 0, L_0000013033f6e440; 1 drivers
v0000013033ef86a0_1 .net v0000013033ef86a0 1, 7 0, L_0000013033f6be20; 1 drivers
v0000013033ef86a0_2 .net v0000013033ef86a0 2, 7 0, L_0000013033f6bec0; 1 drivers
v0000013033ef86a0_3 .net v0000013033ef86a0 3, 7 0, L_0000013033f6c500; 1 drivers
o0000013033e84ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef9000_0 .net "clk", 0 0, o0000013033e84ee8;  0 drivers
v0000013033ef8880_0 .var/i "j", 31 0;
v0000013033ef78e0_0 .var/i "m", 31 0;
v0000013033ef6f80 .array "perm_ok", 3 0, 0 0;
v0000013033ef6b20 .array "pmp_a", 3 0;
v0000013033ef6b20_0 .net v0000013033ef6b20 0, 1 0, L_0000013033f6e080; 1 drivers
v0000013033ef6b20_1 .net v0000013033ef6b20 1, 1 0, L_0000013033f6de00; 1 drivers
v0000013033ef6b20_2 .net v0000013033ef6b20 2, 1 0, L_0000013033f6d900; 1 drivers
v0000013033ef6b20_3 .net v0000013033ef6b20 3, 1 0, L_0000013033f6cbe0; 1 drivers
v0000013033ef7ca0 .array "pmp_addr", 3 0;
v0000013033ef7ca0_0 .net v0000013033ef7ca0 0, 31 0, L_0000013033e4d420; 1 drivers
v0000013033ef7ca0_1 .net v0000013033ef7ca0 1, 31 0, L_0000013033e4df10; 1 drivers
v0000013033ef7ca0_2 .net v0000013033ef7ca0 2, 31 0, L_0000013033e4e140; 1 drivers
v0000013033ef7ca0_3 .net v0000013033ef7ca0 3, 31 0, L_0000013033e4e060; 1 drivers
v0000013033ef8060 .array "pmp_l", 3 0;
v0000013033ef8060_0 .net v0000013033ef8060 0, 0 0, L_0000013033f6d220; 1 drivers
v0000013033ef8060_1 .net v0000013033ef8060 1, 0 0, L_0000013033f6caa0; 1 drivers
v0000013033ef8060_2 .net v0000013033ef8060 2, 0 0, L_0000013033f6d860; 1 drivers
v0000013033ef8060_3 .net v0000013033ef8060 3, 0 0, L_0000013033f6d9a0; 1 drivers
v0000013033ef8d80 .array "pmp_r", 3 0;
v0000013033ef8d80_0 .net v0000013033ef8d80 0, 0 0, L_0000013033f6dae0; 1 drivers
v0000013033ef8d80_1 .net v0000013033ef8d80 1, 0 0, L_0000013033f6cb40; 1 drivers
v0000013033ef8d80_2 .net v0000013033ef8d80 2, 0 0, L_0000013033f6d7c0; 1 drivers
v0000013033ef8d80_3 .net v0000013033ef8d80 3, 0 0, L_0000013033f6db80; 1 drivers
v0000013033ef82e0 .array "pmp_w", 3 0;
v0000013033ef82e0_0 .net v0000013033ef82e0 0, 0 0, L_0000013033f6c460; 1 drivers
v0000013033ef82e0_1 .net v0000013033ef82e0 1, 0 0, L_0000013033f6dea0; 1 drivers
v0000013033ef82e0_2 .net v0000013033ef82e0 2, 0 0, L_0000013033f6cd20; 1 drivers
v0000013033ef82e0_3 .net v0000013033ef82e0 3, 0 0, L_0000013033f6e580; 1 drivers
v0000013033ef6bc0 .array "pmp_x", 3 0;
v0000013033ef6bc0_0 .net v0000013033ef6bc0 0, 0 0, L_0000013033f6ca00; 1 drivers
v0000013033ef6bc0_1 .net v0000013033ef6bc0 1, 0 0, L_0000013033f6d680; 1 drivers
v0000013033ef6bc0_2 .net v0000013033ef6bc0 2, 0 0, L_0000013033f6d360; 1 drivers
v0000013033ef6bc0_3 .net v0000013033ef6bc0 3, 0 0, L_0000013033f6c8c0; 1 drivers
v0000013033ef7660_0 .net "pmpaddr0", 31 0, o0000013033e854b8;  0 drivers
v0000013033ef6c60_0 .net "pmpaddr1", 31 0, o0000013033e854e8;  0 drivers
v0000013033ef8600_0 .net "pmpaddr2", 31 0, o0000013033e85518;  0 drivers
v0000013033ef6a80_0 .net "pmpaddr3", 31 0, o0000013033e85548;  0 drivers
o0000013033e85578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ef89c0_0 .net "pmpcfg0", 31 0, o0000013033e85578;  0 drivers
o0000013033e855a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ef8a60_0 .net "pmpcfg1", 31 0, o0000013033e855a8;  0 drivers
o0000013033e855d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000013033ef6e40_0 .net "priv_mode", 1 0, o0000013033e855d8;  0 drivers
o0000013033e85608 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef7d40_0 .net "re", 0 0, o0000013033e85608;  0 drivers
v0000013033ef8560 .array "region_active", 3 0, 0 0;
v0000013033ef6d00 .array "region_end", 3 0, 31 0;
v0000013033ef8b00 .array "region_start", 3 0, 31 0;
o0000013033e85878 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef7de0_0 .net "rst_n", 0 0, o0000013033e85878;  0 drivers
o0000013033e858a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef70c0_0 .net "we", 0 0, o0000013033e858a8;  0 drivers
o0000013033e858d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef8ba0_0 .net "xe", 0 0, o0000013033e858d8;  0 drivers
E_0000013033df4d40/0 .event anyedge, v0000013033ef6e40_0, v0000013033ef7840_0, v0000013033ef84c0_0, v0000013033ef70c0_0;
E_0000013033df4d40/1 .event anyedge, v0000013033ef7d40_0, v0000013033ef8ba0_0;
E_0000013033df4d40 .event/or E_0000013033df4d40/0, E_0000013033df4d40/1;
v0000013033ef8560_0 .array/port v0000013033ef8560, 0;
v0000013033ef8560_1 .array/port v0000013033ef8560, 1;
v0000013033ef8560_2 .array/port v0000013033ef8560, 2;
v0000013033ef8560_3 .array/port v0000013033ef8560, 3;
E_0000013033df4380/0 .event anyedge, v0000013033ef8560_0, v0000013033ef8560_1, v0000013033ef8560_2, v0000013033ef8560_3;
v0000013033ef8b00_0 .array/port v0000013033ef8b00, 0;
v0000013033ef8b00_1 .array/port v0000013033ef8b00, 1;
v0000013033ef8b00_2 .array/port v0000013033ef8b00, 2;
E_0000013033df4380/1 .event anyedge, v0000013033ef8920_0, v0000013033ef8b00_0, v0000013033ef8b00_1, v0000013033ef8b00_2;
v0000013033ef8b00_3 .array/port v0000013033ef8b00, 3;
v0000013033ef6d00_0 .array/port v0000013033ef6d00, 0;
v0000013033ef6d00_1 .array/port v0000013033ef6d00, 1;
v0000013033ef6d00_2 .array/port v0000013033ef6d00, 2;
E_0000013033df4380/2 .event anyedge, v0000013033ef8b00_3, v0000013033ef6d00_0, v0000013033ef6d00_1, v0000013033ef6d00_2;
v0000013033ef6d00_3 .array/port v0000013033ef6d00, 3;
E_0000013033df4380/3 .event anyedge, v0000013033ef6d00_3, v0000013033ef7d40_0, v0000013033ef8d80_0, v0000013033ef8d80_1;
E_0000013033df4380/4 .event anyedge, v0000013033ef8d80_2, v0000013033ef8d80_3, v0000013033ef70c0_0, v0000013033ef82e0_0;
E_0000013033df4380/5 .event anyedge, v0000013033ef82e0_1, v0000013033ef82e0_2, v0000013033ef82e0_3, v0000013033ef8ba0_0;
E_0000013033df4380/6 .event anyedge, v0000013033ef6bc0_0, v0000013033ef6bc0_1, v0000013033ef6bc0_2, v0000013033ef6bc0_3;
v0000013033ef77a0_0 .array/port v0000013033ef77a0, 0;
v0000013033ef77a0_1 .array/port v0000013033ef77a0, 1;
v0000013033ef77a0_2 .array/port v0000013033ef77a0, 2;
v0000013033ef77a0_3 .array/port v0000013033ef77a0, 3;
E_0000013033df4380/7 .event anyedge, v0000013033ef77a0_0, v0000013033ef77a0_1, v0000013033ef77a0_2, v0000013033ef77a0_3;
v0000013033ef6f80_0 .array/port v0000013033ef6f80, 0;
v0000013033ef6f80_1 .array/port v0000013033ef6f80, 1;
v0000013033ef6f80_2 .array/port v0000013033ef6f80, 2;
v0000013033ef6f80_3 .array/port v0000013033ef6f80, 3;
E_0000013033df4380/8 .event anyedge, v0000013033ef6f80_0, v0000013033ef6f80_1, v0000013033ef6f80_2, v0000013033ef6f80_3;
E_0000013033df4380 .event/or E_0000013033df4380/0, E_0000013033df4380/1, E_0000013033df4380/2, E_0000013033df4380/3, E_0000013033df4380/4, E_0000013033df4380/5, E_0000013033df4380/6, E_0000013033df4380/7, E_0000013033df4380/8;
E_0000013033df5180/0 .event anyedge, v0000013033ef6b20_0, v0000013033ef6b20_1, v0000013033ef6b20_2, v0000013033ef6b20_3;
E_0000013033df5180/1 .event anyedge, v0000013033ef6d00_0, v0000013033ef6d00_1, v0000013033ef6d00_2, v0000013033ef6d00_3;
E_0000013033df5180/2 .event anyedge, v0000013033ef7ca0_0, v0000013033ef7ca0_1, v0000013033ef7ca0_2, v0000013033ef7ca0_3;
E_0000013033df5180/3 .event anyedge, v0000013033ef8b00_0, v0000013033ef8b00_1, v0000013033ef8b00_2, v0000013033ef8b00_3;
E_0000013033df5180 .event/or E_0000013033df5180/0, E_0000013033df5180/1, E_0000013033df5180/2, E_0000013033df5180/3;
L_0000013033f6e440 .part o0000013033e85578, 0, 8;
L_0000013033f6be20 .part o0000013033e85578, 8, 8;
L_0000013033f6bec0 .part o0000013033e85578, 16, 8;
L_0000013033f6c500 .part o0000013033e85578, 24, 8;
S_00000130338bad40 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 9 150, 9 150 0, S_000001303393eda0;
 .timescale -9 -12;
v0000013033e7c850_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_00000130338bad40
v0000013033e7d9d0_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7d9d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000013033e7d9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000013033e7c850_0;
    %load/vec4 v0000013033e7d9d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0000013033e7d9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033e7d9d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000130338baed0 .scope function.vec4.s32, "napot_end" "napot_end" 9 139, 9 139 0, S_000001303393eda0;
 .timescale -9 -12;
v0000013033e7da70_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_00000130338baed0
v0000013033e7c990_0 .var "size", 31 0;
v0000013033e7cad0_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v0000013033e7da70_0;
    %store/vec4 v0000013033e7c850_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_00000130338bad40;
    %store/vec4 v0000013033e7cad0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000013033e7cad0_0;
    %shiftl 4;
    %store/vec4 v0000013033e7c990_0, 0, 32;
    %load/vec4 v0000013033e7da70_0;
    %store/vec4 v0000013033e38e10_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_00000130338bb060;
    %load/vec4 v0000013033e7c990_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_00000130338bb060 .scope function.vec4.s32, "napot_start" "napot_start" 9 128, 9 128 0, S_000001303393eda0;
 .timescale -9 -12;
v0000013033e38e10_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_00000130338bb060
v0000013033ef8100_0 .var "size", 31 0;
v0000013033ef7340_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v0000013033e38e10_0;
    %store/vec4 v0000013033e7c850_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_00000130338bad40;
    %store/vec4 v0000013033ef7340_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000013033ef7340_0;
    %shiftl 4;
    %store/vec4 v0000013033ef8100_0, 0, 32;
    %load/vec4 v0000013033e38e10_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000013033ef8100_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v0000013033ef8100_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_0000013033e7dec0 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 9 74, 9 74 0, S_000001303393eda0;
 .timescale -9 -12;
P_0000013033df4480 .param/l "i" 0 9 74, +C4<00>;
L_0000013033f6d220 .part L_0000013033f6e440, 7, 1;
L_0000013033f6e080 .part L_0000013033f6e440, 3, 2;
L_0000013033f6ca00 .part L_0000013033f6e440, 2, 1;
L_0000013033f6c460 .part L_0000013033f6e440, 1, 1;
L_0000013033f6dae0 .part L_0000013033f6e440, 0, 1;
S_0000013033e7e500 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 9 74, 9 74 0, S_000001303393eda0;
 .timescale -9 -12;
P_0000013033df4600 .param/l "i" 0 9 74, +C4<01>;
L_0000013033f6caa0 .part L_0000013033f6be20, 7, 1;
L_0000013033f6de00 .part L_0000013033f6be20, 3, 2;
L_0000013033f6d680 .part L_0000013033f6be20, 2, 1;
L_0000013033f6dea0 .part L_0000013033f6be20, 1, 1;
L_0000013033f6cb40 .part L_0000013033f6be20, 0, 1;
S_0000013033e7e9b0 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 9 74, 9 74 0, S_000001303393eda0;
 .timescale -9 -12;
P_0000013033df4640 .param/l "i" 0 9 74, +C4<010>;
L_0000013033f6d860 .part L_0000013033f6bec0, 7, 1;
L_0000013033f6d900 .part L_0000013033f6bec0, 3, 2;
L_0000013033f6d360 .part L_0000013033f6bec0, 2, 1;
L_0000013033f6cd20 .part L_0000013033f6bec0, 1, 1;
L_0000013033f6d7c0 .part L_0000013033f6bec0, 0, 1;
S_0000013033e7e050 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 9 74, 9 74 0, S_000001303393eda0;
 .timescale -9 -12;
P_0000013033df4680 .param/l "i" 0 9 74, +C4<011>;
L_0000013033f6d9a0 .part L_0000013033f6c500, 7, 1;
L_0000013033f6cbe0 .part L_0000013033f6c500, 3, 2;
L_0000013033f6c8c0 .part L_0000013033f6c500, 2, 1;
L_0000013033f6e580 .part L_0000013033f6c500, 1, 1;
L_0000013033f6db80 .part L_0000013033f6c500, 0, 1;
S_00000130338fdcc0 .scope module, "return_address_stack" "return_address_stack" 10 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_000001303387fd40 .param/l "ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000100000>;
P_000001303387fd78 .param/l "STACK_DEPTH" 0 10 9, +C4<00000000000000000000000000010000>;
L_0000013033e4e220 .functor BUFZ 32, L_0000013033f6cc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000013033e85de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000013033e4d570 .functor BUFZ 1, o0000013033e85de8, C4<0>, C4<0>, C4<0>;
o0000013033e85e18 .functor BUFZ 1, C4<z>; HiZ drive
L_0000013033e4d5e0 .functor BUFZ 1, o0000013033e85e18, C4<0>, C4<0>, C4<0>;
v0000013033ef87e0_0 .net *"_ivl_0", 31 0, L_0000013033f6cc80;  1 drivers
v0000013033ef8c40_0 .net *"_ivl_10", 5 0, L_0000013033f6d0e0;  1 drivers
L_0000013033f0f858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013033ef8ec0_0 .net *"_ivl_13", 0 0, L_0000013033f0f858;  1 drivers
L_0000013033f0f8a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000013033ef7e80_0 .net/2u *"_ivl_16", 3 0, L_0000013033f0f8a0;  1 drivers
v0000013033ef8380_0 .net *"_ivl_2", 4 0, L_0000013033f6cdc0;  1 drivers
L_0000013033f0f7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013033ef7f20_0 .net *"_ivl_5", 0 0, L_0000013033f0f7c8;  1 drivers
L_0000013033f0f810 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000013033ef7980_0 .net/2u *"_ivl_6", 4 0, L_0000013033f0f810;  1 drivers
v0000013033ef7160_0 .net *"_ivl_8", 4 0, L_0000013033f6ce60;  1 drivers
o0000013033e85d58 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef75c0_0 .net "clk", 0 0, o0000013033e85d58;  0 drivers
v0000013033ef7200_0 .net "do_pop", 0 0, L_0000013033e4d5e0;  1 drivers
v0000013033ef7700_0 .net "do_push", 0 0, L_0000013033e4d570;  1 drivers
v0000013033ef72a0_0 .net "ex_is_call", 0 0, o0000013033e85de8;  0 drivers
v0000013033ef73e0_0 .net "ex_is_return", 0 0, o0000013033e85e18;  0 drivers
o0000013033e85e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef6da0_0 .net "ex_mispredict", 0 0, o0000013033e85e48;  0 drivers
o0000013033e85e78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000013033ef7b60_0 .net "ex_ras_ptr", 3 0, o0000013033e85e78;  0 drivers
o0000013033e85ea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ef8ce0_0 .net "ex_return_addr", 31 0, o0000013033e85ea8;  0 drivers
v0000013033ef8e20_0 .var/i "i", 31 0;
o0000013033e85f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef6ee0_0 .net "is_call", 0 0, o0000013033e85f08;  0 drivers
o0000013033e85f38 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef8f60_0 .net "is_return", 0 0, o0000013033e85f38;  0 drivers
o0000013033e85f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013033ef68a0_0 .net "pc", 31 0, o0000013033e85f68;  0 drivers
v0000013033ef7a20_0 .net "ras_predict", 31 0, L_0000013033e4e220;  1 drivers
v0000013033ef6940_0 .var "ras_ptr", 3 0;
v0000013033ef69e0 .array "ras_stack", 15 0, 31 0;
v0000013033ef7c00_0 .net "ras_valid", 0 0, L_0000013033f6d400;  1 drivers
o0000013033e86028 .functor BUFZ 1, C4<z>; HiZ drive
v0000013033ef7020_0 .net "rst_n", 0 0, o0000013033e86028;  0 drivers
v0000013033ef7480 .array "spec_ptr_stack", 15 0, 3 0;
E_0000013033df5ec0/0 .event negedge, v0000013033ef7020_0;
E_0000013033df5ec0/1 .event posedge, v0000013033ef75c0_0;
E_0000013033df5ec0 .event/or E_0000013033df5ec0/0, E_0000013033df5ec0/1;
L_0000013033f6cc80 .array/port v0000013033ef69e0, L_0000013033f6d0e0;
L_0000013033f6cdc0 .concat [ 4 1 0 0], v0000013033ef6940_0, L_0000013033f0f7c8;
L_0000013033f6ce60 .arith/sub 5, L_0000013033f6cdc0, L_0000013033f0f810;
L_0000013033f6d0e0 .concat [ 5 1 0 0], L_0000013033f6ce60, L_0000013033f0f858;
L_0000013033f6d400 .cmp/ne 4, v0000013033ef6940_0, L_0000013033f0f8a0;
S_00000130338fde50 .scope module, "tb_beq_debug" "tb_beq_debug" 11 7;
 .timescale -9 -12;
L_0000013033e4e290 .functor BUFZ 32, L_0000013033f6d4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4e370 .functor BUFZ 32, L_0000013033f6e620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4e990 .functor BUFZ 32, v0000013033f011f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4e6f0 .functor BUFZ 5, v0000013033efdc30_0, C4<00000>, C4<00000>, C4<00000>;
v0000013033f0b7b0_1 .array/port v0000013033f0b7b0, 1;
L_0000013033e4ea00 .functor BUFZ 32, v0000013033f0b7b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013033f0b7b0_5 .array/port v0000013033f0b7b0, 5;
L_0000013033e4ea70 .functor BUFZ 32, v0000013033f0b7b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013033f0e2d0_0 .net *"_ivl_0", 31 0, L_0000013033f6d4a0;  1 drivers
v0000013033f0ca70_0 .net *"_ivl_10", 31 0, L_0000013033f6e620;  1 drivers
v0000013033f0d470_0 .net *"_ivl_13", 9 0, L_0000013033f6ebc0;  1 drivers
v0000013033f0d5b0_0 .net *"_ivl_14", 11 0, L_0000013033f6e800;  1 drivers
L_0000013033f0f930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033f0ccf0_0 .net *"_ivl_17", 1 0, L_0000013033f0f930;  1 drivers
v0000013033f0be90_0 .net *"_ivl_3", 9 0, L_0000013033f6d540;  1 drivers
v0000013033f0e050_0 .net *"_ivl_4", 11 0, L_0000013033f6d5e0;  1 drivers
L_0000013033f0f8e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033f0ced0_0 .net *"_ivl_7", 1 0, L_0000013033f0f8e8;  1 drivers
v0000013033f0d3d0_0 .var "clk", 0 0;
v0000013033f0c430 .array "dmem", 1023 0, 31 0;
v0000013033f0bf30_0 .net "dmem_addr", 31 0, L_0000013033e4e530;  1 drivers
v0000013033f0d650_0 .net "dmem_rdata", 31 0, L_0000013033e4e370;  1 drivers
v0000013033f0da10_0 .net "dmem_re", 0 0, L_0000013033e4e8b0;  1 drivers
v0000013033f0c4d0_0 .net "dmem_wdata", 31 0, L_0000013033e4e7d0;  1 drivers
v0000013033f0c570_0 .net "dmem_we", 0 0, L_0000013033e4e840;  1 drivers
v0000013033f0c610_0 .var/i "i", 31 0;
v0000013033f0d6f0_0 .net "id_ex_rd", 4 0, L_0000013033e4e6f0;  1 drivers
v0000013033f0c6b0_0 .net "if_id_instr", 31 0, L_0000013033e4e990;  1 drivers
v0000013033f0c750 .array "imem", 1023 0, 31 0;
v0000013033f0c7f0_0 .net "imem_addr", 31 0, L_0000013033e4e450;  1 drivers
v0000013033f0c890_0 .net "imem_data", 31 0, L_0000013033e4e290;  1 drivers
v0000013033f0d790_0 .var "rst_n", 0 0;
v0000013033f0ec30_0 .net "x1_val", 31 0, L_0000013033e4ea00;  1 drivers
v0000013033f0e5f0_0 .net "x5_val", 31 0, L_0000013033e4ea70;  1 drivers
E_0000013033df5600 .event posedge, v0000013033f02190_0;
L_0000013033f6d4a0 .array/port v0000013033f0c750, L_0000013033f6d5e0;
L_0000013033f6d540 .part L_0000013033e4e450, 2, 10;
L_0000013033f6d5e0 .concat [ 10 2 0 0], L_0000013033f6d540, L_0000013033f0f8e8;
L_0000013033f6e620 .array/port v0000013033f0c430, L_0000013033f6e800;
L_0000013033f6ebc0 .part L_0000013033e4e530, 2, 10;
L_0000013033f6e800 .concat [ 10 2 0 0], L_0000013033f6ebc0, L_0000013033f0f930;
S_0000013033e7e370 .scope module, "u_cpu" "riscv_cpu_top" 11 44, 12 6 0, S_00000130338fde50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_0000013033e4eae0 .functor BUFZ 1, L_0000013033e4c9a0, C4<0>, C4<0>, C4<0>;
L_0000013033e4e920 .functor BUFZ 32, v0000013033f03f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033f0fa50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000013033f0a630_0 .net/2u *"_ivl_0", 31 0, L_0000013033f0fa50;  1 drivers
v0000013033f0af90_0 .net "clk", 0 0, v0000013033f0d3d0_0;  1 drivers
v0000013033f0b2b0_0 .net "dmem_addr", 31 0, L_0000013033e4e530;  alias, 1 drivers
v0000013033f0a590_0 .net "dmem_rdata", 31 0, L_0000013033e4e370;  alias, 1 drivers
v0000013033f0bb70_0 .net "dmem_re", 0 0, L_0000013033e4e8b0;  alias, 1 drivers
v0000013033f0bc10_0 .net "dmem_wdata", 31 0, L_0000013033e4e7d0;  alias, 1 drivers
v0000013033f0bd50_0 .net "dmem_we", 0 0, L_0000013033e4e840;  alias, 1 drivers
v0000013033f09730_0 .net "ex_mem_alu_result", 31 0, v0000013033f040d0_0;  1 drivers
v0000013033f0a4f0_0 .net "ex_mem_branch_taken", 0 0, L_0000013033e4c9a0;  1 drivers
v0000013033f097d0_0 .net "ex_mem_branch_target", 31 0, v0000013033f03f90_0;  1 drivers
v0000013033f09690_0 .net "ex_mem_mem_read", 0 0, v0000013033f02370_0;  1 drivers
v0000013033f09870_0 .net "ex_mem_mem_to_reg", 0 0, v0000013033f03270_0;  1 drivers
v0000013033f0adb0_0 .net "ex_mem_mem_write", 0 0, v0000013033f03950_0;  1 drivers
v0000013033f09ff0_0 .net "ex_mem_pc_plus4", 31 0, v0000013033f03770_0;  1 drivers
v0000013033f0a270_0 .net "ex_mem_rd_addr", 4 0, v0000013033f02ff0_0;  1 drivers
v0000013033f0a3b0_0 .net "ex_mem_reg_write", 0 0, v0000013033f02f50_0;  1 drivers
v0000013033f0a450_0 .net "ex_mem_rs2_data", 31 0, v0000013033f03db0_0;  1 drivers
v0000013033f0a770_0 .net "forward_a_ex", 1 0, v0000013033f03450_0;  1 drivers
v0000013033f0a810_0 .net "forward_a_id", 1 0, v0000013033f03c70_0;  1 drivers
v0000013033f0a8b0_0 .net "forward_b_ex", 1 0, v0000013033f03d10_0;  1 drivers
v0000013033f0e4b0_0 .net "forward_b_id", 1 0, v0000013033f03e50_0;  1 drivers
v0000013033f0dbf0_0 .net "id_ex_alu_op", 5 0, v0000013033efe310_0;  1 drivers
v0000013033f0e370_0 .net "id_ex_alu_src_a", 0 0, v0000013033efe4f0_0;  1 drivers
v0000013033f0de70_0 .net "id_ex_alu_src_b", 0 0, v0000013033efd0f0_0;  1 drivers
v0000013033f0db50_0 .net "id_ex_branch", 0 0, v0000013033efee50_0;  1 drivers
v0000013033f0c110_0 .net "id_ex_flush", 0 0, v0000013033f04530_0;  1 drivers
v0000013033f0e0f0_0 .net "id_ex_imm", 31 0, v0000013033efeb30_0;  1 drivers
v0000013033f0bfd0_0 .net "id_ex_jump", 0 0, v0000013033efe130_0;  1 drivers
v0000013033f0cb10_0 .net "id_ex_mem_read", 0 0, v0000013033efe770_0;  1 drivers
v0000013033f0e550_0 .net "id_ex_mem_to_reg", 0 0, v0000013033efd870_0;  1 drivers
v0000013033f0e190_0 .net "id_ex_mem_write", 0 0, v0000013033efeef0_0;  1 drivers
v0000013033f0dc90_0 .net "id_ex_pc", 31 0, v0000013033eff2b0_0;  1 drivers
v0000013033f0d0b0_0 .net "id_ex_pc_plus4", 31 0, v0000013033efdb90_0;  1 drivers
v0000013033f0dab0_0 .net "id_ex_rd_addr", 4 0, v0000013033efdc30_0;  1 drivers
v0000013033f0c930_0 .net "id_ex_reg_write", 0 0, v0000013033efd690_0;  1 drivers
v0000013033f0d1f0_0 .net "id_ex_rs1_addr", 4 0, v0000013033efdeb0_0;  1 drivers
v0000013033f0d330_0 .net "id_ex_rs1_data", 31 0, v0000013033efce70_0;  1 drivers
v0000013033f0c1b0_0 .net "id_ex_rs2_addr", 4 0, v0000013033efd410_0;  1 drivers
v0000013033f0dd30_0 .net "id_ex_rs2_data", 31 0, v0000013033eff990_0;  1 drivers
v0000013033f0ddd0_0 .net "if_id_instr", 31 0, v0000013033f011f0_0;  1 drivers
v0000013033f0c250_0 .net "if_id_pc", 31 0, v0000013033f01b50_0;  1 drivers
v0000013033f0c2f0_0 .net "if_id_pc_plus4", 31 0, v0000013033f00930_0;  1 drivers
v0000013033f0e410_0 .net "if_id_stall", 0 0, v0000013033f047b0_0;  1 drivers
v0000013033f0d8d0_0 .net "imem_addr", 31 0, L_0000013033e4e450;  alias, 1 drivers
v0000013033f0cbb0_0 .net "imem_data", 31 0, L_0000013033e4e290;  alias, 1 drivers
v0000013033f0cf70_0 .net "mem_wb_alu_result", 31 0, v0000013033eff710_0;  1 drivers
v0000013033f0df10_0 .net "mem_wb_mem_data", 31 0, v0000013033f00390_0;  1 drivers
v0000013033f0cd90_0 .net "mem_wb_mem_to_reg", 0 0, v0000013033eff5d0_0;  1 drivers
v0000013033f0d010_0 .net "mem_wb_pc_plus4", 31 0, v0000013033f00430_0;  1 drivers
v0000013033f0d830_0 .net "mem_wb_rd_addr", 4 0, v0000013033f0a090_0;  1 drivers
v0000013033f0d150_0 .net "mem_wb_reg_write", 0 0, v0000013033f09e10_0;  1 drivers
v0000013033f0c070_0 .net "pc_src", 0 0, L_0000013033e4eae0;  1 drivers
v0000013033f0d290_0 .net "pc_stall", 0 0, v0000013033f04b70_0;  1 drivers
v0000013033f0d510_0 .net "pc_target", 31 0, L_0000013033e4e920;  1 drivers
v0000013033f0c9d0_0 .net "rf_rd_addr", 4 0, L_0000013033e4eb50;  1 drivers
v0000013033f0bdf0_0 .net "rf_rd_data", 31 0, L_0000013033f67320;  1 drivers
v0000013033f0ce30_0 .net "rf_reg_write", 0 0, L_0000013033e4e680;  1 drivers
v0000013033f0dfb0_0 .net "rf_rs1_addr", 4 0, L_0000013033f6ec60;  1 drivers
v0000013033f0c390_0 .net "rf_rs1_data", 31 0, L_0000013033f67500;  1 drivers
v0000013033f0e230_0 .net "rf_rs2_addr", 4 0, L_0000013033f6ed00;  1 drivers
v0000013033f0d970_0 .net "rf_rs2_data", 31 0, L_0000013033f67960;  1 drivers
v0000013033f0cc50_0 .net "rst_n", 0 0, v0000013033f0d790_0;  1 drivers
L_0000013033f6eb20 .arith/sub 32, v0000013033f03770_0, L_0000013033f0fa50;
L_0000013033f68540 .part v0000013033f011f0_0, 15, 5;
L_0000013033f67a00 .part v0000013033f011f0_0, 20, 5;
S_0000013033e7e1e0 .scope module, "u_ex_stage" "ex_stage" 12 159, 13 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_0000013033e4c8c0 .functor AND 1, v0000013033efee50_0, v0000013033f034f0_0, C4<1>, C4<1>;
L_0000013033e4c9a0 .functor OR 1, L_0000013033e4c8c0, v0000013033efe130_0, C4<0>, C4<0>;
L_0000013033f0fbb8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013033ef9be0_0 .net/2u *"_ivl_0", 1 0, L_0000013033f0fbb8;  1 drivers
L_0000013033f0fc48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013033ef9c80_0 .net/2u *"_ivl_12", 1 0, L_0000013033f0fc48;  1 drivers
v0000013033ef9d20_0 .net *"_ivl_14", 0 0, L_0000013033f67e60;  1 drivers
L_0000013033f0fc90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013033ef9dc0_0 .net/2u *"_ivl_16", 1 0, L_0000013033f0fc90;  1 drivers
v0000013033ef9f00_0 .net *"_ivl_18", 0 0, L_0000013033f67000;  1 drivers
v0000013033f02050_0 .net *"_ivl_2", 0 0, L_0000013033f68fe0;  1 drivers
v0000013033f01fb0_0 .net *"_ivl_20", 31 0, L_0000013033f67c80;  1 drivers
v0000013033f04030_0 .net *"_ivl_34", 0 0, L_0000013033e4c8c0;  1 drivers
L_0000013033f0fc00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013033f02cd0_0 .net/2u *"_ivl_4", 1 0, L_0000013033f0fc00;  1 drivers
v0000013033f02d70_0 .net *"_ivl_6", 0 0, L_0000013033f670a0;  1 drivers
v0000013033f038b0_0 .net *"_ivl_8", 31 0, L_0000013033f694e0;  1 drivers
v0000013033f020f0_0 .net "alu_a_final", 31 0, L_0000013033f678c0;  1 drivers
v0000013033f02870_0 .net "alu_a_src", 31 0, L_0000013033f69580;  1 drivers
v0000013033f02910_0 .net "alu_b_final", 31 0, L_0000013033f68720;  1 drivers
v0000013033f02550_0 .net "alu_op", 5 0, v0000013033efe310_0;  alias, 1 drivers
v0000013033f029b0_0 .net "alu_result", 31 0, v0000013033ef9b40_0;  1 drivers
v0000013033f040d0_0 .var "alu_result_out", 31 0;
v0000013033f031d0_0 .net "alu_src_a", 0 0, v0000013033efe4f0_0;  alias, 1 drivers
v0000013033f04170_0 .net "alu_src_b", 0 0, v0000013033efd0f0_0;  alias, 1 drivers
v0000013033f02230_0 .net "branch", 0 0, v0000013033efee50_0;  alias, 1 drivers
v0000013033f034f0_0 .var "branch_cond", 0 0;
v0000013033f02a50_0 .net "branch_taken_out", 0 0, L_0000013033e4c9a0;  alias, 1 drivers
v0000013033f03f90_0 .var "branch_target_out", 31 0;
v0000013033f02190_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f042b0_0 .net "forward_a_sel", 1 0, v0000013033f03450_0;  alias, 1 drivers
v0000013033f03130_0 .net "forward_b_sel", 1 0, v0000013033f03d10_0;  alias, 1 drivers
v0000013033f03810_0 .net "forward_mem_data", 31 0, v0000013033f040d0_0;  alias, 1 drivers
v0000013033f03310_0 .net "forward_wb_data", 31 0, L_0000013033f67320;  alias, 1 drivers
v0000013033f022d0_0 .net "imm", 31 0, v0000013033efeb30_0;  alias, 1 drivers
v0000013033f03590_0 .net "jump", 0 0, v0000013033efe130_0;  alias, 1 drivers
v0000013033f03a90_0 .net "mem_read", 0 0, v0000013033efe770_0;  alias, 1 drivers
v0000013033f02370_0 .var "mem_read_out", 0 0;
v0000013033f04210_0 .net "mem_to_reg", 0 0, v0000013033efd870_0;  alias, 1 drivers
v0000013033f03270_0 .var "mem_to_reg_out", 0 0;
v0000013033f043f0_0 .net "mem_write", 0 0, v0000013033efeef0_0;  alias, 1 drivers
v0000013033f03950_0 .var "mem_write_out", 0 0;
v0000013033f039f0_0 .net "pc", 31 0, v0000013033eff2b0_0;  alias, 1 drivers
v0000013033f036d0_0 .net "pc_plus4", 31 0, v0000013033efdb90_0;  alias, 1 drivers
v0000013033f03770_0 .var "pc_plus4_out", 31 0;
v0000013033f033b0_0 .net "rd_addr", 4 0, v0000013033efdc30_0;  alias, 1 drivers
v0000013033f02ff0_0 .var "rd_addr_out", 4 0;
v0000013033f03b30_0 .net "reg_write", 0 0, v0000013033efd690_0;  alias, 1 drivers
v0000013033f02f50_0 .var "reg_write_out", 0 0;
v0000013033f04350_0 .net "rs1_addr", 4 0, v0000013033efdeb0_0;  alias, 1 drivers
v0000013033f03630_0 .net "rs1_data", 31 0, v0000013033efce70_0;  alias, 1 drivers
v0000013033f02af0_0 .net "rs1_eq_rs2", 0 0, L_0000013033f67f00;  1 drivers
v0000013033f02410_0 .net "rs1_lt_rs2_signed", 0 0, L_0000013033f67280;  1 drivers
v0000013033f024b0_0 .net "rs1_lt_rs2_unsigned", 0 0, L_0000013033f66f60;  1 drivers
v0000013033f02e10_0 .net "rs2_addr", 4 0, v0000013033efd410_0;  alias, 1 drivers
v0000013033f03bd0_0 .net "rs2_data", 31 0, v0000013033eff990_0;  alias, 1 drivers
v0000013033f03db0_0 .var "rs2_data_out", 31 0;
v0000013033f025f0_0 .net "rs2_fwd", 31 0, L_0000013033f66e20;  1 drivers
v0000013033f04490_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
E_0000013033df5b80/0 .event negedge, v0000013033f04490_0;
E_0000013033df5b80/1 .event posedge, v0000013033f02190_0;
E_0000013033df5b80 .event/or E_0000013033df5b80/0, E_0000013033df5b80/1;
E_0000013033df5f40 .event anyedge, v0000013033f03590_0, v0000013033ef9280_0, v0000013033ef9b40_0;
E_0000013033df5bc0 .event anyedge, v0000013033ef9280_0, v0000013033f02af0_0, v0000013033f02410_0, v0000013033f024b0_0;
L_0000013033f68fe0 .cmp/eq 2, v0000013033f03450_0, L_0000013033f0fbb8;
L_0000013033f670a0 .cmp/eq 2, v0000013033f03450_0, L_0000013033f0fc00;
L_0000013033f694e0 .functor MUXZ 32, v0000013033efce70_0, L_0000013033f67320, L_0000013033f670a0, C4<>;
L_0000013033f69580 .functor MUXZ 32, L_0000013033f694e0, v0000013033f040d0_0, L_0000013033f68fe0, C4<>;
L_0000013033f67e60 .cmp/eq 2, v0000013033f03d10_0, L_0000013033f0fc48;
L_0000013033f67000 .cmp/eq 2, v0000013033f03d10_0, L_0000013033f0fc90;
L_0000013033f67c80 .functor MUXZ 32, v0000013033eff990_0, L_0000013033f67320, L_0000013033f67000, C4<>;
L_0000013033f66e20 .functor MUXZ 32, L_0000013033f67c80, v0000013033f040d0_0, L_0000013033f67e60, C4<>;
L_0000013033f678c0 .functor MUXZ 32, L_0000013033f69580, v0000013033eff2b0_0, v0000013033efe4f0_0, C4<>;
L_0000013033f68720 .functor MUXZ 32, L_0000013033f66e20, v0000013033efeb30_0, v0000013033efd0f0_0, C4<>;
L_0000013033f67f00 .cmp/eq 32, L_0000013033f69580, L_0000013033f66e20;
L_0000013033f67280 .cmp/gt.s 32, L_0000013033f66e20, L_0000013033f69580;
L_0000013033f66f60 .cmp/gt 32, L_0000013033f66e20, L_0000013033f69580;
S_0000013033e7eb40 .scope module, "alu" "ALU" 13 70, 14 7 0, S_0000013033e7e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_0000013033efc860 .param/l "ALU_ADD" 1 14 15, C4<000000>;
P_0000013033efc898 .param/l "ALU_AND" 1 14 17, C4<000010>;
P_0000013033efc8d0 .param/l "ALU_AUIPC" 1 14 26, C4<010001>;
P_0000013033efc908 .param/l "ALU_DIV" 1 14 36, C4<100100>;
P_0000013033efc940 .param/l "ALU_DIVU" 1 14 37, C4<100101>;
P_0000013033efc978 .param/l "ALU_JAL" 1 14 27, C4<010010>;
P_0000013033efc9b0 .param/l "ALU_JALR" 1 14 28, C4<010011>;
P_0000013033efc9e8 .param/l "ALU_LUI" 1 14 25, C4<010000>;
P_0000013033efca20 .param/l "ALU_MUL" 1 14 32, C4<100000>;
P_0000013033efca58 .param/l "ALU_MULH" 1 14 33, C4<100001>;
P_0000013033efca90 .param/l "ALU_MULHSU" 1 14 34, C4<100010>;
P_0000013033efcac8 .param/l "ALU_MULHU" 1 14 35, C4<100011>;
P_0000013033efcb00 .param/l "ALU_OR" 1 14 18, C4<000011>;
P_0000013033efcb38 .param/l "ALU_PASS_B" 1 14 29, C4<011000>;
P_0000013033efcb70 .param/l "ALU_REM" 1 14 38, C4<100110>;
P_0000013033efcba8 .param/l "ALU_REMU" 1 14 39, C4<100111>;
P_0000013033efcbe0 .param/l "ALU_SLL" 1 14 20, C4<000101>;
P_0000013033efcc18 .param/l "ALU_SLT" 1 14 23, C4<001000>;
P_0000013033efcc50 .param/l "ALU_SLTU" 1 14 24, C4<001001>;
P_0000013033efcc88 .param/l "ALU_SRA" 1 14 22, C4<000111>;
P_0000013033efccc0 .param/l "ALU_SRL" 1 14 21, C4<000110>;
P_0000013033efccf8 .param/l "ALU_SUB" 1 14 16, C4<000001>;
P_0000013033efcd30 .param/l "ALU_XOR" 1 14 19, C4<000100>;
v0000013033ef8240_0 .net/s *"_ivl_0", 63 0, L_0000013033f68860;  1 drivers
v0000013033ef7fc0_0 .net *"_ivl_10", 32 0, L_0000013033f691c0;  1 drivers
v0000013033ef81a0_0 .net/s *"_ivl_12", 63 0, L_0000013033f67780;  1 drivers
v0000013033efa0e0_0 .net *"_ivl_16", 63 0, L_0000013033f69260;  1 drivers
L_0000013033f0fd20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ef96e0_0 .net *"_ivl_19", 31 0, L_0000013033f0fd20;  1 drivers
v0000013033ef95a0_0 .net/s *"_ivl_2", 63 0, L_0000013033f68e00;  1 drivers
v0000013033efa400_0 .net *"_ivl_20", 63 0, L_0000013033f67dc0;  1 drivers
L_0000013033f0fd68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033efa220_0 .net *"_ivl_23", 31 0, L_0000013033f0fd68;  1 drivers
L_0000013033f0fdb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033efa180_0 .net/2u *"_ivl_26", 31 0, L_0000013033f0fdb0;  1 drivers
v0000013033ef9780_0 .net *"_ivl_28", 0 0, L_0000013033f68ae0;  1 drivers
L_0000013033f0fdf8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000013033efa2c0_0 .net/2u *"_ivl_30", 31 0, L_0000013033f0fdf8;  1 drivers
v0000013033ef91e0_0 .net *"_ivl_32", 31 0, L_0000013033f671e0;  1 drivers
L_0000013033f0fe40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ef9820_0 .net/2u *"_ivl_36", 31 0, L_0000013033f0fe40;  1 drivers
v0000013033efa5e0_0 .net *"_ivl_38", 0 0, L_0000013033f68ea0;  1 drivers
L_0000013033f0fe88 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000013033efa360_0 .net/2u *"_ivl_40", 31 0, L_0000013033f0fe88;  1 drivers
v0000013033efa040_0 .net *"_ivl_42", 31 0, L_0000013033f68f40;  1 drivers
L_0000013033f0fed0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033efa4a0_0 .net/2u *"_ivl_46", 31 0, L_0000013033f0fed0;  1 drivers
v0000013033ef9320_0 .net *"_ivl_48", 0 0, L_0000013033f693a0;  1 drivers
v0000013033efa720_0 .net *"_ivl_50", 31 0, L_0000013033f68040;  1 drivers
L_0000013033f0ff18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033ef9e60_0 .net/2u *"_ivl_54", 31 0, L_0000013033f0ff18;  1 drivers
v0000013033efa680_0 .net *"_ivl_56", 0 0, L_0000013033f66ec0;  1 drivers
v0000013033efa540_0 .net *"_ivl_58", 31 0, L_0000013033f682c0;  1 drivers
v0000013033ef90a0_0 .net/s *"_ivl_6", 63 0, L_0000013033f68d60;  1 drivers
L_0000013033f0fcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013033ef9140_0 .net/2u *"_ivl_8", 0 0, L_0000013033f0fcd8;  1 drivers
v0000013033ef98c0_0 .net "a", 31 0, L_0000013033f678c0;  alias, 1 drivers
v0000013033ef9280_0 .net "alu_op", 5 0, v0000013033efe310_0;  alias, 1 drivers
v0000013033ef93c0_0 .net "b", 31 0, L_0000013033f68720;  alias, 1 drivers
v0000013033ef9960_0 .net/s "div_signed", 31 0, L_0000013033f67140;  1 drivers
v0000013033ef9fa0_0 .net "div_unsigned", 31 0, L_0000013033f689a0;  1 drivers
v0000013033ef9460_0 .net/s "mul_mixed", 63 0, L_0000013033f67d20;  1 drivers
v0000013033ef9500_0 .net/s "mul_signed", 63 0, L_0000013033f68220;  1 drivers
v0000013033ef9640_0 .net "mul_unsigned", 63 0, L_0000013033f68680;  1 drivers
v0000013033ef9a00_0 .net/s "rem_signed", 31 0, L_0000013033f69300;  1 drivers
v0000013033ef9aa0_0 .net "rem_unsigned", 31 0, L_0000013033f68900;  1 drivers
v0000013033ef9b40_0 .var "result", 31 0;
E_0000013033df5c40/0 .event anyedge, v0000013033ef9280_0, v0000013033ef98c0_0, v0000013033ef93c0_0, v0000013033ef9500_0;
E_0000013033df5c40/1 .event anyedge, v0000013033ef9460_0, v0000013033ef9640_0, v0000013033ef9960_0, v0000013033ef9fa0_0;
E_0000013033df5c40/2 .event anyedge, v0000013033ef9a00_0, v0000013033ef9aa0_0;
E_0000013033df5c40 .event/or E_0000013033df5c40/0, E_0000013033df5c40/1, E_0000013033df5c40/2;
L_0000013033f68860 .extend/s 64, L_0000013033f678c0;
L_0000013033f68e00 .extend/s 64, L_0000013033f68720;
L_0000013033f68220 .arith/mult 64, L_0000013033f68860, L_0000013033f68e00;
L_0000013033f68d60 .extend/s 64, L_0000013033f678c0;
L_0000013033f691c0 .concat [ 32 1 0 0], L_0000013033f68720, L_0000013033f0fcd8;
L_0000013033f67780 .extend/s 64, L_0000013033f691c0;
L_0000013033f67d20 .arith/mult 64, L_0000013033f68d60, L_0000013033f67780;
L_0000013033f69260 .concat [ 32 32 0 0], L_0000013033f678c0, L_0000013033f0fd20;
L_0000013033f67dc0 .concat [ 32 32 0 0], L_0000013033f68720, L_0000013033f0fd68;
L_0000013033f68680 .arith/mult 64, L_0000013033f69260, L_0000013033f67dc0;
L_0000013033f68ae0 .cmp/eq 32, L_0000013033f68720, L_0000013033f0fdb0;
L_0000013033f671e0 .arith/div 32, L_0000013033f678c0, L_0000013033f68720;
L_0000013033f67140 .functor MUXZ 32, L_0000013033f671e0, L_0000013033f0fdf8, L_0000013033f68ae0, C4<>;
L_0000013033f68ea0 .cmp/eq 32, L_0000013033f68720, L_0000013033f0fe40;
L_0000013033f68f40 .arith/div 32, L_0000013033f678c0, L_0000013033f68720;
L_0000013033f689a0 .functor MUXZ 32, L_0000013033f68f40, L_0000013033f0fe88, L_0000013033f68ea0, C4<>;
L_0000013033f693a0 .cmp/eq 32, L_0000013033f68720, L_0000013033f0fed0;
L_0000013033f68040 .arith/mod 32, L_0000013033f678c0, L_0000013033f68720;
L_0000013033f69300 .functor MUXZ 32, L_0000013033f68040, L_0000013033f678c0, L_0000013033f693a0, C4<>;
L_0000013033f66ec0 .cmp/eq 32, L_0000013033f68720, L_0000013033f0ff18;
L_0000013033f682c0 .arith/mod 32, L_0000013033f678c0, L_0000013033f68720;
L_0000013033f68900 .functor MUXZ 32, L_0000013033f682c0, L_0000013033f678c0, L_0000013033f66ec0, C4<>;
S_0000013033e7e820 .scope module, "u_hazard_unit" "hazard_unit" 12 253, 15 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a_id";
    .port_info 14 /OUTPUT 2 "forward_b_id";
    .port_info 15 /OUTPUT 2 "forward_a_ex";
    .port_info 16 /OUTPUT 2 "forward_b_ex";
    .port_info 17 /OUTPUT 1 "pc_stall";
    .port_info 18 /OUTPUT 1 "if_id_stall";
    .port_info 19 /OUTPUT 1 "id_ex_stall";
    .port_info 20 /OUTPUT 1 "id_ex_flush";
v0000013033f02eb0_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f02690_0 .net "ex_mem_rd", 4 0, v0000013033f02ff0_0;  alias, 1 drivers
v0000013033f02c30_0 .net "ex_mem_reg_write", 0 0, v0000013033f02f50_0;  alias, 1 drivers
v0000013033f03450_0 .var "forward_a_ex", 1 0;
v0000013033f03c70_0 .var "forward_a_id", 1 0;
v0000013033f03d10_0 .var "forward_b_ex", 1 0;
v0000013033f03e50_0 .var "forward_b_id", 1 0;
v0000013033f04530_0 .var "id_ex_flush", 0 0;
v0000013033f02730_0 .net "id_ex_mem_read", 0 0, v0000013033efe770_0;  alias, 1 drivers
v0000013033f03090_0 .net "id_ex_rd", 4 0, v0000013033efdc30_0;  alias, 1 drivers
v0000013033f027d0_0 .net "id_ex_reg_write", 0 0, v0000013033efd690_0;  alias, 1 drivers
v0000013033f03ef0_0 .net "id_ex_rs1", 4 0, v0000013033efdeb0_0;  alias, 1 drivers
v0000013033f02b90_0 .net "id_ex_rs2", 4 0, v0000013033efd410_0;  alias, 1 drivers
v0000013033f01dd0_0 .var "id_ex_stall", 0 0;
v0000013033f01e70_0 .net "if_id_rs1", 4 0, L_0000013033f68540;  1 drivers
v0000013033f01f10_0 .net "if_id_rs2", 4 0, L_0000013033f67a00;  1 drivers
v0000013033f047b0_0 .var "if_id_stall", 0 0;
v0000013033f04670_0 .net "mem_wb_rd", 4 0, v0000013033f0a090_0;  alias, 1 drivers
v0000013033f04a30_0 .net "mem_wb_reg_write", 0 0, v0000013033f09e10_0;  alias, 1 drivers
v0000013033f04b70_0 .var "pc_stall", 0 0;
v0000013033f04850_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
E_0000013033df6040 .event anyedge, v0000013033f03a90_0, v0000013033f033b0_0, v0000013033f01e70_0, v0000013033f01f10_0;
E_0000013033df5d80/0 .event anyedge, v0000013033f02f50_0, v0000013033f02ff0_0, v0000013033f02e10_0, v0000013033f04a30_0;
E_0000013033df5d80/1 .event anyedge, v0000013033f04670_0;
E_0000013033df5d80 .event/or E_0000013033df5d80/0, E_0000013033df5d80/1;
E_0000013033df7180/0 .event anyedge, v0000013033f02f50_0, v0000013033f02ff0_0, v0000013033f04350_0, v0000013033f04a30_0;
E_0000013033df7180/1 .event anyedge, v0000013033f04670_0;
E_0000013033df7180 .event/or E_0000013033df7180/0, E_0000013033df7180/1;
E_0000013033df6dc0/0 .event anyedge, v0000013033f02f50_0, v0000013033f02ff0_0, v0000013033f01f10_0, v0000013033f04a30_0;
E_0000013033df6dc0/1 .event anyedge, v0000013033f04670_0;
E_0000013033df6dc0 .event/or E_0000013033df6dc0/0, E_0000013033df6dc0/1;
E_0000013033df6e40/0 .event anyedge, v0000013033f02f50_0, v0000013033f02ff0_0, v0000013033f01e70_0, v0000013033f04a30_0;
E_0000013033df6e40/1 .event anyedge, v0000013033f04670_0;
E_0000013033df6e40 .event/or E_0000013033df6e40/0, E_0000013033df6e40/1;
S_0000013033e7e690 .scope module, "u_id_stage" "id_stage" 12 121, 16 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_0000013033f0fae0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013033efea90_0 .net/2u *"_ivl_10", 1 0, L_0000013033f0fae0;  1 drivers
v0000013033efedb0_0 .net *"_ivl_12", 0 0, L_0000013033f67b40;  1 drivers
v0000013033efd7d0_0 .net *"_ivl_14", 31 0, L_0000013033f68c20;  1 drivers
L_0000013033f0fb28 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013033efe590_0 .net/2u *"_ivl_18", 1 0, L_0000013033f0fb28;  1 drivers
v0000013033efcfb0_0 .net *"_ivl_20", 0 0, L_0000013033f68cc0;  1 drivers
L_0000013033f0fb70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013033eff210_0 .net/2u *"_ivl_22", 1 0, L_0000013033f0fb70;  1 drivers
v0000013033efd050_0 .net *"_ivl_24", 0 0, L_0000013033f685e0;  1 drivers
v0000013033efec70_0 .net *"_ivl_26", 31 0, L_0000013033f67460;  1 drivers
L_0000013033f0fa98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013033efe9f0_0 .net/2u *"_ivl_6", 1 0, L_0000013033f0fa98;  1 drivers
v0000013033efdf50_0 .net *"_ivl_8", 0 0, L_0000013033f69120;  1 drivers
v0000013033efe6d0_0 .net "alu_op_ctrl", 5 0, v0000013033f04990_0;  1 drivers
v0000013033efe310_0 .var "alu_op_out", 5 0;
v0000013033efdff0_0 .net "alu_src_a_ctrl", 0 0, v0000013033f04ad0_0;  1 drivers
v0000013033efe4f0_0 .var "alu_src_a_out", 0 0;
v0000013033efed10_0 .net "alu_src_b_ctrl", 0 0, v0000013033f04c10_0;  1 drivers
v0000013033efd0f0_0 .var "alu_src_b_out", 0 0;
v0000013033efe090_0 .net "branch_ctrl", 0 0, v0000013033f048f0_0;  1 drivers
v0000013033efee50_0 .var "branch_out", 0 0;
v0000013033efda50_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033efd370_0 .net "flush", 0 0, v0000013033f04530_0;  alias, 1 drivers
v0000013033efd230_0 .net "forward_a_sel", 1 0, v0000013033f03c70_0;  alias, 1 drivers
v0000013033efe630_0 .net "forward_b_sel", 1 0, v0000013033f03e50_0;  alias, 1 drivers
v0000013033efde10_0 .net "forward_mem_data", 31 0, v0000013033f040d0_0;  alias, 1 drivers
v0000013033efd190_0 .net "forward_wb_data", 31 0, L_0000013033f67320;  alias, 1 drivers
v0000013033efdcd0_0 .var "imm", 31 0;
v0000013033efeb30_0 .var "imm_out", 31 0;
v0000013033efe810_0 .net "imm_sel", 2 0, v0000013033f04710_0;  1 drivers
v0000013033efdd70_0 .net "instr", 31 0, v0000013033f011f0_0;  alias, 1 drivers
v0000013033eff3f0_0 .net "is_ebreak", 0 0, v0000013033efd730_0;  1 drivers
v0000013033efd2d0_0 .net "is_ecall", 0 0, v0000013033eff490_0;  1 drivers
v0000013033eff170_0 .net "jump_ctrl", 0 0, v0000013033efd910_0;  1 drivers
v0000013033efe130_0 .var "jump_out", 0 0;
v0000013033efdaf0_0 .net "mem_read_ctrl", 0 0, v0000013033efe950_0;  1 drivers
v0000013033efe770_0 .var "mem_read_out", 0 0;
v0000013033efe450_0 .net "mem_to_reg_ctrl", 0 0, v0000013033efe270_0;  1 drivers
v0000013033efd870_0 .var "mem_to_reg_out", 0 0;
v0000013033efebd0_0 .net "mem_write_ctrl", 0 0, v0000013033eff350_0;  1 drivers
v0000013033efeef0_0 .var "mem_write_out", 0 0;
v0000013033efef90_0 .net "pc", 31 0, v0000013033f01b50_0;  alias, 1 drivers
v0000013033eff2b0_0 .var "pc_out", 31 0;
v0000013033eff030_0 .net "pc_plus4", 31 0, v0000013033f00930_0;  alias, 1 drivers
v0000013033efdb90_0 .var "pc_plus4_out", 31 0;
v0000013033efe1d0_0 .net "rd_addr", 4 0, L_0000013033f68b80;  1 drivers
v0000013033efdc30_0 .var "rd_addr_out", 4 0;
v0000013033efd5f0_0 .net "reg_write_ctrl", 0 0, v0000013033eff0d0_0;  1 drivers
v0000013033efd690_0 .var "reg_write_out", 0 0;
v0000013033eff530_0 .net "rs1_addr", 4 0, L_0000013033f6ec60;  alias, 1 drivers
v0000013033efdeb0_0 .var "rs1_addr_out", 4 0;
v0000013033efe3b0_0 .net "rs1_data", 31 0, L_0000013033f67500;  alias, 1 drivers
v0000013033efcdd0_0 .net "rs1_data_fwd", 31 0, L_0000013033f69080;  1 drivers
v0000013033efce70_0 .var "rs1_data_out", 31 0;
v0000013033efcf10_0 .net "rs2_addr", 4 0, L_0000013033f6ed00;  alias, 1 drivers
v0000013033efd410_0 .var "rs2_addr_out", 4 0;
v0000013033efd4b0_0 .net "rs2_data", 31 0, L_0000013033f67960;  alias, 1 drivers
v0000013033efd550_0 .net "rs2_data_fwd", 31 0, L_0000013033f69440;  1 drivers
v0000013033eff990_0 .var "rs2_data_out", 31 0;
v0000013033eff8f0_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
v0000013033f01a10_0 .net "stall", 0 0, v0000013033f047b0_0;  alias, 1 drivers
E_0000013033df6640 .event anyedge, v0000013033f04710_0, v0000013033efd9b0_0;
L_0000013033f6ec60 .part v0000013033f011f0_0, 15, 5;
L_0000013033f6ed00 .part v0000013033f011f0_0, 20, 5;
L_0000013033f68b80 .part v0000013033f011f0_0, 7, 5;
L_0000013033f69120 .cmp/eq 2, v0000013033f03c70_0, L_0000013033f0fa98;
L_0000013033f67b40 .cmp/eq 2, v0000013033f03c70_0, L_0000013033f0fae0;
L_0000013033f68c20 .functor MUXZ 32, L_0000013033f67500, L_0000013033f67320, L_0000013033f67b40, C4<>;
L_0000013033f69080 .functor MUXZ 32, L_0000013033f68c20, v0000013033f040d0_0, L_0000013033f69120, C4<>;
L_0000013033f68cc0 .cmp/eq 2, v0000013033f03e50_0, L_0000013033f0fb28;
L_0000013033f685e0 .cmp/eq 2, v0000013033f03e50_0, L_0000013033f0fb70;
L_0000013033f67460 .functor MUXZ 32, L_0000013033f67960, L_0000013033f67320, L_0000013033f685e0, C4<>;
L_0000013033f69440 .functor MUXZ 32, L_0000013033f67460, v0000013033f040d0_0, L_0000013033f68cc0, C4<>;
S_0000013033e7dd30 .scope module, "ctrl" "control_unit" 16 101, 17 6 0, S_0000013033e7e690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_00000130338e8c90 .param/l "IMM_B" 1 17 44, C4<010>;
P_00000130338e8cc8 .param/l "IMM_I" 1 17 42, C4<000>;
P_00000130338e8d00 .param/l "IMM_J" 1 17 46, C4<100>;
P_00000130338e8d38 .param/l "IMM_S" 1 17 43, C4<001>;
P_00000130338e8d70 .param/l "IMM_U" 1 17 45, C4<011>;
P_00000130338e8da8 .param/l "OPCODE_AUIPC" 1 17 35, C4<0010111>;
P_00000130338e8de0 .param/l "OPCODE_BRANCH" 1 17 38, C4<1100011>;
P_00000130338e8e18 .param/l "OPCODE_JAL" 1 17 36, C4<1101111>;
P_00000130338e8e50 .param/l "OPCODE_JALR" 1 17 37, C4<1100111>;
P_00000130338e8e88 .param/l "OPCODE_LOAD" 1 17 30, C4<0000011>;
P_00000130338e8ec0 .param/l "OPCODE_LUI" 1 17 34, C4<0110111>;
P_00000130338e8ef8 .param/l "OPCODE_OP" 1 17 33, C4<0110011>;
P_00000130338e8f30 .param/l "OPCODE_OP_IMM" 1 17 32, C4<0010011>;
P_00000130338e8f68 .param/l "OPCODE_STORE" 1 17 31, C4<0100011>;
P_00000130338e8fa0 .param/l "OPCODE_SYSTEM" 1 17 39, C4<1110011>;
v0000013033f04990_0 .var "alu_op", 5 0;
v0000013033f04ad0_0 .var "alu_src_a", 0 0;
v0000013033f04c10_0 .var "alu_src_b", 0 0;
v0000013033f048f0_0 .var "branch", 0 0;
v0000013033f04cb0_0 .net "funct3", 2 0, L_0000013033f67be0;  1 drivers
v0000013033f045d0_0 .net "funct7", 6 0, L_0000013033f68360;  1 drivers
v0000013033f04710_0 .var "imm_sel", 2 0;
v0000013033efd9b0_0 .net "instr", 31 0, v0000013033f011f0_0;  alias, 1 drivers
v0000013033efd730_0 .var "is_ebreak", 0 0;
v0000013033eff490_0 .var "is_ecall", 0 0;
v0000013033efd910_0 .var "jump", 0 0;
v0000013033efe950_0 .var "mem_read", 0 0;
v0000013033efe270_0 .var "mem_to_reg", 0 0;
v0000013033eff350_0 .var "mem_write", 0 0;
v0000013033efe8b0_0 .net "opcode", 6 0, L_0000013033f687c0;  1 drivers
v0000013033eff0d0_0 .var "reg_write", 0 0;
E_0000013033df6840 .event anyedge, v0000013033efe8b0_0, v0000013033f04cb0_0, v0000013033f045d0_0, v0000013033efd9b0_0;
L_0000013033f687c0 .part v0000013033f011f0_0, 0, 7;
L_0000013033f67be0 .part v0000013033f011f0_0, 12, 3;
L_0000013033f68360 .part v0000013033f011f0_0, 25, 7;
S_0000013033f05be0 .scope module, "u_if_stage" "if_stage_bp" 12 101, 18 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_0000013033e4ca10 .functor AND 1, v0000013033f00f70_0, v0000013033f01bf0_0, C4<1>, C4<1>;
L_0000013033e4e450 .functor BUFZ 32, v0000013033f00c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013033f007f0_0 .net *"_ivl_1", 0 0, L_0000013033e4ca10;  1 drivers
L_0000013033f0f978 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000013033f00890_0 .net/2u *"_ivl_4", 31 0, L_0000013033f0f978;  1 drivers
v0000013033f004d0_0 .net "branch_pc", 31 0, L_0000013033f6eb20;  1 drivers
v0000013033f01d30_0 .net "branch_taken", 0 0, L_0000013033e4c9a0;  alias, 1 drivers
v0000013033effc10_0 .net "branch_target", 31 0, v0000013033f03f90_0;  alias, 1 drivers
v0000013033f013d0_0 .net "branch_valid", 0 0, L_0000013033e4c9a0;  alias, 1 drivers
v0000013033f006b0_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f015b0_0 .net "imem_addr", 31 0, L_0000013033e4e450;  alias, 1 drivers
v0000013033effcb0_0 .net "imem_data", 31 0, L_0000013033e4e290;  alias, 1 drivers
v0000013033f011f0_0 .var "instr_out", 31 0;
v0000013033f01290_0 .net "pc", 31 0, v0000013033f00c50_0;  1 drivers
v0000013033f00570_0 .net "pc_next", 31 0, L_0000013033f6e940;  1 drivers
v0000013033f01b50_0 .var "pc_out", 31 0;
v0000013033f01970_0 .net "pc_plus4", 31 0, L_0000013033f6e9e0;  1 drivers
v0000013033f00930_0 .var "pc_plus4_out", 31 0;
v0000013033f009d0_0 .net "pc_predicted", 31 0, L_0000013033f6e6c0;  1 drivers
v0000013033f00c50_0 .var "pc_reg", 31 0;
v0000013033f00d90_0 .net "pc_src", 0 0, L_0000013033e4eae0;  alias, 1 drivers
v0000013033f01650_0 .net "pc_stall", 0 0, v0000013033f04b70_0;  alias, 1 drivers
v0000013033f00e30_0 .net "pc_target", 31 0, L_0000013033e4e920;  alias, 1 drivers
v0000013033f01ab0_0 .net "predict_taken", 0 0, v0000013033f01bf0_0;  1 drivers
v0000013033effd50_0 .var "predict_taken_out", 0 0;
v0000013033f00cf0_0 .net "predict_target", 31 0, v0000013033f00610_0;  1 drivers
v0000013033f018d0_0 .var "predict_target_out", 31 0;
v0000013033f001b0_0 .net "predict_valid", 0 0, v0000013033f00f70_0;  1 drivers
v0000013033f00070_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
L_0000013033f6e6c0 .functor MUXZ 32, L_0000013033f6e9e0, v0000013033f00610_0, L_0000013033e4ca10, C4<>;
L_0000013033f6e9e0 .arith/sum 32, v0000013033f00c50_0, L_0000013033f0f978;
L_0000013033f6e940 .functor MUXZ 32, L_0000013033f6e6c0, L_0000013033e4e920, L_0000013033e4eae0, C4<>;
S_0000013033f050f0 .scope module, "u_bp" "branch_predictor" 18 66, 19 6 0, S_0000013033f05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_00000130338e8fe0 .param/l "ADDR_WIDTH" 0 19 8, +C4<00000000000000000000000000100000>;
P_00000130338e9018 .param/l "BTB_ENTRIES" 0 19 7, +C4<00000000000000000000000000001000>;
P_00000130338e9050 .param/l "STRONGLY_NOT_TAKEN" 1 19 28, C4<00>;
P_00000130338e9088 .param/l "STRONGLY_TAKEN" 1 19 31, C4<11>;
P_00000130338e90c0 .param/l "WEAKLY_NOT_TAKEN" 1 19 29, C4<01>;
P_00000130338e90f8 .param/l "WEAKLY_TAKEN" 1 19 30, C4<10>;
v0000013033f01010_0 .net *"_ivl_3", 26 0, L_0000013033f6e8a0;  1 drivers
L_0000013033f0f9c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013033f010b0_0 .net *"_ivl_7", 4 0, L_0000013033f0f9c0;  1 drivers
v0000013033f00a70 .array "bht", 7 0, 1 0;
L_0000013033f0fa08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013033efff30_0 .net "branch_is_cond", 0 0, L_0000013033f0fa08;  1 drivers
v0000013033f002f0_0 .net "branch_pc", 31 0, L_0000013033f6eb20;  alias, 1 drivers
v0000013033efffd0_0 .net "branch_taken", 0 0, L_0000013033e4c9a0;  alias, 1 drivers
v0000013033eff7b0_0 .net "branch_target", 31 0, v0000013033f03f90_0;  alias, 1 drivers
v0000013033f00110_0 .net "branch_valid", 0 0, L_0000013033e4c9a0;  alias, 1 drivers
v0000013033f01150 .array "btb_tag", 7 0, 31 0;
v0000013033eff850 .array "btb_target", 7 0, 31 0;
v0000013033f01790 .array "btb_valid", 7 0, 0 0;
v0000013033effa30_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f01470_0 .var/i "i", 31 0;
v0000013033f00b10_0 .net "pc", 31 0, v0000013033f00c50_0;  alias, 1 drivers
v0000013033effad0_0 .net "pc_index", 2 0, L_0000013033f6e760;  1 drivers
v0000013033effb70_0 .net "pc_tag", 31 0, L_0000013033f6ea80;  1 drivers
v0000013033f01bf0_0 .var "predict_taken", 0 0;
v0000013033f00610_0 .var "predict_target", 31 0;
v0000013033f00f70_0 .var "predict_valid", 0 0;
v0000013033f00750_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
v0000013033f01790_0 .array/port v0000013033f01790, 0;
v0000013033f01790_1 .array/port v0000013033f01790, 1;
v0000013033f01790_2 .array/port v0000013033f01790, 2;
E_0000013033df7900/0 .event anyedge, v0000013033effad0_0, v0000013033f01790_0, v0000013033f01790_1, v0000013033f01790_2;
v0000013033f01790_3 .array/port v0000013033f01790, 3;
v0000013033f01790_4 .array/port v0000013033f01790, 4;
v0000013033f01790_5 .array/port v0000013033f01790, 5;
v0000013033f01790_6 .array/port v0000013033f01790, 6;
E_0000013033df7900/1 .event anyedge, v0000013033f01790_3, v0000013033f01790_4, v0000013033f01790_5, v0000013033f01790_6;
v0000013033f01790_7 .array/port v0000013033f01790, 7;
v0000013033f01150_0 .array/port v0000013033f01150, 0;
v0000013033f01150_1 .array/port v0000013033f01150, 1;
v0000013033f01150_2 .array/port v0000013033f01150, 2;
E_0000013033df7900/2 .event anyedge, v0000013033f01790_7, v0000013033f01150_0, v0000013033f01150_1, v0000013033f01150_2;
v0000013033f01150_3 .array/port v0000013033f01150, 3;
v0000013033f01150_4 .array/port v0000013033f01150, 4;
v0000013033f01150_5 .array/port v0000013033f01150, 5;
v0000013033f01150_6 .array/port v0000013033f01150, 6;
E_0000013033df7900/3 .event anyedge, v0000013033f01150_3, v0000013033f01150_4, v0000013033f01150_5, v0000013033f01150_6;
v0000013033f01150_7 .array/port v0000013033f01150, 7;
v0000013033eff850_0 .array/port v0000013033eff850, 0;
v0000013033eff850_1 .array/port v0000013033eff850, 1;
E_0000013033df7900/4 .event anyedge, v0000013033f01150_7, v0000013033effb70_0, v0000013033eff850_0, v0000013033eff850_1;
v0000013033eff850_2 .array/port v0000013033eff850, 2;
v0000013033eff850_3 .array/port v0000013033eff850, 3;
v0000013033eff850_4 .array/port v0000013033eff850, 4;
v0000013033eff850_5 .array/port v0000013033eff850, 5;
E_0000013033df7900/5 .event anyedge, v0000013033eff850_2, v0000013033eff850_3, v0000013033eff850_4, v0000013033eff850_5;
v0000013033eff850_6 .array/port v0000013033eff850, 6;
v0000013033eff850_7 .array/port v0000013033eff850, 7;
v0000013033f00a70_0 .array/port v0000013033f00a70, 0;
v0000013033f00a70_1 .array/port v0000013033f00a70, 1;
E_0000013033df7900/6 .event anyedge, v0000013033eff850_6, v0000013033eff850_7, v0000013033f00a70_0, v0000013033f00a70_1;
v0000013033f00a70_2 .array/port v0000013033f00a70, 2;
v0000013033f00a70_3 .array/port v0000013033f00a70, 3;
v0000013033f00a70_4 .array/port v0000013033f00a70, 4;
v0000013033f00a70_5 .array/port v0000013033f00a70, 5;
E_0000013033df7900/7 .event anyedge, v0000013033f00a70_2, v0000013033f00a70_3, v0000013033f00a70_4, v0000013033f00a70_5;
v0000013033f00a70_6 .array/port v0000013033f00a70, 6;
v0000013033f00a70_7 .array/port v0000013033f00a70, 7;
E_0000013033df7900/8 .event anyedge, v0000013033f00a70_6, v0000013033f00a70_7;
E_0000013033df7900 .event/or E_0000013033df7900/0, E_0000013033df7900/1, E_0000013033df7900/2, E_0000013033df7900/3, E_0000013033df7900/4, E_0000013033df7900/5, E_0000013033df7900/6, E_0000013033df7900/7, E_0000013033df7900/8;
L_0000013033f6e760 .part v0000013033f00c50_0, 2, 3;
L_0000013033f6e8a0 .part v0000013033f00c50_0, 5, 27;
L_0000013033f6ea80 .concat [ 27 5 0 0], L_0000013033f6e8a0, L_0000013033f0f9c0;
S_0000013033f066d0 .scope module, "u_mem_stage" "mem_stage" 12 196, 20 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_0000013033e4e530 .functor BUFZ 32, v0000013033f040d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4e7d0 .functor BUFZ 32, v0000013033f03db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013033e4e840 .functor BUFZ 1, v0000013033f03950_0, C4<0>, C4<0>, C4<0>;
L_0000013033e4e8b0 .functor BUFZ 1, v0000013033f02370_0, C4<0>, C4<0>, C4<0>;
v0000013033f00ed0_0 .net "alu_result", 31 0, v0000013033f040d0_0;  alias, 1 drivers
v0000013033eff710_0 .var "alu_result_out", 31 0;
v0000013033f00bb0_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f016f0_0 .net "dmem_addr", 31 0, L_0000013033e4e530;  alias, 1 drivers
v0000013033effdf0_0 .net "dmem_rdata", 31 0, L_0000013033e4e370;  alias, 1 drivers
v0000013033f01c90_0 .net "dmem_re", 0 0, L_0000013033e4e8b0;  alias, 1 drivers
v0000013033effe90_0 .net "dmem_wdata", 31 0, L_0000013033e4e7d0;  alias, 1 drivers
v0000013033f00250_0 .net "dmem_we", 0 0, L_0000013033e4e840;  alias, 1 drivers
v0000013033f00390_0 .var "mem_data_out", 31 0;
v0000013033f01330_0 .net "mem_read", 0 0, v0000013033f02370_0;  alias, 1 drivers
v0000013033f01510_0 .net "mem_to_reg", 0 0, v0000013033f03270_0;  alias, 1 drivers
v0000013033eff5d0_0 .var "mem_to_reg_out", 0 0;
v0000013033f01830_0 .net "mem_write", 0 0, v0000013033f03950_0;  alias, 1 drivers
v0000013033eff670_0 .net "pc_plus4", 31 0, v0000013033f03770_0;  alias, 1 drivers
v0000013033f00430_0 .var "pc_plus4_out", 31 0;
v0000013033f095f0_0 .net "rd_addr", 4 0, v0000013033f02ff0_0;  alias, 1 drivers
v0000013033f0a090_0 .var "rd_addr_out", 4 0;
v0000013033f0a130_0 .net "reg_write", 0 0, v0000013033f02f50_0;  alias, 1 drivers
v0000013033f09e10_0 .var "reg_write_out", 0 0;
v0000013033f0a9f0_0 .net "rs2_data", 31 0, v0000013033f03db0_0;  alias, 1 drivers
v0000013033f0ac70_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
S_0000013033f05410 .scope module, "u_regfile" "regfile" 12 240, 21 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000013033f0ffa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013033f0a950_0 .net/2u *"_ivl_0", 4 0, L_0000013033f0ffa8;  1 drivers
L_0000013033f10038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033f09910_0 .net *"_ivl_11", 1 0, L_0000013033f10038;  1 drivers
L_0000013033f10080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013033f0b350_0 .net/2u *"_ivl_14", 4 0, L_0000013033f10080;  1 drivers
v0000013033f0aef0_0 .net *"_ivl_16", 0 0, L_0000013033f684a0;  1 drivers
L_0000013033f100c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033f0b710_0 .net/2u *"_ivl_18", 31 0, L_0000013033f100c8;  1 drivers
v0000013033f0a6d0_0 .net *"_ivl_2", 0 0, L_0000013033f67640;  1 drivers
v0000013033f09b90_0 .net *"_ivl_20", 31 0, L_0000013033f675a0;  1 drivers
v0000013033f0aa90_0 .net *"_ivl_22", 6 0, L_0000013033f67820;  1 drivers
L_0000013033f10110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013033f0ab30_0 .net *"_ivl_25", 1 0, L_0000013033f10110;  1 drivers
L_0000013033f0fff0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013033f099b0_0 .net/2u *"_ivl_4", 31 0, L_0000013033f0fff0;  1 drivers
v0000013033f09a50_0 .net *"_ivl_6", 31 0, L_0000013033f673c0;  1 drivers
v0000013033f0b8f0_0 .net *"_ivl_8", 6 0, L_0000013033f676e0;  1 drivers
v0000013033f0b3f0_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f09c30_0 .var/i "i", 31 0;
v0000013033f0b0d0_0 .net "rd_addr", 4 0, L_0000013033e4eb50;  alias, 1 drivers
v0000013033f0ad10_0 .net "rd_data", 31 0, L_0000013033f67320;  alias, 1 drivers
v0000013033f0b7b0 .array "registers", 31 0, 31 0;
v0000013033f0b030_0 .net "rs1_addr", 4 0, L_0000013033f6ec60;  alias, 1 drivers
v0000013033f0b490_0 .net "rs1_data", 31 0, L_0000013033f67500;  alias, 1 drivers
v0000013033f09f50_0 .net "rs2_addr", 4 0, L_0000013033f6ed00;  alias, 1 drivers
v0000013033f0b850_0 .net "rs2_data", 31 0, L_0000013033f67960;  alias, 1 drivers
v0000013033f0b530_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
v0000013033f0a310_0 .net "we", 0 0, L_0000013033e4e680;  alias, 1 drivers
L_0000013033f67640 .cmp/eq 5, L_0000013033f6ec60, L_0000013033f0ffa8;
L_0000013033f673c0 .array/port v0000013033f0b7b0, L_0000013033f676e0;
L_0000013033f676e0 .concat [ 5 2 0 0], L_0000013033f6ec60, L_0000013033f10038;
L_0000013033f67500 .functor MUXZ 32, L_0000013033f673c0, L_0000013033f0fff0, L_0000013033f67640, C4<>;
L_0000013033f684a0 .cmp/eq 5, L_0000013033f6ed00, L_0000013033f10080;
L_0000013033f675a0 .array/port v0000013033f0b7b0, L_0000013033f67820;
L_0000013033f67820 .concat [ 5 2 0 0], L_0000013033f6ed00, L_0000013033f10110;
L_0000013033f67960 .functor MUXZ 32, L_0000013033f675a0, L_0000013033f100c8, L_0000013033f684a0, C4<>;
S_0000013033f06b80 .scope module, "u_wb_stage" "wb_stage" 12 221, 22 6 0, S_0000013033e7e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_0000013033e4eb50 .functor BUFZ 5, v0000013033f0a090_0, C4<00000>, C4<00000>, C4<00000>;
L_0000013033e4e680 .functor BUFZ 1, v0000013033f09e10_0, C4<0>, C4<0>, C4<0>;
L_0000013033f0ff60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013033f0b5d0_0 .net/2u *"_ivl_0", 4 0, L_0000013033f0ff60;  1 drivers
v0000013033f0b670_0 .net *"_ivl_2", 0 0, L_0000013033f68a40;  1 drivers
v0000013033f0b170_0 .net *"_ivl_4", 31 0, L_0000013033f68400;  1 drivers
v0000013033f09af0_0 .net "alu_result", 31 0, v0000013033eff710_0;  alias, 1 drivers
v0000013033f09cd0_0 .net "clk", 0 0, v0000013033f0d3d0_0;  alias, 1 drivers
v0000013033f0bcb0_0 .net "mem_data", 31 0, v0000013033f00390_0;  alias, 1 drivers
v0000013033f0ae50_0 .net "mem_to_reg", 0 0, v0000013033eff5d0_0;  alias, 1 drivers
v0000013033f0b210_0 .net "pc_plus4", 31 0, v0000013033f00430_0;  alias, 1 drivers
v0000013033f0b990_0 .net "rd_addr", 4 0, v0000013033f0a090_0;  alias, 1 drivers
v0000013033f0a1d0_0 .net "reg_write", 0 0, v0000013033f09e10_0;  alias, 1 drivers
v0000013033f0ba30_0 .net "rst_n", 0 0, v0000013033f0d790_0;  alias, 1 drivers
v0000013033f0abd0_0 .net "wb_rd_addr", 4 0, L_0000013033e4eb50;  alias, 1 drivers
v0000013033f09d70_0 .net "wb_rd_data", 31 0, L_0000013033f67320;  alias, 1 drivers
v0000013033f0bad0_0 .net "wb_reg_write", 0 0, L_0000013033e4e680;  alias, 1 drivers
L_0000013033f68a40 .cmp/eq 5, v0000013033f0a090_0, L_0000013033f0ff60;
L_0000013033f68400 .functor MUXZ 32, v0000013033eff710_0, v0000013033f00430_0, L_0000013033f68a40, C4<>;
L_0000013033f67320 .functor MUXZ 32, L_0000013033f68400, v0000013033f00390_0, v0000013033eff5d0_0, C4<>;
    .scope S_0000013033e63850;
T_3 ;
    %wait E_0000013033defc80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033e76040_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
    %load/vec4 v0000013033ecace0_0;
    %load/vec4 v0000013033e774e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033e75dc0_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000013033ecb000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033ecbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000013033ecaf60_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000013033ecaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000013033ecbd20_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000013033ecb6e0_0;
    %load/vec4 v0000013033ecaec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %load/vec4 v0000013033e78480_0;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033ecbd20_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000013033ecbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033ecaf60_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000013033ecad80_0;
    %load/vec4 v0000013033ecaec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e76360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e780c0_0, 0, 1;
    %load/vec4 v0000013033ecbd20_0;
    %store/vec4 v0000013033e765e0_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000013033e63850;
T_4 ;
    %wait E_0000013033def940;
    %load/vec4 v0000013033e77da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecaba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecbc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecab00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb320, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb0a0, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb1e0, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e78020, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000013033ecbaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.8 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb5a0, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.10 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecba00, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013033e77620_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
T_4.12 ;
    %load/vec4 v0000013033ecb640_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033ecb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e77260, 0, 4;
    %load/vec4 v0000013033ecb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ecb640_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000013033ecb000_0;
    %load/vec4 v0000013033ec9ca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0000013033e77620_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v0000013033e76040_0;
    %load/vec4 v0000013033e77620_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e77260, 0, 4;
    %load/vec4 v0000013033e77620_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013033e77620_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000013033ecace0_0;
    %load/vec4 v0000013033ec9ca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000013033e77620_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v0000013033e77620_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000013033e77620_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v0000013033ecbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000013033e776c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecaba0, 0, 4;
    %load/vec4 v0000013033e76180_0;
    %load/vec4 v0000013033e776c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecbc80, 0, 4;
    %load/vec4 v0000013033ecb460_0;
    %load/vec4 v0000013033e776c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecab00, 0, 4;
    %load/vec4 v0000013033ec81c0_0;
    %load/vec4 v0000013033e776c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb320, 0, 4;
    %load/vec4 v0000013033ec8300_0;
    %load/vec4 v0000013033e776c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb0a0, 0, 4;
    %load/vec4 v0000013033ec81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0000013033e77620_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v0000013033ec8ee0_0;
    %addi 4, 0, 32;
    %load/vec4 v0000013033e77620_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e77260, 0, 4;
    %load/vec4 v0000013033e77620_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013033e77620_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0000013033ec8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v0000013033e77620_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v0000013033e77620_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000013033e77620_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v0000013033ec8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0000013033ecbaa0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0000013033ecbdc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000013033ecbaa0_0, 0;
    %load/vec4 v0000013033e76220_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000013033ecb1e0, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v0000013033ecbdc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e76220_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb1e0, 0, 4;
    %load/vec4 v0000013033ecbdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013033e78020, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013033e78020, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e78020, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013033e78020, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013033e78020, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000013033e778a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033e78020, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v0000013033ecbdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecb5a0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecb5a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb5a0, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecb5a0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecb5a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000013033e76d60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecb5a0, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v0000013033e76680_0;
    %load/vec4 v0000013033ecbe60_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v0000013033ecbe60_0;
    %load/vec4 v0000013033ecbdc0_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecba00, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecba00, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecba00, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecba00, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033ecba00, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000013033e77580_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ecba00, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v0000013033ec9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v0000013033ecbaa0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0000013033ecbdc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000013033ecbaa0_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000013033e64d60;
T_5 ;
    %wait E_0000013033def480;
    %load/vec4 v0000013033e76a40_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v0000013033e78fc0_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v0000013033e78ca0_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v0000013033e77800_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v0000013033e77bc0_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v0000013033e77f80_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v0000013033e787a0_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v0000013033e79560_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v0000013033e77d00_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v0000013033e773a0_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v0000013033e78700_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v0000013033e79880_0;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v0000013033e77b20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0000013033e78a20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v0000013033e77b20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v0000013033e78a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78340_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000013033e64d60;
T_6 ;
    %wait E_0000013033defd80;
    %load/vec4 v0000013033e78de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e78fc0_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v0000013033e78ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e77800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e77bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e77f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e787a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e79560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e77d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e773a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e78700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e79880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000013033e77b20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000013033e78a20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000013033e77b20_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000013033e77b20_0, 0;
    %load/vec4 v0000013033e79740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000013033e78fc0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000013033e79060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000013033e77080_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0000013033e783e0_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0000013033e77d00_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0000013033e77d00_0, 0;
    %load/vec4 v0000013033e77080_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0000013033e76f40_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0000013033e773a0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0000013033e773a0_0, 0;
    %load/vec4 v0000013033e76fe0_0;
    %assign/vec4 v0000013033e78700_0, 0;
    %load/vec4 v0000013033e78fc0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78fc0_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000013033e76c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000013033e76a40_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e78fc0_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e77800_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e77bc0_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e77f80_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v0000013033e76cc0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000013033e787a0_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e79560_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v0000013033e76cc0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000013033e77d00_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e773a0_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v0000013033e76cc0_0;
    %assign/vec4 v0000013033e78700_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v0000013033e76cc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78a20_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v0000013033e76cc0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e78a20_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0000013033e75f00_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e79880_0, 4, 5;
    %load/vec4 v0000013033e79920_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e79880_0, 4, 5;
    %load/vec4 v0000013033e797e0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013033e79880_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000013033e655d0;
T_7 ;
    %wait E_0000013033df0f80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %load/vec4 v0000013033e39bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000013033e785c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000013033e785c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000013033e788e0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000013033e655d0;
T_8 ;
    %wait E_0000013033df0c40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %load/vec4 v0000013033e39bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000013033e785c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e78980_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e78980_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000013033e78980_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000013033e78980_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000013033e785c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e78980_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0000013033e78980_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000013033e78980_0;
    %store/vec4 v0000013033e7bb30_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000013033e655d0;
T_9 ;
    %wait E_0000013033def680;
    %load/vec4 v0000013033e79380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000013033e7c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78e80_0, 0, 32;
T_9.4 ;
    %load/vec4 v0000013033e78e80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v0000013033e788e0_0;
    %load/vec4 v0000013033e78e80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000013033e7bb30_0;
    %load/vec4 v0000013033e78e80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000013033e7b770_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013033e78e80_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000013033e78f20, 5, 6;
T_9.6 ;
    %load/vec4 v0000013033e78e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033e78e80_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000013033e655d0;
T_10 ;
    %wait E_0000013033def680;
    %load/vec4 v0000013033e79380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e78d40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000013033e792e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000013033e7b770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033e78f20, 4;
    %assign/vec4 v0000013033e79240_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000013033e655d0;
T_11 ;
    %wait E_0000013033def540;
    %load/vec4 v0000013033e79240_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000013033e78c00_0, 0, 8;
    %load/vec4 v0000013033e79240_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000013033e79600_0, 0, 8;
    %load/vec4 v0000013033e79240_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000013033e79ba0_0, 0, 8;
    %load/vec4 v0000013033e79240_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000013033e78520_0, 0, 8;
    %load/vec4 v0000013033e39bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000013033e785c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e78c00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v0000013033e78c00_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000013033e78c00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e79600_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v0000013033e79600_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000013033e79600_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e79ba0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0000013033e79ba0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000013033e79ba0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e78520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0000013033e78520_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000013033e78520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000013033e785c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e79600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e78c00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0000013033e79600_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000013033e79600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e78c00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0000013033e7a870_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e78520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e79ba0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v0000013033e78520_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000013033e78520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e79ba0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000013033e79240_0;
    %store/vec4 v0000013033e78d40_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000013033e655d0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_0000013033e65760;
T_13 ;
    %wait E_0000013033df0600;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %load/vec4 v0000013033e7a370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0000013033e7b3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0000013033e7b3b0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000013033e7b590_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000013033e65760;
T_14 ;
    %wait E_0000013033df03c0;
    %load/vec4 v0000013033e7a370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000013033e7b3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000013033e7b3b0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0000013033e7bbd0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000013033e7bbd0_0;
    %store/vec4 v0000013033e7b310_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000013033e65760;
T_15 ;
    %wait E_0000013033df0e40;
    %load/vec4 v0000013033e7b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7b130_0, 0, 32;
T_15.2 ;
    %load/vec4 v0000013033e7b130_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0000013033e7b590_0;
    %load/vec4 v0000013033e7b130_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000013033e7b310_0;
    %load/vec4 v0000013033e7b130_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000013033e7b270_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013033e7b130_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000013033e7a690, 5, 6;
T_15.4 ;
    %load/vec4 v0000013033e7b130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033e7b130_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000013033e65760;
T_16 ;
    %wait E_0000013033df0480;
    %load/vec4 v0000013033e7ba90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7b810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013033e7b4f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000013033e7ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033e7ae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033e7acd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000013033e7a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000013033e7b270_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000013033e7a690, 4;
    %assign/vec4 v0000013033e7b810_0, 0;
    %load/vec4 v0000013033e7b3b0_0;
    %assign/vec4 v0000013033e7b4f0_0, 0;
    %load/vec4 v0000013033e7a370_0;
    %assign/vec4 v0000013033e7ab90_0, 0;
    %load/vec4 v0000013033e7b1d0_0;
    %assign/vec4 v0000013033e7ae10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013033e7acd0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033e7acd0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000013033e65760;
T_17 ;
    %wait E_0000013033df0a00;
    %load/vec4 v0000013033e7acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000013033e7ab90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0000013033e7b4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0000013033e7b4f0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0000013033e7ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v0000013033e7b810_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000013033e7b810_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000013033e7b810_0;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7a9b0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000013033e65760;
T_18 ;
    %end;
    .thread T_18;
    .scope S_0000013033cb9580;
T_19 ;
    %wait E_0000013033df1080;
    %load/vec4 v0000013033e79d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7b9f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000013033e7a050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000013033e7aaf0_0;
    %assign/vec4 v0000013033e7b9f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000013033cb9580;
T_20 ;
    %wait E_0000013033df1080;
    %load/vec4 v0000013033e79d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7c3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7bd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7a2d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000013033e7a050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000013033e7b9f0_0;
    %assign/vec4 v0000013033e7c3f0_0, 0;
    %load/vec4 v0000013033e7c170_0;
    %assign/vec4 v0000013033e7bd10_0, 0;
    %load/vec4 v0000013033e7aa50_0;
    %assign/vec4 v0000013033e7a2d0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000013033cb9710;
T_21 ;
    %wait E_0000013033df10c0;
    %load/vec4 v0000013033e7c350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000013033e79dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7c210_0, 0, 32;
T_21.4 ;
    %load/vec4 v0000013033e7c210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0000013033e7c2b0_0;
    %load/vec4 v0000013033e7c210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000013033e7c030_0;
    %load/vec4 v0000013033e7c210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000013033e7a410_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013033e7c210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000013033e7bf90, 5, 6;
T_21.6 ;
    %load/vec4 v0000013033e7c210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033e7c210_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000013033cb9710;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0000013033cb98a0;
T_23 ;
    %wait E_0000013033df4b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e7cdf0_0, 0, 1;
    %load/vec4 v0000013033e7cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000013033e7cb70_0;
    %load/vec4 v0000013033e7d4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e7cdf0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000013033e7ce90_0;
    %load/vec4 v0000013033e7db10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e7cdf0_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000013033cb98a0;
T_24 ;
    %wait E_0000013033df5000;
    %load/vec4 v0000013033e7d7f0_0;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %load/vec4 v0000013033e7d7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0000013033e7cb70_0;
    %load/vec4 v0000013033e7ce90_0;
    %or;
    %load/vec4 v0000013033e7aff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0000013033e7cb70_0;
    %flag_set/vec4 8;
    %load/vec4 v0000013033e7ce90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0000013033e7cd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v0000013033e7db10_0;
    %flag_set/vec4 8;
    %load/vec4 v0000013033e7d2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0000013033e7cd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000013033e7db10_0;
    %load/vec4 v0000013033e7d2f0_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0000013033e7cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033e7cfd0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000013033cb98a0;
T_25 ;
    %wait E_0000013033df3400;
    %load/vec4 v0000013033e7d430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000013033e7d7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033e7d070_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000013033e7cfd0_0;
    %assign/vec4 v0000013033e7d7f0_0, 0;
    %load/vec4 v0000013033e7d7f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0000013033e7c530_0;
    %assign/vec4 v0000013033e7d070_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000013033cb98a0;
T_26 ;
    %wait E_0000013033df1100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033e7d570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e7d1b0_0, 0, 1;
    %load/vec4 v0000013033e7cf30_0;
    %store/vec4 v0000013033e7a5f0_0, 0, 32;
    %load/vec4 v0000013033e7ce90_0;
    %load/vec4 v0000013033e7aff0_0;
    %nor/r;
    %and;
    %store/vec4 v0000013033e7ad70_0, 0, 1;
    %load/vec4 v0000013033e7cb70_0;
    %load/vec4 v0000013033e7aff0_0;
    %nor/r;
    %and;
    %store/vec4 v0000013033e7aeb0_0, 0, 1;
    %load/vec4 v0000013033e7d7f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000013033e7d7f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033e7d7f0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000013033e7b630_0, 0, 1;
    %load/vec4 v0000013033e7cf30_0;
    %store/vec4 v0000013033e7d750_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e7c5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033e79e70_0, 0, 1;
    %load/vec4 v0000013033e7d7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v0000013033e7aff0_0;
    %load/vec4 v0000013033e7cb70_0;
    %load/vec4 v0000013033e7ce90_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0000013033e7c670_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000013033e7cc10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000013033e7d570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e7d1b0_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v0000013033e7db10_0;
    %flag_set/vec4 8;
    %load/vec4 v0000013033e7d2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v0000013033e7ccb0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000013033e7d390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e7dbb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000013033e7d750_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v0000013033e7ccb0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000013033e7d390_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000013033e7d570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e7d1b0_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v0000013033e7ccb0_0;
    %load/vec4 v0000013033e7dbb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000013033e7d750_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0000013033e7d7f0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000013033e7db10_0;
    %load/vec4 v0000013033e7d2f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v0000013033e7ccb0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000013033e7d390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033e7dbb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000013033e7d750_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v0000013033e7ccb0_0;
    %load/vec4 v0000013033e7dbb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000013033e7d750_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v0000013033e7aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v0000013033e7cf30_0;
    %store/vec4 v0000013033e7d750_0, 0, 32;
    %load/vec4 v0000013033e7cf30_0;
    %store/vec4 v0000013033e7a5f0_0, 0, 32;
    %load/vec4 v0000013033e7ce90_0;
    %store/vec4 v0000013033e7ad70_0, 0, 1;
    %load/vec4 v0000013033e7cb70_0;
    %store/vec4 v0000013033e7aeb0_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v0000013033e7d750_0;
    %store/vec4 v0000013033e7a5f0_0, 0, 32;
    %load/vec4 v0000013033e7ce90_0;
    %store/vec4 v0000013033e7ad70_0, 0, 1;
    %load/vec4 v0000013033e7cb70_0;
    %store/vec4 v0000013033e7aeb0_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033e7c5d0_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001303393eda0;
T_27 ;
    %wait E_0000013033df5180;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033ef8b00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ef8880_0, 0, 32;
T_27.0 ;
    %load/vec4 v0000013033ef8880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef6b20, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef8560, 4, 0;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef6b20, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef6d00, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000013033ef8880_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v0000013033ef8880_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000013033ef6d00, 4;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef8b00, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef7ca0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef6d00, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef7ca0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef8b00, 4, 0;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef8b00, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef6d00, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef7ca0, 4;
    %store/vec4 v0000013033e38e10_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_00000130338bb060;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef8b00, 4, 0;
    %ix/getv/s 4, v0000013033ef8880_0;
    %load/vec4a v0000013033ef7ca0, 4;
    %store/vec4 v0000013033e7da70_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_00000130338baed0;
    %ix/getv/s 4, v0000013033ef8880_0;
    %store/vec4a v0000013033ef6d00, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v0000013033ef8880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ef8880_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001303393eda0;
T_28 ;
    %wait E_0000013033df4380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033ef7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033ef84c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ef78e0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000013033ef78e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef8560, 4;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef8b00, 4;
    %load/vec4 v0000013033ef8920_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000013033ef8920_0;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef6d00, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %store/vec4a v0000013033ef77a0, 4, 0;
    %load/vec4 v0000013033ef7d40_0;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef8d80, 4;
    %and;
    %load/vec4 v0000013033ef70c0_0;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef82e0, 4;
    %and;
    %or;
    %load/vec4 v0000013033ef8ba0_0;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef6bc0, 4;
    %and;
    %or;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %store/vec4a v0000013033ef6f80, 4, 0;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef77a0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033ef7840_0, 0, 1;
    %ix/getv/s 4, v0000013033ef78e0_0;
    %load/vec4a v0000013033ef6f80, 4;
    %store/vec4 v0000013033ef84c0_0, 0, 1;
T_28.2 ;
    %load/vec4 v0000013033ef78e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ef78e0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001303393eda0;
T_29 ;
    %wait E_0000013033df4d40;
    %load/vec4 v0000013033ef6e40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000013033ef7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000013033ef84c0_0;
    %store/vec4 v0000013033ef8420_0, 0, 1;
    %load/vec4 v0000013033ef84c0_0;
    %nor/r;
    %store/vec4 v0000013033ef7ac0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033ef8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033ef7ac0_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000013033ef7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0000013033ef84c0_0;
    %store/vec4 v0000013033ef8420_0, 0, 1;
    %load/vec4 v0000013033ef84c0_0;
    %nor/r;
    %store/vec4 v0000013033ef7ac0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033ef8420_0, 0, 1;
    %load/vec4 v0000013033ef70c0_0;
    %load/vec4 v0000013033ef7d40_0;
    %or;
    %load/vec4 v0000013033ef8ba0_0;
    %or;
    %store/vec4 v0000013033ef7ac0_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000130338fdcc0;
T_30 ;
    %wait E_0000013033df5ec0;
    %load/vec4 v0000013033ef7020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013033ef6940_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ef8e20_0, 0, 32;
T_30.2 ;
    %load/vec4 v0000013033ef8e20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033ef8e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef69e0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000013033ef8e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef7480, 0, 4;
    %load/vec4 v0000013033ef8e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033ef8e20_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000013033ef6da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0000013033ef7b60_0;
    %assign/vec4 v0000013033ef6940_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0000013033ef6ee0_0;
    %load/vec4 v0000013033ef8f60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0000013033ef6940_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v0000013033ef68a0_0;
    %addi 4, 0, 32;
    %load/vec4 v0000013033ef6940_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef69e0, 0, 4;
    %load/vec4 v0000013033ef6940_0;
    %addi 1, 0, 4;
    %load/vec4 v0000013033ef6940_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef7480, 0, 4;
    %load/vec4 v0000013033ef6940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013033ef6940_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0000013033ef68a0_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef69e0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013033ef6940_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0000013033ef8f60_0;
    %load/vec4 v0000013033ef6ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0000013033ef6940_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v0000013033ef6940_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000013033ef6940_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v0000013033ef72a0_0;
    %load/vec4 v0000013033ef6ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v0000013033ef6940_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v0000013033ef8ce0_0;
    %load/vec4 v0000013033ef6940_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033ef69e0, 0, 4;
    %load/vec4 v0000013033ef6940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013033ef6940_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000013033f050f0;
T_31 ;
    %wait E_0000013033df7900;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f01790, 4;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f01150, 4;
    %load/vec4 v0000013033effb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f00f70_0, 0, 1;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033eff850, 4;
    %store/vec4 v0000013033f00610_0, 0, 32;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f00a70, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0000013033f01bf0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f00f70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033f00610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f01bf0_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000013033f050f0;
T_32 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f00750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033f01470_0, 0, 32;
T_32.2 ;
    %load/vec4 v0000013033f01470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000013033f01470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f00a70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000013033f01470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f01790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033f01470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033eff850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033f01470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f01150, 0, 4;
    %load/vec4 v0000013033f01470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033f01470_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000013033f00110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f01790, 0, 4;
    %load/vec4 v0000013033eff7b0_0;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033eff850, 0, 4;
    %load/vec4 v0000013033effb70_0;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f01150, 0, 4;
    %load/vec4 v0000013033efffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f00a70, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f00a70, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f00a70, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f00a70, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013033f00a70, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000013033effad0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f00a70, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000013033f05be0;
T_33 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f00070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f00c50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000013033f01650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000013033f00570_0;
    %assign/vec4 v0000013033f00c50_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000013033f05be0;
T_34 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f00070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f01b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f00930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f011f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033effd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f018d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000013033f01650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000013033f01290_0;
    %assign/vec4 v0000013033f01b50_0, 0;
    %load/vec4 v0000013033f01970_0;
    %assign/vec4 v0000013033f00930_0, 0;
    %load/vec4 v0000013033effcb0_0;
    %assign/vec4 v0000013033f011f0_0, 0;
    %load/vec4 v0000013033f01ab0_0;
    %assign/vec4 v0000013033effd50_0, 0;
    %load/vec4 v0000013033f00cf0_0;
    %assign/vec4 v0000013033f018d0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000013033e7dd30;
T_35 ;
    %wait E_0000013033df6840;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f04ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033efe950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033eff350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033efe270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f048f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033efd910_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033eff490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033efd730_0, 0, 1;
    %load/vec4 v0000013033efe8b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %load/vec4 v0000013033f04cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v0000013033f045d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %load/vec4 v0000013033f045d0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v0000013033f04cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v0000013033f04cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v0000013033f045d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v0000013033f045d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033efd910_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033efd910_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f048f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %load/vec4 v0000013033f04cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033efe950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033efe270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04c10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000013033f04990_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013033f04710_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v0000013033f04cb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v0000013033efd9b0_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033eff490_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033efd730_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000013033e7e690;
T_36 ;
    %wait E_0000013033df6640;
    %load/vec4 v0000013033efe810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033efdd70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033efdd70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033efdd70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000013033efdd70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033efdd70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000013033efdd70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000013033efdcd0_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000013033e7e690;
T_37 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033eff8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033eff2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efdb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033eff990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efeb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efdeb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efd410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efdc30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000013033efe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efeef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe130_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000013033efd370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033eff2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efdb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033eff990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033efeb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efdeb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efd410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033efdc30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000013033efe310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efeef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efd690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033efe130_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000013033f01a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0000013033efef90_0;
    %assign/vec4 v0000013033eff2b0_0, 0;
    %load/vec4 v0000013033eff030_0;
    %assign/vec4 v0000013033efdb90_0, 0;
    %load/vec4 v0000013033efcdd0_0;
    %assign/vec4 v0000013033efce70_0, 0;
    %load/vec4 v0000013033efd550_0;
    %assign/vec4 v0000013033eff990_0, 0;
    %load/vec4 v0000013033efdcd0_0;
    %assign/vec4 v0000013033efeb30_0, 0;
    %load/vec4 v0000013033eff530_0;
    %assign/vec4 v0000013033efdeb0_0, 0;
    %load/vec4 v0000013033efcf10_0;
    %assign/vec4 v0000013033efd410_0, 0;
    %load/vec4 v0000013033efe1d0_0;
    %assign/vec4 v0000013033efdc30_0, 0;
    %load/vec4 v0000013033efe6d0_0;
    %assign/vec4 v0000013033efe310_0, 0;
    %load/vec4 v0000013033efdff0_0;
    %assign/vec4 v0000013033efe4f0_0, 0;
    %load/vec4 v0000013033efed10_0;
    %assign/vec4 v0000013033efd0f0_0, 0;
    %load/vec4 v0000013033efdaf0_0;
    %assign/vec4 v0000013033efe770_0, 0;
    %load/vec4 v0000013033efebd0_0;
    %assign/vec4 v0000013033efeef0_0, 0;
    %load/vec4 v0000013033efe450_0;
    %assign/vec4 v0000013033efd870_0, 0;
    %load/vec4 v0000013033efd5f0_0;
    %assign/vec4 v0000013033efd690_0, 0;
    %load/vec4 v0000013033efe090_0;
    %assign/vec4 v0000013033efee50_0, 0;
    %load/vec4 v0000013033eff170_0;
    %assign/vec4 v0000013033efe130_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000013033e7eb40;
T_38 ;
    %wait E_0000013033df5c40;
    %load/vec4 v0000013033ef9280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.0 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %add;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.1 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %sub;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.2 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %and;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.3 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %or;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.4 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %xor;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.5 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.6 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.7 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.8 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.26, 8;
T_38.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.26, 8;
 ; End of false expr.
    %blend;
T_38.26;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.9 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.28, 8;
T_38.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.28, 8;
 ; End of false expr.
    %blend;
T_38.28;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.10 ;
    %load/vec4 v0000013033ef93c0_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.11 ;
    %load/vec4 v0000013033ef98c0_0;
    %load/vec4 v0000013033ef93c0_0;
    %add;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.12 ;
    %load/vec4 v0000013033ef98c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.13 ;
    %load/vec4 v0000013033ef98c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.14 ;
    %load/vec4 v0000013033ef93c0_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.15 ;
    %load/vec4 v0000013033ef9500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.16 ;
    %load/vec4 v0000013033ef9500_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.17 ;
    %load/vec4 v0000013033ef9460_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.18 ;
    %load/vec4 v0000013033ef9640_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.19 ;
    %load/vec4 v0000013033ef9960_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.20 ;
    %load/vec4 v0000013033ef9fa0_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.21 ;
    %load/vec4 v0000013033ef9a00_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.22 ;
    %load/vec4 v0000013033ef9aa0_0;
    %store/vec4 v0000013033ef9b40_0, 0, 32;
    %jmp T_38.24;
T_38.24 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000013033e7e1e0;
T_39 ;
    %wait E_0000013033df5bc0;
    %load/vec4 v0000013033f02550_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v0000013033f02af0_0;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v0000013033f02af0_0;
    %nor/r;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0000013033f02410_0;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v0000013033f02410_0;
    %nor/r;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0000013033f024b0_0;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0000013033f024b0_0;
    %nor/r;
    %store/vec4 v0000013033f034f0_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000013033e7e1e0;
T_40 ;
    %wait E_0000013033df5f40;
    %load/vec4 v0000013033f03590_0;
    %load/vec4 v0000013033f02550_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000013033f029b0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000013033f03f90_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000013033f029b0_0;
    %store/vec4 v0000013033f03f90_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000013033e7e1e0;
T_41 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f04490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f03770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f040d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f03db0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033f02ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033f02370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033f03950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033f03270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033f02f50_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000013033f036d0_0;
    %assign/vec4 v0000013033f03770_0, 0;
    %load/vec4 v0000013033f029b0_0;
    %assign/vec4 v0000013033f040d0_0, 0;
    %load/vec4 v0000013033f025f0_0;
    %assign/vec4 v0000013033f03db0_0, 0;
    %load/vec4 v0000013033f033b0_0;
    %assign/vec4 v0000013033f02ff0_0, 0;
    %load/vec4 v0000013033f03a90_0;
    %assign/vec4 v0000013033f02370_0, 0;
    %load/vec4 v0000013033f043f0_0;
    %assign/vec4 v0000013033f03950_0, 0;
    %load/vec4 v0000013033f04210_0;
    %assign/vec4 v0000013033f03270_0, 0;
    %load/vec4 v0000013033f03b30_0;
    %assign/vec4 v0000013033f02f50_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000013033f066d0;
T_42 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f0ac70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f00430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033eff710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013033f00390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013033f0a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033eff5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013033f09e10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000013033eff670_0;
    %assign/vec4 v0000013033f00430_0, 0;
    %load/vec4 v0000013033f00ed0_0;
    %assign/vec4 v0000013033eff710_0, 0;
    %load/vec4 v0000013033effdf0_0;
    %assign/vec4 v0000013033f00390_0, 0;
    %load/vec4 v0000013033f095f0_0;
    %assign/vec4 v0000013033f0a090_0, 0;
    %load/vec4 v0000013033f01510_0;
    %assign/vec4 v0000013033eff5d0_0, 0;
    %load/vec4 v0000013033f0a130_0;
    %assign/vec4 v0000013033f09e10_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000013033f05410;
T_43 ;
    %wait E_0000013033df5b80;
    %load/vec4 v0000013033f0b530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033f09c30_0, 0, 32;
T_43.2 ;
    %load/vec4 v0000013033f09c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013033f09c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f0b7b0, 0, 4;
    %load/vec4 v0000013033f09c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033f09c30_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000013033f0a310_0;
    %load/vec4 v0000013033f0b0d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0000013033f0ad10_0;
    %load/vec4 v0000013033f0b0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f0b7b0, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000013033e7e820;
T_44 ;
    %wait E_0000013033df6e40;
    %load/vec4 v0000013033f02c30_0;
    %load/vec4 v0000013033f02690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f02690_0;
    %load/vec4 v0000013033f01e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013033f03c70_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000013033f04a30_0;
    %load/vec4 v0000013033f04670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f04670_0;
    %load/vec4 v0000013033f01e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013033f03c70_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013033f03c70_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000013033e7e820;
T_45 ;
    %wait E_0000013033df6dc0;
    %load/vec4 v0000013033f02c30_0;
    %load/vec4 v0000013033f02690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f02690_0;
    %load/vec4 v0000013033f01f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013033f03e50_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000013033f04a30_0;
    %load/vec4 v0000013033f04670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f04670_0;
    %load/vec4 v0000013033f01f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013033f03e50_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013033f03e50_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000013033e7e820;
T_46 ;
    %wait E_0000013033df7180;
    %load/vec4 v0000013033f02c30_0;
    %load/vec4 v0000013033f02690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f02690_0;
    %load/vec4 v0000013033f03ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013033f03450_0, 0, 2;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000013033f04a30_0;
    %load/vec4 v0000013033f04670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f04670_0;
    %load/vec4 v0000013033f03ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013033f03450_0, 0, 2;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013033f03450_0, 0, 2;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000013033e7e820;
T_47 ;
    %wait E_0000013033df5d80;
    %load/vec4 v0000013033f02c30_0;
    %load/vec4 v0000013033f02690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f02690_0;
    %load/vec4 v0000013033f02b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013033f03d10_0, 0, 2;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000013033f04a30_0;
    %load/vec4 v0000013033f04670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f04670_0;
    %load/vec4 v0000013033f02b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013033f03d10_0, 0, 2;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013033f03d10_0, 0, 2;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000013033e7e820;
T_48 ;
    %wait E_0000013033df6040;
    %load/vec4 v0000013033f02730_0;
    %load/vec4 v0000013033f03090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013033f03090_0;
    %load/vec4 v0000013033f01e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000013033f03090_0;
    %load/vec4 v0000013033f01f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f047b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f04530_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f04b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f047b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f04530_0, 0, 1;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f01dd0_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000130338fde50;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f0d3d0_0, 0, 1;
T_49.0 ;
    %delay 10000, 0;
    %load/vec4 v0000013033f0d3d0_0;
    %inv;
    %store/vec4 v0000013033f0d3d0_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_00000130338fde50;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013033f0d790_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013033f0d790_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_00000130338fde50;
T_51 ;
    %wait E_0000013033df5600;
    %load/vec4 v0000013033f0c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000013033f0c4d0_0;
    %load/vec4 v0000013033f0bf30_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013033f0c430, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_00000130338fde50;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013033f0c610_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000013033f0c610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000013033f0c610_0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000013033f0c610_0;
    %store/vec4a v0000013033f0c430, 4, 0;
    %load/vec4 v0000013033f0c610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013033f0c610_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 1082979, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 44040851, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013033f0c750, 4, 0;
    %vpi_call/w 11 74 "$display", "BEQ Debug Test" {0 0 0};
    %vpi_call/w 11 75 "$display", "Expected: x1=10, branch taken, x5=42, dmem[2]=42" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_52.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_52.3, 5;
    %jmp/1 T_52.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000013033df5600;
    %delay 1000, 0;
    %vpi_call/w 11 80 "$display", "T=%0t PC=%h IFID=%h x1=%h x5=%h dmem[2]=%h", $time, v0000013033f0c7f0_0, v0000013033f0c6b0_0, v0000013033f0ec30_0, v0000013033f0e5f0_0, &A<v0000013033f0c430, 2> {0 0 0};
    %jmp T_52.2;
T_52.3 ;
    %pop/vec4 1;
    %vpi_call/w 11 84 "$display", "\012--- Result ---" {0 0 0};
    %vpi_call/w 11 85 "$display", "x1 = %0d (expected 10)", v0000013033f0ec30_0 {0 0 0};
    %vpi_call/w 11 86 "$display", "x5 = %0d (expected 42)", v0000013033f0e5f0_0 {0 0 0};
    %vpi_call/w 11 87 "$display", "dmem[2] = %0d (expected 42)", &A<v0000013033f0c430, 2> {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013033f0c430, 4;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_52.4, 4;
    %vpi_call/w 11 90 "$display", "[PASS] BEQ test" {0 0 0};
    %jmp T_52.5;
T_52.4 ;
    %vpi_call/w 11 92 "$display", "[FAIL] BEQ test - Got %0d, Expected 42", &A<v0000013033f0c430, 2> {0 0 0};
T_52.5 ;
    %vpi_call/w 11 94 "$finish" {0 0 0};
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_beq_debug.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
