{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 21:36:22 2018 " "Info: Processing started: Tue Nov 13 21:36:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[0\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[0\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[1\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[1\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[2\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[2\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[3\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[3\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[4\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[4\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[5\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[5\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[6\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[6\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[7\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[7\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[8\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[8\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_fc " "Info: Assuming node \"CLK_fc\" is an undefined clock" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_fc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "phase_select " "Info: Assuming node \"phase_select\" is an undefined clock" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "phase_select" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LCD:dds_LCD\|WideOr8~0 " "Info: Detected gated clock \"LCD:dds_LCD\|WideOr8~0\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|WideOr8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD:dds_LCD\|WideOr8~1 " "Info: Detected gated clock \"LCD:dds_LCD\|WideOr8~1\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|WideOr8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[4\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[5\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[1\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[2\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[3\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~TCKUTAP register memory sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg 163.03 MHz Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" Internal fmax is restricted to 163.03 MHz between source register \"sld_hub:sld_hub_inst\|node_ena\[1\]~reg0\" and destination memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.632 ns + Longest register memory " "Info: + Longest register to memory delay is 4.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 1 REG LCFF_X43_Y19_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N3; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|node_ena\[1\]~reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 940 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.275 ns) 1.297 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_incr_addr~2 2 COMB LCCOMB_X41_Y20_N20 3 " "Info: 2: + IC(1.022 ns) + CELL(0.275 ns) = 1.297 ns; Loc. = LCCOMB_X41_Y20_N20; Fanout = 3; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_incr_addr~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { sld_hub:sld_hub_inst|node_ena[1]~reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.150 ns) 2.213 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode5\|eq_node\[1\]~1 3 COMB LCCOMB_X40_Y17_N26 10 " "Info: 3: + IC(0.766 ns) + CELL(0.150 ns) = 2.213 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 10; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode5\|eq_node\[1\]~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 } "NODE_NAME" } } { "db/decode_1oa.tdf" "" { Text "F:/nuaa_homework/DDS/db/decode_1oa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.312 ns) 4.632 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg 4 MEM M4K_X13_Y19 1 " "Info: 4: + IC(2.107 ns) + CELL(0.312 ns) = 4.632 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 547 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.737 ns ( 15.91 % ) " "Info: Total cell delay = 0.737 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 84.09 % ) " "Info: Total interconnect delay = 3.895 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { sld_hub:sld_hub_inst|node_ena[1]~reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { sld_hub:sld_hub_inst|node_ena[1]~reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } { 0.000ns 1.022ns 0.766ns 2.107ns } { 0.000ns 0.275ns 0.150ns 0.312ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.088 ns - Smallest " "Info: - Smallest clock skew is 0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.530 ns + Shortest memory " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination memory is 4.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.689 ns) 4.530 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg 3 MEM M4K_X13_Y19 1 " "Info: 3: + IC(0.967 ns) + CELL(0.689 ns) = 4.530 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a16~portb_we_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 547 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 15.21 % ) " "Info: Total cell delay = 0.689 ns ( 15.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.841 ns ( 84.79 % ) " "Info: Total interconnect delay = 3.841 ns ( 84.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } { 0.000ns 2.874ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.442 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.442 ns sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 3 REG LCFF_X43_Y19_N3 6 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X43_Y19_N3; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|node_ena\[1\]~reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 940 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } { 0.000ns 2.874ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 940 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 547 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { sld_hub:sld_hub_inst|node_ena[1]~reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { sld_hub:sld_hub_inst|node_ena[1]~reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } { 0.000ns 1.022ns 0.766ns 2.107ns } { 0.000ns 0.275ns 0.150ns 0.312ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } { 0.000ns 2.874ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a16~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 547 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_fc register memory phase_counter\[27\] DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10 163.03 MHz Internal " "Info: Clock \"CLK_fc\" Internal fmax is restricted to 163.03 MHz between source register \"phase_counter\[27\]\" and destination memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.354 ns + Longest register memory " "Info: + Longest register to memory delay is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_counter\[27\] 1 REG LCFF_X30_Y16_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N27; Fanout = 20; REG Node = 'phase_counter\[27\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_counter[27] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.212 ns) + CELL(0.142 ns) 3.354 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10 2 MEM M4K_X52_Y13 1 " "Info: 2: + IC(3.212 ns) + CELL(0.142 ns) = 3.354 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { phase_counter[27] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 206 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 4.23 % ) " "Info: Total cell delay = 0.142 ns ( 4.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 95.77 % ) " "Info: Total interconnect delay = 3.212 ns ( 95.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { phase_counter[27] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { phase_counter[27] {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } { 0.000ns 3.212ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 2.724 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_fc\" to destination memory is 2.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 330 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.661 ns) 2.724 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10 3 MEM M4K_X52_Y13 1 " "Info: 3: + IC(0.946 ns) + CELL(0.661 ns) = 2.724 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a5~porta_address_reg10'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 206 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.94 % ) " "Info: Total cell delay = 1.660 ns ( 60.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 39.06 % ) " "Info: Total interconnect delay = 1.064 ns ( 39.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.118ns 0.946ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.694 ns - Longest register " "Info: - Longest clock path from clock \"CLK_fc\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 330 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns phase_counter\[27\] 3 REG LCFF_X30_Y16_N27 20 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y16_N27; Fanout = 20; REG Node = 'phase_counter\[27\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK_fc~clkctrl phase_counter[27] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK_fc CLK_fc~clkctrl phase_counter[27] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[27] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.118ns 0.946ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK_fc CLK_fc~clkctrl phase_counter[27] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[27] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 206 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { phase_counter[27] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { phase_counter[27] {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } { 0.000ns 3.212ns } { 0.000ns 0.142ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.118ns 0.946ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK_fc CLK_fc~clkctrl phase_counter[27] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[27] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a5~porta_address_reg10 {} } {  } {  } "" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 206 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "phase_select register register phase phase 450.05 MHz Internal " "Info: Clock \"phase_select\" Internal fmax is restricted to 450.05 MHz between source register \"phase\" and destination register \"phase\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase 1 REG LCFF_X30_Y16_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns phase~0 2 COMB LCCOMB_X30_Y16_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 1; COMB Node = 'phase~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { phase phase~0 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns phase 3 REG LCFF_X30_Y16_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { phase~0 phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { phase phase~0 phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { phase {} phase~0 {} phase {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phase_select destination 3.220 ns + Shortest register " "Info: + Shortest clock path from clock \"phase_select\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns phase_select 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_select } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.537 ns) 3.220 ns phase 2 REG LCFF_X30_Y16_N7 3 " "Info: 2: + IC(1.841 ns) + CELL(0.537 ns) = 3.220 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { phase_select phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.83 % ) " "Info: Total cell delay = 1.379 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 57.17 % ) " "Info: Total interconnect delay = 1.841 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phase_select source 3.220 ns - Longest register " "Info: - Longest clock path from clock \"phase_select\" to source register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns phase_select 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_select } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.537 ns) 3.220 ns phase 2 REG LCFF_X30_Y16_N7 3 " "Info: 2: + IC(1.841 ns) + CELL(0.537 ns) = 3.220 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { phase_select phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.83 % ) " "Info: Total cell delay = 1.379 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 57.17 % ) " "Info: Total interconnect delay = 1.841 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { phase phase~0 phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { phase {} phase~0 {} phase {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 1.841ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { phase {} } {  } {  } "" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_fc 54 " "Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock \"CLK_fc\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD:dds_LCD\|LUT_INDEX\[0\] LCD:dds_LCD\|LUT_DATA\[6\] CLK_fc 3.265 ns " "Info: Found hold time violation between source  pin or register \"LCD:dds_LCD\|LUT_INDEX\[0\]\" and destination pin or register \"LCD:dds_LCD\|LUT_DATA\[6\]\" for clock \"CLK_fc\" (Hold time is 3.265 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.119 ns + Largest " "Info: + Largest clock skew is 5.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 7.778 ns + Longest register " "Info: + Longest clock path from clock \"CLK_fc\" to destination register is 7.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.160 ns LCD:dds_LCD\|LUT_INDEX\[1\] 2 REG LCFF_X4_Y29_N9 17 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.160 ns; Loc. = LCFF_X4_Y29_N9; Fanout = 17; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 4.347 ns LCD:dds_LCD\|WideOr8~0 3 COMB LCCOMB_X3_Y29_N22 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 4.347 ns; Loc. = LCCOMB_X3_Y29_N22; Fanout = 1; COMB Node = 'LCD:dds_LCD\|WideOr8~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.746 ns LCD:dds_LCD\|WideOr8~1 4 COMB LCCOMB_X3_Y29_N10 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 4.746 ns; Loc. = LCCOMB_X3_Y29_N10; Fanout = 1; COMB Node = 'LCD:dds_LCD\|WideOr8~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.000 ns) 6.278 ns LCD:dds_LCD\|WideOr8~1clkctrl 5 COMB CLKCTRL_G3 9 " "Info: 5: + IC(1.532 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'LCD:dds_LCD\|WideOr8~1clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.150 ns) 7.778 ns LCD:dds_LCD\|LUT_DATA\[6\] 6 REG LCCOMB_X3_Y29_N4 1 " "Info: 6: + IC(1.350 ns) + CELL(0.150 ns) = 7.778 ns; Loc. = LCCOMB_X3_Y29_N4; Fanout = 1; REG Node = 'LCD:dds_LCD\|LUT_DATA\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.524 ns ( 32.45 % ) " "Info: Total cell delay = 2.524 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.254 ns ( 67.55 % ) " "Info: Total interconnect delay = 5.254 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.374ns 0.749ns 0.249ns 1.532ns 1.350ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_fc\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 330 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns LCD:dds_LCD\|LUT_INDEX\[0\] 3 REG LCFF_X2_Y29_N27 16 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X2_Y29_N27; Fanout = 16; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.374ns 0.749ns 0.249ns 1.532ns 1.350ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.604 ns - Shortest register register " "Info: - Shortest register to register delay is 1.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD:dds_LCD\|LUT_INDEX\[0\] 1 REG LCFF_X2_Y29_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y29_N27; Fanout = 16; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.393 ns) 0.930 ns LCD:dds_LCD\|Decoder0~1 2 COMB LCCOMB_X3_Y29_N28 1 " "Info: 2: + IC(0.537 ns) + CELL(0.393 ns) = 0.930 ns; Loc. = LCCOMB_X3_Y29_N28; Fanout = 1; COMB Node = 'LCD:dds_LCD\|Decoder0~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 1.604 ns LCD:dds_LCD\|LUT_DATA\[6\] 3 REG LCCOMB_X3_Y29_N4 1 " "Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 1.604 ns; Loc. = LCCOMB_X3_Y29_N4; Fanout = 1; REG Node = 'LCD:dds_LCD\|LUT_DATA\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.813 ns ( 50.69 % ) " "Info: Total cell delay = 0.813 ns ( 50.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.791 ns ( 49.31 % ) " "Info: Total interconnect delay = 0.791 ns ( 49.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.604 ns" { LCD:dds_LCD|LUT_INDEX[0] {} LCD:dds_LCD|Decoder0~1 {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.537ns 0.254ns } { 0.000ns 0.393ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.374ns 0.749ns 0.249ns 1.532ns 1.350ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.604 ns" { LCD:dds_LCD|LUT_INDEX[0] {} LCD:dds_LCD|Decoder0~1 {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.537ns 0.254ns } { 0.000ns 0.393ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter\[29\] f\[13\] CLK_fc 10.764 ns register " "Info: tsu for register \"counter\[29\]\" (data pin = \"f\[13\]\", clock pin = \"CLK_fc\") is 10.764 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.494 ns + Longest pin register " "Info: + Longest pin to register delay is 13.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns f\[13\] 1 PIN PIN_T7 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 16; PIN Node = 'f\[13\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f[13] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.391 ns) + CELL(2.663 ns) 9.886 ns f2M:dds_f2M\|lpm_mult:Mult0\|mult_e111:auto_generated\|mac_mult1~DATAOUT13 2 COMB DSPMULT_X39_Y17_N0 1 " "Info: 2: + IC(6.391 ns) + CELL(2.663 ns) = 9.886 ns; Loc. = DSPMULT_X39_Y17_N0; Fanout = 1; COMB Node = 'f2M:dds_f2M\|lpm_mult:Mult0\|mult_e111:auto_generated\|mac_mult1~DATAOUT13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.054 ns" { f[13] f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 } "NODE_NAME" } } { "db/mult_e111.tdf" "" { Text "F:/nuaa_homework/DDS/db/mult_e111.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 10.110 ns f2M:dds_f2M\|lpm_mult:Mult0\|mult_e111:auto_generated\|mac_out2~DATAOUT13 3 COMB DSPOUT_X39_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 10.110 ns; Loc. = DSPOUT_X39_Y17_N2; Fanout = 2; COMB Node = 'f2M:dds_f2M\|lpm_mult:Mult0\|mult_e111:auto_generated\|mac_out2~DATAOUT13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 } "NODE_NAME" } } { "db/mult_e111.tdf" "" { Text "F:/nuaa_homework/DDS/db/mult_e111.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.414 ns) 11.701 ns counter\[12\]~85 4 COMB LCCOMB_X31_Y17_N26 2 " "Info: 4: + IC(1.177 ns) + CELL(0.414 ns) = 11.701 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter\[12\]~85'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 counter[12]~85 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.772 ns counter\[13\]~87 5 COMB LCCOMB_X31_Y17_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 11.772 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter\[13\]~87'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[12]~85 counter[13]~87 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 11.918 ns counter\[14\]~89 6 COMB LCCOMB_X31_Y17_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.146 ns) = 11.918 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter\[14\]~89'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter[13]~87 counter[14]~89 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.989 ns counter\[15\]~91 7 COMB LCCOMB_X31_Y16_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 11.989 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter\[15\]~91'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[14]~89 counter[15]~91 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.060 ns counter\[16\]~93 8 COMB LCCOMB_X31_Y16_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 12.060 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter\[16\]~93'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[15]~91 counter[16]~93 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.131 ns counter\[17\]~95 9 COMB LCCOMB_X31_Y16_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 12.131 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter\[17\]~95'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[16]~93 counter[17]~95 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.202 ns counter\[18\]~97 10 COMB LCCOMB_X31_Y16_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 12.202 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter\[18\]~97'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[17]~95 counter[18]~97 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.273 ns counter\[19\]~99 11 COMB LCCOMB_X31_Y16_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 12.273 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter\[19\]~99'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[18]~97 counter[19]~99 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.344 ns counter\[20\]~101 12 COMB LCCOMB_X31_Y16_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 12.344 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter\[20\]~101'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[19]~99 counter[20]~101 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.415 ns counter\[21\]~103 13 COMB LCCOMB_X31_Y16_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 12.415 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter\[21\]~103'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[20]~101 counter[21]~103 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.574 ns counter\[22\]~105 14 COMB LCCOMB_X31_Y16_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 12.574 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter\[22\]~105'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter[21]~103 counter[22]~105 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.645 ns counter\[23\]~107 15 COMB LCCOMB_X31_Y16_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 12.645 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter\[23\]~107'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[22]~105 counter[23]~107 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.716 ns counter\[24\]~109 16 COMB LCCOMB_X31_Y16_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.716 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter\[24\]~109'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[23]~107 counter[24]~109 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.787 ns counter\[25\]~111 17 COMB LCCOMB_X31_Y16_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 12.787 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter\[25\]~111'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[24]~109 counter[25]~111 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.858 ns counter\[26\]~113 18 COMB LCCOMB_X31_Y16_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 12.858 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter\[26\]~113'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[25]~111 counter[26]~113 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.929 ns counter\[27\]~115 19 COMB LCCOMB_X31_Y16_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.929 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter\[27\]~115'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[26]~113 counter[27]~115 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.000 ns counter\[28\]~117 20 COMB LCCOMB_X31_Y16_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 13.000 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'counter\[28\]~117'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[27]~115 counter[28]~117 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.410 ns counter\[29\]~118 21 COMB LCCOMB_X31_Y16_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 13.410 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter\[29\]~118'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter[28]~117 counter[29]~118 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.494 ns counter\[29\] 22 REG LCFF_X31_Y16_N29 2 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 13.494 ns; Loc. = LCFF_X31_Y16_N29; Fanout = 2; REG Node = 'counter\[29\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter[29]~118 counter[29] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.926 ns ( 43.92 % ) " "Info: Total cell delay = 5.926 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.568 ns ( 56.08 % ) " "Info: Total interconnect delay = 7.568 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.494 ns" { f[13] f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 counter[12]~85 counter[13]~87 counter[14]~89 counter[15]~91 counter[16]~93 counter[17]~95 counter[18]~97 counter[19]~99 counter[20]~101 counter[21]~103 counter[22]~105 counter[23]~107 counter[24]~109 counter[25]~111 counter[26]~113 counter[27]~115 counter[28]~117 counter[29]~118 counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.494 ns" { f[13] {} f[13]~combout {} f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 {} f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 {} counter[12]~85 {} counter[13]~87 {} counter[14]~89 {} counter[15]~91 {} counter[16]~93 {} counter[17]~95 {} counter[18]~97 {} counter[19]~99 {} counter[20]~101 {} counter[21]~103 {} counter[22]~105 {} counter[23]~107 {} counter[24]~109 {} counter[25]~111 {} counter[26]~113 {} counter[27]~115 {} counter[28]~117 {} counter[29]~118 {} counter[29] {} } { 0.000ns 0.000ns 6.391ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.832ns 2.663ns 0.224ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_fc\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 330 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns counter\[29\] 3 REG LCFF_X31_Y16_N29 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X31_Y16_N29; Fanout = 2; REG Node = 'counter\[29\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK_fc~clkctrl counter[29] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK_fc CLK_fc~clkctrl counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} counter[29] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.494 ns" { f[13] f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 counter[12]~85 counter[13]~87 counter[14]~89 counter[15]~91 counter[16]~93 counter[17]~95 counter[18]~97 counter[19]~99 counter[20]~101 counter[21]~103 counter[22]~105 counter[23]~107 counter[24]~109 counter[25]~111 counter[26]~113 counter[27]~115 counter[28]~117 counter[29]~118 counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.494 ns" { f[13] {} f[13]~combout {} f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_mult1~DATAOUT13 {} f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated|mac_out2~DATAOUT13 {} counter[12]~85 {} counter[13]~87 {} counter[14]~89 {} counter[15]~91 {} counter[16]~93 {} counter[17]~95 {} counter[18]~97 {} counter[19]~99 {} counter[20]~101 {} counter[21]~103 {} counter[22]~105 {} counter[23]~107 {} counter[24]~109 {} counter[25]~111 {} counter[26]~113 {} counter[27]~115 {} counter[28]~117 {} counter[29]~118 {} counter[29] {} } { 0.000ns 0.000ns 6.391ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.832ns 2.663ns 0.224ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK_fc CLK_fc~clkctrl counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} counter[29] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_fc VGA_R\[7\] DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 13.882 ns memory " "Info: tco from clock \"CLK_fc\" to destination pin \"VGA_R\[7\]\" through memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0\" is 13.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.730 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_fc\" to source memory is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 330 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 330; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.661 ns) 2.730 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 3 MEM M4K_X52_Y14 1 " "Info: 3: + IC(0.952 ns) + CELL(0.661 ns) = 2.730 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.81 % ) " "Info: Total cell delay = 1.660 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.070 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.952ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.943 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 1 MEM M4K_X52_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7 2 MEM M4K_X52_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.625 ns) + CELL(0.438 ns) 6.056 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6\|result_node\[7\]~27 3 COMB LCCOMB_X22_Y16_N8 1 " "Info: 3: + IC(2.625 ns) + CELL(0.438 ns) = 6.056 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 1; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6\|result_node\[7\]~27'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 } "NODE_NAME" } } { "db/mux_qjb.tdf" "" { Text "F:/nuaa_homework/DDS/db/mux_qjb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(2.788 ns) 10.943 ns VGA_R\[7\] 4 PIN PIN_H12 0 " "Info: 4: + IC(2.099 ns) + CELL(2.788 ns) = 10.943 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 VGA_R[7] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.219 ns ( 56.83 % ) " "Info: Total cell delay = 6.219 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.724 ns ( 43.17 % ) " "Info: Total interconnect delay = 4.724 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.943 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 VGA_R[7] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.943 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 {} VGA_R[7] {} } { 0.000ns 0.000ns 2.625ns 2.099ns } { 0.000ns 2.993ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.952ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.943 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 VGA_R[7] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.943 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[7]~27 {} VGA_R[7] {} } { 0.000ns 0.000ns 2.625ns 2.099ns } { 0.000ns 2.993ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "f\[16\] HEX3\[6\] 31.717 ns Longest " "Info: Longest tpd from source pin \"f\[16\]\" to destination pin \"HEX3\[6\]\" is 31.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns f\[16\] 1 PIN PIN_V1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 14; PIN Node = 'f\[16\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f[16] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.914 ns) + CELL(0.416 ns) 7.182 ns f_display:dds_f_display\|BCD0~60 2 COMB LCCOMB_X33_Y16_N16 4 " "Info: 2: + IC(5.914 ns) + CELL(0.416 ns) = 7.182 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~60'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.330 ns" { f[16] f_display:dds_f_display|BCD0~60 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 7.896 ns f_display:dds_f_display\|BCD0~64 3 COMB LCCOMB_X33_Y16_N24 4 " "Info: 3: + IC(0.301 ns) + CELL(0.413 ns) = 7.896 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~64'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { f_display:dds_f_display|BCD0~60 f_display:dds_f_display|BCD0~64 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.438 ns) 8.635 ns f_display:dds_f_display\|BCD0~104 4 COMB LCCOMB_X33_Y16_N6 4 " "Info: 4: + IC(0.301 ns) + CELL(0.438 ns) = 8.635 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~104'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { f_display:dds_f_display|BCD0~64 f_display:dds_f_display|BCD0~104 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.436 ns) 9.800 ns f_display:dds_f_display\|BCD1~59 5 COMB LCCOMB_X35_Y16_N4 4 " "Info: 5: + IC(0.729 ns) + CELL(0.436 ns) = 9.800 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~59'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { f_display:dds_f_display|BCD0~104 f_display:dds_f_display|BCD1~59 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.416 ns) 10.510 ns f_display:dds_f_display\|BCD1~61 6 COMB LCCOMB_X35_Y16_N28 4 " "Info: 6: + IC(0.294 ns) + CELL(0.416 ns) = 10.510 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~61'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { f_display:dds_f_display|BCD1~59 f_display:dds_f_display|BCD1~61 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.436 ns) 11.424 ns f_display:dds_f_display\|BCD1~88 7 COMB LCCOMB_X35_Y16_N2 4 " "Info: 7: + IC(0.478 ns) + CELL(0.436 ns) = 11.424 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~88'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { f_display:dds_f_display|BCD1~61 f_display:dds_f_display|BCD1~88 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.438 ns) 12.567 ns f_display:dds_f_display\|BCD2~41 8 COMB LCCOMB_X37_Y16_N22 4 " "Info: 8: + IC(0.705 ns) + CELL(0.438 ns) = 12.567 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~41'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { f_display:dds_f_display|BCD1~88 f_display:dds_f_display|BCD2~41 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.437 ns) 13.480 ns f_display:dds_f_display\|BCD2~43 9 COMB LCCOMB_X37_Y16_N28 4 " "Info: 9: + IC(0.476 ns) + CELL(0.437 ns) = 13.480 ns; Loc. = LCCOMB_X37_Y16_N28; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~43'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { f_display:dds_f_display|BCD2~41 f_display:dds_f_display|BCD2~43 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 14.237 ns f_display:dds_f_display\|BCD2~48 10 COMB LCCOMB_X37_Y16_N0 4 " "Info: 10: + IC(0.486 ns) + CELL(0.271 ns) = 14.237 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~48'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { f_display:dds_f_display|BCD2~43 f_display:dds_f_display|BCD2~48 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.438 ns) 15.443 ns f_display:dds_f_display\|BCD2~51 11 COMB LCCOMB_X38_Y14_N0 4 " "Info: 11: + IC(0.768 ns) + CELL(0.438 ns) = 15.443 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~51'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { f_display:dds_f_display|BCD2~48 f_display:dds_f_display|BCD2~51 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.438 ns) 16.577 ns f_display:dds_f_display\|BCD2~54 12 COMB LCCOMB_X38_Y14_N20 4 " "Info: 12: + IC(0.696 ns) + CELL(0.438 ns) = 16.577 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~54'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { f_display:dds_f_display|BCD2~51 f_display:dds_f_display|BCD2~54 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.438 ns) 18.269 ns f_display:dds_f_display\|BCD2~55 13 COMB LCCOMB_X43_Y10_N8 2 " "Info: 13: + IC(1.254 ns) + CELL(0.438 ns) = 18.269 ns; Loc. = LCCOMB_X43_Y10_N8; Fanout = 2; COMB Node = 'f_display:dds_f_display\|BCD2~55'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { f_display:dds_f_display|BCD2~54 f_display:dds_f_display|BCD2~55 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 18.798 ns f_display:dds_f_display\|LessThan37~0 14 COMB LCCOMB_X43_Y10_N6 2 " "Info: 14: + IC(0.254 ns) + CELL(0.275 ns) = 18.798 ns; Loc. = LCCOMB_X43_Y10_N6; Fanout = 2; COMB Node = 'f_display:dds_f_display\|LessThan37~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { f_display:dds_f_display|BCD2~55 f_display:dds_f_display|LessThan37~0 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 19.205 ns f_display:dds_f_display\|LessThan37~1 15 COMB LCCOMB_X43_Y10_N10 3 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 19.205 ns; Loc. = LCCOMB_X43_Y10_N10; Fanout = 3; COMB Node = 'f_display:dds_f_display\|LessThan37~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { f_display:dds_f_display|LessThan37~0 f_display:dds_f_display|LessThan37~1 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.438 ns) 19.926 ns f_display:dds_f_display\|BCD2~57 16 COMB LCCOMB_X43_Y10_N20 4 " "Info: 16: + IC(0.283 ns) + CELL(0.438 ns) = 19.926 ns; Loc. = LCCOMB_X43_Y10_N20; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~57'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { f_display:dds_f_display|LessThan37~1 f_display:dds_f_display|BCD2~57 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.393 ns) 22.901 ns f_display:dds_f_display\|BCD3\[0\]~24 17 COMB LCCOMB_X64_Y7_N4 7 " "Info: 17: + IC(2.582 ns) + CELL(0.393 ns) = 22.901 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 7; COMB Node = 'f_display:dds_f_display\|BCD3\[0\]~24'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { f_display:dds_f_display|BCD2~57 f_display:dds_f_display|BCD3[0]~24 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.130 ns) + CELL(0.275 ns) 26.306 ns f_display:dds_f_display\|SEG7_LUT:S3\|WideOr0~0 18 COMB LCCOMB_X33_Y14_N16 1 " "Info: 18: + IC(3.130 ns) + CELL(0.275 ns) = 26.306 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'f_display:dds_f_display\|SEG7_LUT:S3\|WideOr0~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { f_display:dds_f_display|BCD3[0]~24 f_display:dds_f_display|SEG7_LUT:S3|WideOr0~0 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "F:/nuaa_homework/DDS/SEG7_LUT.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.779 ns) + CELL(2.632 ns) 31.717 ns HEX3\[6\] 19 PIN PIN_W24 0 " "Info: 19: + IC(2.779 ns) + CELL(2.632 ns) = 31.717 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { f_display:dds_f_display|SEG7_LUT:S3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.030 ns ( 31.62 % ) " "Info: Total cell delay = 10.030 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.687 ns ( 68.38 % ) " "Info: Total interconnect delay = 21.687 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.717 ns" { f[16] f_display:dds_f_display|BCD0~60 f_display:dds_f_display|BCD0~64 f_display:dds_f_display|BCD0~104 f_display:dds_f_display|BCD1~59 f_display:dds_f_display|BCD1~61 f_display:dds_f_display|BCD1~88 f_display:dds_f_display|BCD2~41 f_display:dds_f_display|BCD2~43 f_display:dds_f_display|BCD2~48 f_display:dds_f_display|BCD2~51 f_display:dds_f_display|BCD2~54 f_display:dds_f_display|BCD2~55 f_display:dds_f_display|LessThan37~0 f_display:dds_f_display|LessThan37~1 f_display:dds_f_display|BCD2~57 f_display:dds_f_display|BCD3[0]~24 f_display:dds_f_display|SEG7_LUT:S3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.717 ns" { f[16] {} f[16]~combout {} f_display:dds_f_display|BCD0~60 {} f_display:dds_f_display|BCD0~64 {} f_display:dds_f_display|BCD0~104 {} f_display:dds_f_display|BCD1~59 {} f_display:dds_f_display|BCD1~61 {} f_display:dds_f_display|BCD1~88 {} f_display:dds_f_display|BCD2~41 {} f_display:dds_f_display|BCD2~43 {} f_display:dds_f_display|BCD2~48 {} f_display:dds_f_display|BCD2~51 {} f_display:dds_f_display|BCD2~54 {} f_display:dds_f_display|BCD2~55 {} f_display:dds_f_display|LessThan37~0 {} f_display:dds_f_display|LessThan37~1 {} f_display:dds_f_display|BCD2~57 {} f_display:dds_f_display|BCD3[0]~24 {} f_display:dds_f_display|SEG7_LUT:S3|WideOr0~0 {} HEX3[6] {} } { 0.000ns 0.000ns 5.914ns 0.301ns 0.301ns 0.729ns 0.294ns 0.478ns 0.705ns 0.476ns 0.486ns 0.768ns 0.696ns 1.254ns 0.254ns 0.257ns 0.283ns 2.582ns 3.130ns 2.779ns } { 0.000ns 0.852ns 0.416ns 0.413ns 0.438ns 0.436ns 0.416ns 0.436ns 0.438ns 0.437ns 0.271ns 0.438ns 0.438ns 0.438ns 0.275ns 0.150ns 0.438ns 0.393ns 0.275ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.622 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.441 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X42_Y19_N27 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.085 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(0.275 ns) 3.001 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27 2 COMB LCCOMB_X42_Y19_N26 1 " "Info: 2: + IC(2.726 ns) + CELL(0.275 ns) = 3.001 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.001 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.085 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X42_Y19_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.085 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 11.64 % ) " "Info: Total cell delay = 0.359 ns ( 11.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 88.36 % ) " "Info: Total interconnect delay = 2.726 ns ( 88.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.726ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.726ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 21:36:22 2018 " "Info: Processing ended: Tue Nov 13 21:36:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
