#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12ce61d50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ce69300 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x12ce8a7e0_0 .var "clk_in", 0 0;
v0x12ce8a870_0 .net "data_out", 31 0, v0x12ce861c0_0;  1 drivers
v0x12ce8a940_0 .net "data_valid_out", 0 0, v0x12ce869d0_0;  1 drivers
v0x12ce8aa10_0 .net "mem_data_in", 31 0, L_0x12ce8bcd0;  1 drivers
v0x12ce8ab20_0 .net "mem_data_in2", 31 0, v0x12ce80ec0_0;  1 drivers
v0x12ce8ac30_0 .net "mem_req_out", 31 0, v0x12ce87680_0;  1 drivers
v0x12ce8acc0_0 .net "mem_req_out2", 31 0, v0x12ce87830_0;  1 drivers
v0x12ce8ad90_0 .net "mem_valid_in", 0 0, v0x12ce83a60_0;  1 drivers
v0x12ce8ae60_0 .net "mem_valid_in2", 0 0, v0x12ce83b70_0;  1 drivers
v0x12ce8af70_0 .net "mem_valid_out", 0 0, v0x12ce879e0_0;  1 drivers
v0x12ce8b000_0 .net "mem_valid_out2", 0 0, v0x12ce87a70_0;  1 drivers
v0x12ce8b0d0_0 .var "neigh_deq_in", 0 0;
v0x12ce8b160_0 .net "neigh_empty_out", 0 0, v0x12ce85120_0;  1 drivers
v0x12ce8b230_0 .net "neigh_fifo_out", 31 0, v0x12ce84ff0_0;  1 drivers
v0x12ce8b300_0 .net "neigh_full_out", 0 0, v0x12ce85360_0;  1 drivers
v0x12ce8b3d0_0 .net "neigh_valid_out", 0 0, v0x12ce85760_0;  1 drivers
v0x12ce8b4a0_0 .var "pos_deq_in", 0 0;
v0x12ce8b670_0 .net "pos_empty_out", 0 0, v0x12ce862f0_0;  1 drivers
v0x12ce8b700_0 .net "pos_full_out", 0 0, v0x12ce864f0_0;  1 drivers
v0x12ce8b790_0 .net "ready_out", 0 0, v0x12ce88130_0;  1 drivers
v0x12ce8b820_0 .var "rst_in", 0 0;
v0x12ce8b8b0_0 .var "v_addr_in", 31 0;
v0x12ce8b940_0 .var "valid_in", 0 0;
v0x12ce8b9d0_0 .net "valid_visited", 0 0, v0x12ce8a6a0_0;  1 drivers
v0x12ce8baa0_0 .net "visited", 0 0, v0x12ce897b0_0;  1 drivers
v0x12ce8bb30_0 .net "visited_addr_in", 31 0, v0x12ce88690_0;  1 drivers
v0x12ce8bc00_0 .net "visited_addr_valid_in", 0 0, v0x12ce88720_0;  1 drivers
S_0x12ce6e0b0 .scope module, "g" "graph_memory" 3 42, 4 11 0, S_0x12ce69300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra";
    .port_info 5 /INPUT 32 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x12ce5b680 .param/l "DIM" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x12ce5b6c0 .param/l "PROC_BITS" 0 4 11, +C4<00000000000000000000000000000000>;
v0x12ce83520_0 .net "clk_in", 0 0, v0x12ce8a7e0_0;  1 drivers
v0x12ce835b0_0 .var "cta", 1 0;
v0x12ce83640_0 .var "ctb", 0 0;
v0x12ce836d0_0 .var "ctc", 1 0;
v0x12ce83770_0 .net "data_addra", 31 0, v0x12ce87680_0;  alias, 1 drivers
v0x12ce83860_0 .net "data_addrb", 31 0, v0x12ce87830_0;  alias, 1 drivers
v0x12ce83910_0 .net "data_outa", 31 0, L_0x12ce8bcd0;  alias, 1 drivers
v0x12ce839b0_0 .net "data_outb", 31 0, v0x12ce80ec0_0;  alias, 1 drivers
v0x12ce83a60_0 .var "data_valid_outa", 0 0;
v0x12ce83b70_0 .var "data_valid_outb", 0 0;
v0x12ce83c10_0 .net "data_validina", 0 0, v0x12ce879e0_0;  alias, 1 drivers
v0x12ce83cb0_0 .net "data_validinb", 0 0, v0x12ce87a70_0;  alias, 1 drivers
o0x130050c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ce83d50_0 .net "idx_addr", 31 0, o0x130050c10;  0 drivers
o0x130050c40 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ce83e00_0 .net "idx_validin", 0 0, o0x130050c40;  0 drivers
v0x12ce83ea0_0 .net "rowidx_out", 31 0, L_0x12ce8bf90;  1 drivers
v0x12ce83f60_0 .var "rowidx_valid_out", 0 0;
v0x12ce83ff0_0 .net "rst_in", 0 0, v0x12ce8b820_0;  1 drivers
L_0x12ce8bdb0 .part v0x12ce87680_0, 0, 10;
L_0x12ce8be50 .part v0x12ce87830_0, 0, 10;
L_0x12ce8c040 .part o0x130050c10, 0, 10;
S_0x12ce58720 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 4 95, 5 10 0, S_0x12ce6e0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x12ce55960 .param/str "INIT_FILE" 0 5 14, "data/out_addrs2.mem";
P_0x12ce559a0 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0x12ce559e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x12ce55a20 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x12ce81150 .array "BRAM", 0 1023, 31 0;
v0x12ce811f0_0 .net "addra", 9 0, L_0x12ce8bdb0;  1 drivers
v0x12ce812a0_0 .net "addrb", 9 0, L_0x12ce8be50;  1 drivers
v0x12ce81360_0 .net "clka", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
v0x12ce81400_0 .net "clkb", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
L_0x130088010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce814d0_0 .net "dina", 31 0, L_0x130088010;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce81570_0 .net "dinb", 31 0, L_0x130088058;  1 drivers
v0x12ce81620_0 .net "douta", 31 0, L_0x12ce8bcd0;  alias, 1 drivers
v0x12ce816d0_0 .net "doutb", 31 0, v0x12ce80ec0_0;  alias, 1 drivers
L_0x130088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce81800_0 .net "ena", 0 0, L_0x130088130;  1 drivers
L_0x130088178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce818a0_0 .net "enb", 0 0, L_0x130088178;  1 drivers
v0x12ce81940_0 .var/i "idx", 31 0;
v0x12ce819f0_0 .var "ram_data_a", 31 0;
v0x12ce81aa0_0 .var "ram_data_b", 31 0;
L_0x1300881c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce81b50_0 .net "regcea", 0 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce81bf0_0 .net "regceb", 0 0, L_0x130088208;  1 drivers
v0x12ce81c90_0 .net "rsta", 0 0, v0x12ce8b820_0;  alias, 1 drivers
v0x12ce81e20_0 .net "rstb", 0 0, v0x12ce8b820_0;  alias, 1 drivers
L_0x1300880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce81eb0_0 .net "wea", 0 0, L_0x1300880a0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce81f40_0 .net "web", 0 0, L_0x1300880e8;  1 drivers
S_0x12ce79890 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x12ce58720;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ce79890
v0x12ce80b30_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x12ce80b30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12ce80b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ce80b30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12ce80be0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x12ce58720;
 .timescale -9 -12;
L_0x12ce8bcd0 .functor BUFZ 32, v0x12ce80e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce80e00_0 .var "douta_reg", 31 0;
v0x12ce80ec0_0 .var "doutb_reg", 31 0;
E_0x12ce80db0 .event posedge, v0x12ce81360_0;
S_0x12ce80f70 .scope generate, "use_init_file" "use_init_file" 5 49, 5 49 0, S_0x12ce58720;
 .timescale -9 -12;
S_0x12ce820d0 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 4 119, 6 10 0, S_0x12ce6e0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x12ce822a0 .param/str "INIT_FILE" 0 6 14, "data/out_ids2.mem";
P_0x12ce822e0 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x12ce82320 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x12ce82360 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x12ce82d30 .array "BRAM", 0 1023, 31 0;
v0x12ce82dd0_0 .net "addra", 9 0, L_0x12ce8c040;  1 drivers
v0x12ce82e80_0 .net "clka", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
L_0x130088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce82f70_0 .net "dina", 31 0, L_0x130088250;  1 drivers
v0x12ce83010_0 .net "douta", 31 0, L_0x12ce8bf90;  alias, 1 drivers
L_0x1300882e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce830e0_0 .net "ena", 0 0, L_0x1300882e0;  1 drivers
v0x12ce83180_0 .var "ram_data", 31 0;
L_0x130088328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce83230_0 .net "regcea", 0 0, L_0x130088328;  1 drivers
v0x12ce832d0_0 .net "rsta", 0 0, v0x12ce8b820_0;  alias, 1 drivers
L_0x130088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce833e0_0 .net "wea", 0 0, L_0x130088298;  1 drivers
S_0x12ce82620 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x12ce820d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ce82620
v0x12ce828a0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x12ce828a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x12ce828a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ce828a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x12ce82940 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x12ce820d0;
 .timescale -9 -12;
L_0x12ce8bf90 .functor BUFZ 32, v0x12ce82ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ce82ab0_0 .var "douta_reg", 31 0;
S_0x12ce82b50 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x12ce820d0;
 .timescale -9 -12;
S_0x12ce84290 .scope module, "graph" "graph_fetch" 3 67, 7 4 0, S_0x12ce69300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /OUTPUT 1 "reached_neigh_end_out";
    .port_info 16 /INPUT 1 "mem_valid_in";
    .port_info 17 /INPUT 32 "mem_data_in";
    .port_info 18 /OUTPUT 1 "mem_valid_out";
    .port_info 19 /OUTPUT 32 "mem_req_out";
    .port_info 20 /INPUT 1 "mem_valid_in2";
    .port_info 21 /INPUT 32 "mem_data_in2";
    .port_info 22 /OUTPUT 1 "mem_valid_out2";
    .port_info 23 /OUTPUT 32 "mem_req_out2";
    .port_info 24 /OUTPUT 32 "visited_req_out";
    .port_info 25 /OUTPUT 1 "visited_req_valid_out";
    .port_info 26 /INPUT 1 "visited_val_returned_in";
    .port_info 27 /INPUT 1 "visited_val_returned_valid_in";
P_0x12ce633b0 .param/l "DIM" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x12ce8c410 .functor NOT 1, v0x12ce897b0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce8c4a0 .functor AND 1, v0x12ce8a6a0_0, L_0x12ce8c410, C4<1>, C4<1>;
L_0x12ce8c750 .functor AND 1, L_0x12ce8c4a0, L_0x12ce8c690, C4<1>, C4<1>;
L_0x12ce8ca80 .functor AND 1, v0x12ce83a60_0, L_0x12ce8c960, C4<1>, C4<1>;
L_0x12ce8cb50 .functor NOT 1, v0x12ce88450_0, C4<0>, C4<0>, C4<0>;
L_0x12ce8cc10 .functor AND 1, L_0x12ce8ca80, L_0x12ce8cb50, C4<1>, C4<1>;
v0x12ce86c00_0 .net *"_ivl_0", 0 0, L_0x12ce8c410;  1 drivers
v0x12ce86c90_0 .net *"_ivl_10", 31 0, L_0x12ce8c840;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce86d20_0 .net *"_ivl_13", 27 0, L_0x1300884d8;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ce86db0_0 .net/2u *"_ivl_14", 31 0, L_0x130088520;  1 drivers
v0x12ce86e50_0 .net *"_ivl_16", 0 0, L_0x12ce8c960;  1 drivers
v0x12ce86f30_0 .net *"_ivl_19", 0 0, L_0x12ce8ca80;  1 drivers
v0x12ce86fd0_0 .net *"_ivl_20", 0 0, L_0x12ce8cb50;  1 drivers
v0x12ce87080_0 .net *"_ivl_3", 0 0, L_0x12ce8c4a0;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce87120_0 .net/2u *"_ivl_4", 31 0, L_0x130088490;  1 drivers
v0x12ce87230_0 .net *"_ivl_6", 0 0, L_0x12ce8c690;  1 drivers
v0x12ce872d0_0 .net "clk_in", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
v0x12ce87360_0 .var "ct", 3 0;
v0x12ce87410_0 .net "data_out", 31 0, v0x12ce861c0_0;  alias, 1 drivers
v0x12ce874d0_0 .net "data_valid_out", 0 0, v0x12ce869d0_0;  alias, 1 drivers
v0x12ce87560_0 .net "mem_data_in", 31 0, L_0x12ce8bcd0;  alias, 1 drivers
v0x12ce875f0_0 .net "mem_data_in2", 31 0, v0x12ce80ec0_0;  alias, 1 drivers
v0x12ce87680_0 .var "mem_req_out", 31 0;
v0x12ce87830_0 .var "mem_req_out2", 31 0;
v0x12ce878c0_0 .net "mem_valid_in", 0 0, v0x12ce83a60_0;  alias, 1 drivers
v0x12ce87950_0 .net "mem_valid_in2", 0 0, v0x12ce83b70_0;  alias, 1 drivers
v0x12ce879e0_0 .var "mem_valid_out", 0 0;
v0x12ce87a70_0 .var "mem_valid_out2", 0 0;
v0x12ce87b20_0 .net "neigh_deq_in", 0 0, v0x12ce8b0d0_0;  1 drivers
v0x12ce87bd0_0 .net "neigh_empty_out", 0 0, v0x12ce85120_0;  alias, 1 drivers
v0x12ce87c80_0 .net "neigh_fifo_out", 31 0, v0x12ce84ff0_0;  alias, 1 drivers
v0x12ce87d30_0 .net "neigh_full_out", 0 0, v0x12ce85360_0;  alias, 1 drivers
v0x12ce87de0_0 .net "neigh_valid_out", 0 0, v0x12ce85760_0;  alias, 1 drivers
v0x12ce87e90_0 .net "pos_deq_in", 0 0, v0x12ce8b4a0_0;  1 drivers
v0x12ce87f40_0 .net "pos_empty_out", 0 0, v0x12ce862f0_0;  alias, 1 drivers
v0x12ce87ff0_0 .net "pos_full_out", 0 0, v0x12ce864f0_0;  alias, 1 drivers
v0x12ce880a0_0 .var "reached_neigh_end_out", 0 0;
v0x12ce88130_0 .var "ready_out", 0 0;
v0x12ce881c0_0 .var "req_ready_d", 0 0;
v0x12ce87710_0 .var "req_ready_n", 0 0;
v0x12ce88450_0 .var "req_ready_v", 0 0;
v0x12ce884e0_0 .net "rst_in", 0 0, v0x12ce8b820_0;  alias, 1 drivers
v0x12ce88570_0 .net "v_addr_in", 31 0, v0x12ce8b8b0_0;  1 drivers
v0x12ce88600_0 .net "valid_in", 0 0, v0x12ce8b940_0;  1 drivers
v0x12ce88690_0 .var "visited_req_out", 31 0;
v0x12ce88720_0 .var "visited_req_valid_out", 0 0;
v0x12ce887b0_0 .net "visited_val_returned_in", 0 0, v0x12ce897b0_0;  alias, 1 drivers
v0x12ce88840_0 .net "visited_val_returned_valid_in", 0 0, v0x12ce8a6a0_0;  alias, 1 drivers
L_0x12ce8c690 .cmp/ne 32, v0x12ce80ec0_0, L_0x130088490;
L_0x12ce8c840 .concat [ 4 28 0 0], v0x12ce87360_0, L_0x1300884d8;
L_0x12ce8c960 .cmp/gt 32, L_0x130088520, L_0x12ce8c840;
S_0x12ce84840 .scope module, "neighbors" "FIFO" 7 88, 8 4 0, S_0x12ce84290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12ce84440 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x12ce84480 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x12ce84f50_0 .net "clk_in", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
v0x12ce84ff0_0 .var "data_out", 31 0;
v0x12ce85090_0 .net "deq_in", 0 0, v0x12ce8b0d0_0;  alias, 1 drivers
v0x12ce85120_0 .var "empty_out", 0 0;
v0x12ce851b0_0 .net "enq_data_in", 31 0, v0x12ce80ec0_0;  alias, 1 drivers
v0x12ce852d0_0 .net "enq_in", 0 0, L_0x12ce8c750;  1 drivers
v0x12ce85360_0 .var "full_out", 0 0;
v0x12ce853f0 .array "queue", 0 3, 31 0;
v0x12ce85490_0 .var "read_ptr", 2 0;
v0x12ce855a0_0 .net "rst_in", 0 0, v0x12ce8b820_0;  alias, 1 drivers
v0x12ce856b0 .array "valid", 0 3, 0 0;
v0x12ce85760_0 .var "valid_out", 0 0;
v0x12ce85800_0 .var "write_ptr", 2 0;
v0x12ce856b0_0 .array/port v0x12ce856b0, 0;
v0x12ce856b0_1 .array/port v0x12ce856b0, 1;
E_0x12ce84c50/0 .event anyedge, v0x12ce85490_0, v0x12ce85800_0, v0x12ce856b0_0, v0x12ce856b0_1;
v0x12ce856b0_2 .array/port v0x12ce856b0, 2;
v0x12ce856b0_3 .array/port v0x12ce856b0, 3;
E_0x12ce84c50/1 .event anyedge, v0x12ce856b0_2, v0x12ce856b0_3;
E_0x12ce84c50 .event/or E_0x12ce84c50/0, E_0x12ce84c50/1;
S_0x12ce84cc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x12ce84840;
 .timescale -9 -12;
v0x12ce84e90_0 .var/2s "i", 31 0;
S_0x12ce85990 .scope module, "position" "FIFO" 7 103, 8 4 0, S_0x12ce84290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12ce85b00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x12ce85b40 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x12ce86120_0 .net "clk_in", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
v0x12ce861c0_0 .var "data_out", 31 0;
v0x12ce86260_0 .net "deq_in", 0 0, v0x12ce8b4a0_0;  alias, 1 drivers
v0x12ce862f0_0 .var "empty_out", 0 0;
v0x12ce86380_0 .net "enq_data_in", 31 0, L_0x12ce8bcd0;  alias, 1 drivers
v0x12ce86460_0 .net "enq_in", 0 0, L_0x12ce8cc10;  1 drivers
v0x12ce864f0_0 .var "full_out", 0 0;
v0x12ce86580 .array "queue", 0 15, 31 0;
v0x12ce86620_0 .var "read_ptr", 4 0;
v0x12ce86730_0 .net "rst_in", 0 0, v0x12ce8b820_0;  alias, 1 drivers
v0x12ce867c0 .array "valid", 0 15, 0 0;
v0x12ce869d0_0 .var "valid_out", 0 0;
v0x12ce86a70_0 .var "write_ptr", 4 0;
v0x12ce867c0_0 .array/port v0x12ce867c0, 0;
v0x12ce867c0_1 .array/port v0x12ce867c0, 1;
E_0x12ce85dd0/0 .event anyedge, v0x12ce86620_0, v0x12ce86a70_0, v0x12ce867c0_0, v0x12ce867c0_1;
v0x12ce867c0_2 .array/port v0x12ce867c0, 2;
v0x12ce867c0_3 .array/port v0x12ce867c0, 3;
v0x12ce867c0_4 .array/port v0x12ce867c0, 4;
v0x12ce867c0_5 .array/port v0x12ce867c0, 5;
E_0x12ce85dd0/1 .event anyedge, v0x12ce867c0_2, v0x12ce867c0_3, v0x12ce867c0_4, v0x12ce867c0_5;
v0x12ce867c0_6 .array/port v0x12ce867c0, 6;
v0x12ce867c0_7 .array/port v0x12ce867c0, 7;
v0x12ce867c0_8 .array/port v0x12ce867c0, 8;
v0x12ce867c0_9 .array/port v0x12ce867c0, 9;
E_0x12ce85dd0/2 .event anyedge, v0x12ce867c0_6, v0x12ce867c0_7, v0x12ce867c0_8, v0x12ce867c0_9;
v0x12ce867c0_10 .array/port v0x12ce867c0, 10;
v0x12ce867c0_11 .array/port v0x12ce867c0, 11;
v0x12ce867c0_12 .array/port v0x12ce867c0, 12;
v0x12ce867c0_13 .array/port v0x12ce867c0, 13;
E_0x12ce85dd0/3 .event anyedge, v0x12ce867c0_10, v0x12ce867c0_11, v0x12ce867c0_12, v0x12ce867c0_13;
v0x12ce867c0_14 .array/port v0x12ce867c0, 14;
v0x12ce867c0_15 .array/port v0x12ce867c0, 15;
E_0x12ce85dd0/4 .event anyedge, v0x12ce867c0_14, v0x12ce867c0_15;
E_0x12ce85dd0 .event/or E_0x12ce85dd0/0, E_0x12ce85dd0/1, E_0x12ce85dd0/2, E_0x12ce85dd0/3, E_0x12ce85dd0/4;
S_0x12ce85ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x12ce85990;
 .timescale -9 -12;
v0x12ce86060_0 .var/2s "i", 31 0;
S_0x12ce88b00 .scope module, "vmem" "visited" 3 57, 9 10 0, S_0x12ce69300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "v_addr_valid_in";
    .port_info 4 /OUTPUT 1 "visited_out";
    .port_info 5 /OUTPUT 1 "valid_v_out";
P_0x12ce844c0 .param/l "PROC_BITS" 0 9 10, +C4<00000000000000000000000000000000>;
v0x12ce8a1c0_0 .net "clk_in", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
v0x12ce8a360_0 .var "counter2", 1 0;
v0x12ce8a3f0_0 .net "rst_in", 0 0, v0x12ce8b820_0;  alias, 1 drivers
v0x12ce8a580_0 .net "v_addr_in", 31 0, v0x12ce88690_0;  alias, 1 drivers
v0x12ce8a610_0 .net "v_addr_valid_in", 0 0, v0x12ce88720_0;  alias, 1 drivers
v0x12ce8a6a0_0 .var "valid_v_out", 0 0;
v0x12ce8a730_0 .net "visited_out", 0 0, v0x12ce897b0_0;  alias, 1 drivers
L_0x12ce8c310 .part v0x12ce88690_0, 0, 10;
S_0x12ce88df0 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 9 78, 6 10 0, S_0x12ce88b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x12ce88fb0 .param/str "INIT_FILE" 0 6 14, "data/empty.mem";
P_0x12ce88ff0 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x12ce89030 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x12ce89070 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000000001>;
v0x12ce89a30 .array "BRAM", 0 1023, 0 0;
v0x12ce89ad0_0 .net "addra", 9 0, L_0x12ce8c310;  1 drivers
v0x12ce89b80_0 .net "clka", 0 0, v0x12ce8a7e0_0;  alias, 1 drivers
L_0x130088370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce89c30_0 .net "dina", 0 0, L_0x130088370;  1 drivers
v0x12ce89cd0_0 .net "douta", 0 0, v0x12ce897b0_0;  alias, 1 drivers
L_0x130088400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce89db0_0 .net "ena", 0 0, L_0x130088400;  1 drivers
v0x12ce89e40_0 .var "ram_data", 0 0;
L_0x130088448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce89ef0_0 .net "regcea", 0 0, L_0x130088448;  1 drivers
v0x12ce89f90_0 .net "rsta", 0 0, v0x12ce8b820_0;  alias, 1 drivers
L_0x1300883b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ce8a0a0_0 .net "wea", 0 0, L_0x1300883b8;  1 drivers
S_0x12ce89310 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x12ce88df0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ce89310
v0x12ce895a0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.vmem.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x12ce895a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x12ce895a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ce895a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x12ce89640 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x12ce88df0;
 .timescale -9 -12;
v0x12ce897b0_0 .var "douta_reg", 0 0;
S_0x12ce89850 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x12ce88df0;
 .timescale -9 -12;
    .scope S_0x12ce80f70;
T_3 ;
    %vpi_call/w 5 51 "$readmemh", P_0x12ce55960, v0x12ce81150, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12ce80be0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce80e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce80ec0_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x12ce80be0;
T_5 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce81c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce80e00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12ce81b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12ce819f0_0;
    %assign/vec4 v0x12ce80e00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12ce80be0;
T_6 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce81e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce80ec0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12ce81bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12ce81aa0_0;
    %assign/vec4 v0x12ce80ec0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12ce58720;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce819f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce81aa0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x12ce58720;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce81940_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12ce81940_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x12ce81150, v0x12ce81940_0 > {0 0 0};
    %load/vec4 v0x12ce81940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce81940_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12ce58720;
T_9 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce81800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12ce81eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12ce814d0_0;
    %load/vec4 v0x12ce811f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce81150, 0, 4;
T_9.2 ;
    %load/vec4 v0x12ce811f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ce81150, 4;
    %assign/vec4 v0x12ce819f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ce58720;
T_10 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce818a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12ce81f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12ce81570_0;
    %load/vec4 v0x12ce812a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce81150, 0, 4;
T_10.2 ;
    %load/vec4 v0x12ce812a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ce81150, 4;
    %assign/vec4 v0x12ce81aa0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12ce82b50;
T_11 ;
    %vpi_call/w 6 33 "$readmemh", P_0x12ce822a0, v0x12ce82d30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x12ce82940;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce82ab0_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x12ce82940;
T_13 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce832d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce82ab0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12ce83230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12ce83180_0;
    %assign/vec4 v0x12ce82ab0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12ce820d0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce83180_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x12ce820d0;
T_15 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce830e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12ce833e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12ce82f70_0;
    %load/vec4 v0x12ce82dd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce82d30, 0, 4;
T_15.2 ;
    %load/vec4 v0x12ce82dd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ce82d30, 4;
    %assign/vec4 v0x12ce83180_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12ce6e0b0;
T_16 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce83ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ce835b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83640_0, 0;
T_16.0 ;
    %load/vec4 v0x12ce83e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ce836d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x12ce836d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12ce836d0_0, 0;
T_16.3 ;
    %load/vec4 v0x12ce83c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12ce835b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83a60_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ce835b0_0, 0;
T_16.5 ;
    %load/vec4 v0x12ce835b0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce83a60_0, 0;
    %load/vec4 v0x12ce83c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ce835b0_0, 0;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83a60_0, 0;
T_16.7 ;
    %load/vec4 v0x12ce83cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce83640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83b70_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83640_0, 0;
T_16.11 ;
    %load/vec4 v0x12ce83640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce83b70_0, 0;
    %load/vec4 v0x12ce83cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83640_0, 0;
T_16.14 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83b70_0, 0;
T_16.13 ;
    %load/vec4 v0x12ce836d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce83f60_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce83f60_0, 0;
T_16.17 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12ce89850;
T_17 ;
    %vpi_call/w 6 33 "$readmemh", P_0x12ce88fb0, v0x12ce89a30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x12ce89640;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce897b0_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x12ce89640;
T_19 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce89f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce897b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12ce89ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x12ce89e40_0;
    %assign/vec4 v0x12ce897b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12ce88df0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce89e40_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x12ce88df0;
T_21 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce89db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x12ce8a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12ce89c30_0;
    %load/vec4 v0x12ce89ad0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce89a30, 0, 4;
T_21.2 ;
    %load/vec4 v0x12ce89ad0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ce89a30, 4;
    %assign/vec4 v0x12ce89e40_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12ce88b00;
T_22 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce8a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce8a6a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12ce8a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12ce8a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce8a6a0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x12ce8a360_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ce8a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce8a6a0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce8a6a0_0, 0;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12ce84840;
T_23 ;
Ewait_0 .event/or E_0x12ce84c50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12ce85490_0;
    %load/vec4 v0x12ce85800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.0, 4;
    %load/vec4 v0x12ce85490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ce856b0, 4;
    %nor/r;
    %and;
T_23.0;
    %store/vec4 v0x12ce85120_0, 0, 1;
    %load/vec4 v0x12ce85490_0;
    %load/vec4 v0x12ce85800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.1, 4;
    %load/vec4 v0x12ce85490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ce856b0, 4;
    %and;
T_23.1;
    %store/vec4 v0x12ce85360_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12ce84840;
T_24 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce855a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_1, S_0x12ce84cc0;
    %jmp t_0;
    .scope S_0x12ce84cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce84e90_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x12ce84e90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ce84e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce853f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12ce84e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce856b0, 0, 4;
    %load/vec4 v0x12ce84e90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12ce84e90_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x12ce84840;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce84ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12ce85490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12ce85800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce85760_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12ce85090_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v0x12ce85120_0;
    %nor/r;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x12ce85490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ce856b0, 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x12ce85490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ce853f0, 4;
    %assign/vec4 v0x12ce84ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce85760_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12ce85490_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce856b0, 0, 4;
    %load/vec4 v0x12ce85490_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v0x12ce85490_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %assign/vec4 v0x12ce85490_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce85760_0, 0;
T_24.5 ;
    %load/vec4 v0x12ce852d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.13, 10;
    %load/vec4 v0x12ce85360_0;
    %nor/r;
    %and;
T_24.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x12ce85800_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ce856b0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x12ce851b0_0;
    %load/vec4 v0x12ce85800_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce853f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ce85800_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce856b0, 0, 4;
    %load/vec4 v0x12ce85800_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.14, 8;
    %load/vec4 v0x12ce85800_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %assign/vec4 v0x12ce85800_0, 0;
T_24.10 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12ce85990;
T_25 ;
Ewait_1 .event/or E_0x12ce85dd0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12ce86620_0;
    %load/vec4 v0x12ce86a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.0, 4;
    %load/vec4 v0x12ce86620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ce867c0, 4;
    %nor/r;
    %and;
T_25.0;
    %store/vec4 v0x12ce862f0_0, 0, 1;
    %load/vec4 v0x12ce86620_0;
    %load/vec4 v0x12ce86a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.1, 4;
    %load/vec4 v0x12ce86620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ce867c0, 4;
    %and;
T_25.1;
    %store/vec4 v0x12ce864f0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12ce85990;
T_26 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce86730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %fork t_3, S_0x12ce85ea0;
    %jmp t_2;
    .scope S_0x12ce85ea0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce86060_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x12ce86060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ce86060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce86580, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12ce86060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce867c0, 0, 4;
    %load/vec4 v0x12ce86060_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12ce86060_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0x12ce85990;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce861c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12ce86620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12ce86a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce869d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12ce86260_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.7, 10;
    %load/vec4 v0x12ce862f0_0;
    %nor/r;
    %and;
T_26.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x12ce86620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ce867c0, 4;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x12ce86620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ce86580, 4;
    %assign/vec4 v0x12ce861c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce869d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12ce86620_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce867c0, 0, 4;
    %load/vec4 v0x12ce86620_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0x12ce86620_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %assign/vec4 v0x12ce86620_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce869d0_0, 0;
T_26.5 ;
    %load/vec4 v0x12ce86460_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.13, 10;
    %load/vec4 v0x12ce864f0_0;
    %nor/r;
    %and;
T_26.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x12ce86a70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ce867c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x12ce86380_0;
    %load/vec4 v0x12ce86a70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce86580, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ce86a70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce867c0, 0, 4;
    %load/vec4 v0x12ce86a70_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x12ce86a70_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x12ce86a70_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12ce84290;
T_27 ;
    %wait E_0x12ce80db0;
    %load/vec4 v0x12ce884e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce88130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ce87360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce881c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce88450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce880a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12ce88600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x12ce88570_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x12ce87830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce87a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce881c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce88450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ce87360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce880a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x12ce875f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.6, 4;
    %load/vec4 v0x12ce87950_0;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x12ce875f0_0;
    %assign/vec4 v0x12ce87680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce88450_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x12ce88450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.9, 9;
    %load/vec4 v0x12ce878c0_0;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %load/vec4 v0x12ce87560_0;
    %assign/vec4 v0x12ce88690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce88720_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x12ce88450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.12, 9;
    %load/vec4 v0x12ce88840_0;
    %and;
T_27.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x12ce887b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce881c0_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce88450_0, 0;
T_27.14 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x12ce881c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.18, 10;
    %load/vec4 v0x12ce88450_0;
    %inv;
    %and;
T_27.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.17, 9;
    %load/vec4 v0x12ce87680_0;
    %load/vec4 v0x12ce875f0_0;
    %subi 4294967293, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x12ce87680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ce87680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x12ce881c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.21, 9;
    %load/vec4 v0x12ce88450_0;
    %and;
T_27.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce88450_0, 0;
    %load/vec4 v0x12ce875f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ce87680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce879e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce881c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce88720_0, 0;
T_27.20 ;
T_27.16 ;
T_27.11 ;
T_27.8 ;
T_27.5 ;
    %load/vec4 v0x12ce875f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.24, 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x12ce87360_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x12ce87d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
    %jmp T_27.26;
T_27.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce87a70_0, 0;
    %load/vec4 v0x12ce87830_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ce87830_0, 0;
T_27.26 ;
    %jmp T_27.23;
T_27.22 ;
    %load/vec4 v0x12ce87710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.29, 9;
    %load/vec4 v0x12ce87d30_0;
    %inv;
    %and;
T_27.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x12ce87830_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ce87830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce87a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
    %jmp T_27.28;
T_27.27 ;
    %load/vec4 v0x12ce87d30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.32, 9;
    %load/vec4 v0x12ce88450_0;
    %inv;
    %and;
T_27.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87710_0, 0;
T_27.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce87a70_0, 0;
T_27.28 ;
T_27.23 ;
    %load/vec4 v0x12ce87950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.35, 9;
    %load/vec4 v0x12ce875f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce880a0_0, 0;
    %jmp T_27.34;
T_27.33 ;
    %load/vec4 v0x12ce875f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.36, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce880a0_0, 0;
T_27.36 ;
T_27.34 ;
    %load/vec4 v0x12ce878c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.41, 10;
    %load/vec4 v0x12ce87ff0_0;
    %inv;
    %and;
T_27.41;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.40, 9;
    %load/vec4 v0x12ce88450_0;
    %inv;
    %and;
T_27.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.38, 8;
    %load/vec4 v0x12ce87360_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_27.42, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_27.43, 8;
T_27.42 ; End of true expr.
    %load/vec4 v0x12ce87360_0;
    %addi 1, 0, 4;
    %jmp/0 T_27.43, 8;
 ; End of false expr.
    %blend;
T_27.43;
    %assign/vec4 v0x12ce87360_0, 0;
T_27.38 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12ce69300;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x12ce8a7e0_0;
    %nor/r;
    %store/vec4 v0x12ce8a7e0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12ce69300;
T_29 ;
    %vpi_call/w 3 121 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ce69300 {0 0 0};
    %vpi_call/w 3 123 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b820_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce8b8b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12ce8b8b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x12ce8b8b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x12ce8b8b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b940_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b4a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8b0d0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 298 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/visited.sv";
