#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-347-g58dcf39db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x7fffce2f2c70 .scope module, "decoder" "decoder" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instructions_ports";
    .port_info 1 /OUTPUT 4 "opcodes_outputs";
    .port_info 2 /OUTPUT 4 "outputs_selectors";
L_0x7f3727490018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffce2fa110_0 .net *"_ivl_3", 0 0, L_0x7f3727490018;  1 drivers
L_0x7f3727490060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffce3145e0_0 .net *"_ivl_7", 2 0, L_0x7f3727490060;  1 drivers
v0x7fffce3146c0_0 .var "immediates", 3 0;
v0x7fffce314780_0 .var "instructions", 2 0;
o0x7f37274e00d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce314860_0 .net "instructions_ports", 7 0, o0x7f37274e00d8;  0 drivers
v0x7fffce314990_0 .var "is_using_acc", 0 0;
v0x7fffce314a50_0 .var "opcodes", 3 0;
v0x7fffce314b30_0 .net "opcodes_outputs", 3 0, L_0x7fffce3187c0;  1 drivers
v0x7fffce314c10_0 .net "outputs_selectors", 3 0, L_0x7fffce318910;  1 drivers
E_0x7fffce2e9b00 .event anyedge, v0x7fffce314860_0;
L_0x7fffce3187c0 .concat [ 3 1 0 0], v0x7fffce314780_0, L_0x7f3727490018;
L_0x7fffce318910 .concat [ 1 3 0 0], v0x7fffce314990_0, L_0x7f3727490060;
S_0x7fffce2f2e00 .scope module, "main" "main" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN0";
    .port_info 1 /INPUT 8 "IN1";
    .port_info 2 /INPUT 8 "IN2";
    .port_info 3 /OUTPUT 8 "OUT0";
    .port_info 4 /OUTPUT 8 "OUT1";
    .port_info 5 /OUTPUT 8 "OUT2";
o0x7f37274e08e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce317bf0_0 .net "IN0", 7 0, o0x7f37274e08e8;  0 drivers
o0x7f37274e0918 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce317cf0_0 .net "IN1", 7 0, o0x7f37274e0918;  0 drivers
o0x7f37274e0948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce317dd0_0 .net "IN2", 7 0, o0x7f37274e0948;  0 drivers
o0x7f37274e0978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce317e90_0 .net "OUT0", 7 0, o0x7f37274e0978;  0 drivers
o0x7f37274e09a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce317f70_0 .net "OUT1", 7 0, o0x7f37274e09a8;  0 drivers
o0x7f37274e09d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffce318050_0 .net "OUT2", 7 0, o0x7f37274e09d8;  0 drivers
v0x7fffce318130_0 .var "alu_component_select", 3 0;
v0x7fffce3181f0_0 .var "alu_input_1", 7 0;
v0x7fffce318290_0 .var "alu_input_2", 7 0;
v0x7fffce3183e0_0 .net "alu_result_wire", 7 0, L_0x7fffce3190f0;  1 drivers
v0x7fffce3184d0_0 .net "reg_read", 7 0, L_0x7fffce3191d0;  1 drivers
v0x7fffce3185a0_0 .var "reg_write", 7 0;
v0x7fffce318670_0 .var "reg_write_bit", 0 0;
S_0x7fffce314e00 .scope module, "acc" "accumulator" 3 33, 4 2 0, S_0x7fffce2f2e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "read_port";
    .port_info 1 /INPUT 1 "write_bit";
    .port_info 2 /INPUT 8 "write_port";
L_0x7fffce3191d0 .functor BUFZ 8, v0x7fffce315160_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffce315060_0 .net "read_port", 7 0, L_0x7fffce3191d0;  alias, 1 drivers
v0x7fffce315160_0 .var "val", 7 0;
v0x7fffce315240_0 .net "write_bit", 0 0, v0x7fffce318670_0;  1 drivers
v0x7fffce3152e0_0 .net "write_port", 7 0, v0x7fffce3185a0_0;  1 drivers
E_0x7fffce2e9db0 .event anyedge, v0x7fffce315240_0, v0x7fffce3152e0_0;
S_0x7fffce315440 .scope module, "the_alu" "alu" 3 22, 5 2 0, S_0x7fffce2f2e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 4 "alu_component_select";
    .port_info 2 /INPUT 8 "input_1";
    .port_info 3 /INPUT 8 "input_2";
    .port_info 4 /NODIR 0 "";
L_0x7fffce3190f0 .functor BUFZ 8, v0x7fffce317a60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffce317240_0 .net "add_result_wire", 7 0, L_0x7fffce318a10;  1 drivers
v0x7fffce317300_0 .net "alu_component_select", 3 0, v0x7fffce318130_0;  1 drivers
v0x7fffce3173c0_0 .net "and_result_wire", 7 0, L_0x7fffce318ab0;  1 drivers
v0x7fffce3174c0_0 .net "input_1", 7 0, v0x7fffce3181f0_0;  1 drivers
v0x7fffce317560_0 .net "input_2", 7 0, v0x7fffce318290_0;  1 drivers
v0x7fffce3176b0_0 .net "mult_result_wire", 7 0, L_0x7fffce318b70;  1 drivers
v0x7fffce317770_0 .net "not_result_wire", 7 0, L_0x7fffce318ff0;  1 drivers
v0x7fffce317840_0 .net "or_result_wire", 7 0, L_0x7fffce318ef0;  1 drivers
v0x7fffce317910_0 .net "output_1", 7 0, L_0x7fffce3190f0;  alias, 1 drivers
v0x7fffce317a60_0 .var "result", 7 0;
E_0x7fffce2d4330/0 .event anyedge, v0x7fffce317300_0, v0x7fffce315b80_0, v0x7fffce3166a0_0, v0x7fffce3160b0_0;
E_0x7fffce2d4330/1 .event anyedge, v0x7fffce317100_0, v0x7fffce316af0_0, v0x7fffce3159a0_0;
E_0x7fffce2d4330 .event/or E_0x7fffce2d4330/0, E_0x7fffce2d4330/1;
S_0x7fffce315710 .scope module, "ALU_ADD" "adder" 5 41, 6 2 0, S_0x7fffce315440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffce3159a0_0 .net "input_1", 7 0, v0x7fffce3181f0_0;  alias, 1 drivers
v0x7fffce315aa0_0 .net "input_2", 7 0, v0x7fffce318290_0;  alias, 1 drivers
v0x7fffce315b80_0 .net "output_1", 7 0, L_0x7fffce318a10;  alias, 1 drivers
L_0x7fffce318a10 .arith/sum 8, v0x7fffce3181f0_0, v0x7fffce318290_0;
S_0x7fffce315cc0 .scope module, "ALU_AND" "and_gate" 5 53, 7 2 0, S_0x7fffce315440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /NODIR 0 "";
L_0x7fffce318ab0 .functor AND 8, v0x7fffce3181f0_0, v0x7fffce318290_0, C4<11111111>, C4<11111111>;
v0x7fffce315f30_0 .net "a", 7 0, v0x7fffce3181f0_0;  alias, 1 drivers
v0x7fffce316010_0 .net "b", 7 0, v0x7fffce318290_0;  alias, 1 drivers
v0x7fffce3160b0_0 .net "out", 7 0, L_0x7fffce318ab0;  alias, 1 drivers
S_0x7fffce316200 .scope module, "ALU_MULT" "multer" 5 47, 8 2 0, S_0x7fffce315440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffce316480_0 .net "input_1", 7 0, v0x7fffce3181f0_0;  alias, 1 drivers
v0x7fffce316590_0 .net "input_2", 7 0, v0x7fffce318290_0;  alias, 1 drivers
v0x7fffce3166a0_0 .net "output_1", 7 0, L_0x7fffce318b70;  alias, 1 drivers
L_0x7fffce318b70 .arith/mult 8, v0x7fffce3181f0_0, v0x7fffce318290_0;
S_0x7fffce3167e0 .scope module, "ALU_NOT" "not_gate" 5 65, 9 2 0, S_0x7fffce315440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
L_0x7fffce318ff0 .functor NOT 8, v0x7fffce3181f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffce316a10_0 .net "in", 7 0, v0x7fffce3181f0_0;  alias, 1 drivers
v0x7fffce316af0_0 .net "out", 7 0, L_0x7fffce318ff0;  alias, 1 drivers
S_0x7fffce316c30 .scope module, "ALU_OR" "or_gate" 5 59, 10 2 0, S_0x7fffce315440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
L_0x7fffce318ef0 .functor OR 8, v0x7fffce3181f0_0, v0x7fffce318290_0, C4<00000000>, C4<00000000>;
v0x7fffce316ed0_0 .net "a", 7 0, v0x7fffce3181f0_0;  alias, 1 drivers
v0x7fffce317040_0 .net "b", 7 0, v0x7fffce318290_0;  alias, 1 drivers
v0x7fffce317100_0 .net "out", 7 0, L_0x7fffce318ef0;  alias, 1 drivers
    .scope S_0x7fffce2f2c70;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffce314a50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffce3146c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce314990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffce314780_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x7fffce2f2c70;
T_1 ;
    %wait E_0x7fffce2e9b00;
    %load/vec4 v0x7fffce314860_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x7fffce314a50_0, 0, 4;
    %load/vec4 v0x7fffce314860_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fffce3146c0_0, 0, 4;
    %load/vec4 v0x7fffce314a50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffce314990_0, 0, 1;
    %load/vec4 v0x7fffce314a50_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fffce314780_0, 0, 3;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffce315440;
T_2 ;
    %wait E_0x7fffce2d4330;
    %load/vec4 v0x7fffce317300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0x7fffce3174c0_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x7fffce317240_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x7fffce3176b0_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7fffce3173c0_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7fffce317840_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7fffce317770_0;
    %store/vec4 v0x7fffce317a60_0, 0, 8;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffce314e00;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffce315160_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x7fffce314e00;
T_4 ;
    %wait E_0x7fffce2e9db0;
    %load/vec4 v0x7fffce315240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffce3152e0_0;
    %store/vec4 v0x7fffce315160_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/decoder.v";
    "src/main.v";
    "src/accumulator.v";
    "src/alu.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/multer.v";
    "src/not_gate.v";
    "src/or_gate.v";
