Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 13 12:07:38 2025
| Host         : Gok2s_Victus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.485        0.000                      0                  469        0.112        0.000                      0                  469        3.020        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.485        0.000                      0                  469        0.112        0.000                      0                  469        3.020        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.870ns (24.069%)  route 2.745ns (75.931%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.965     9.551    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.036    design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.870ns (24.069%)  route 2.745ns (75.931%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.965     9.551    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.036    design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.870ns (24.069%)  route 2.745ns (75.931%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.965     9.551    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CLK
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.036    design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl4___inst_rBuffer_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.870ns (24.069%)  route 2.745ns (75.931%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.965     9.551    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl4___inst_rBuffer_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl4___inst_rBuffer_reg_r_2/CLK
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.036    design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl4___inst_rBuffer_reg_r_2
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.870ns (25.152%)  route 2.589ns (74.848%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.810     9.396    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X104Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.610    13.374    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism              0.423    13.798    
                         clock uncertainty           -0.035    13.762    
    SLICE_X104Y97        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.037    design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.704ns (19.016%)  route 2.998ns (80.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.785     5.859    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y94        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           1.366     7.681    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]
    SLICE_X106Y94        LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.897     8.702    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X104Y93        LUT6 (Prop_lut6_I0_O)        0.124     8.826 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.735     9.561    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X105Y95        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y95        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.460    13.834    
                         clock uncertainty           -0.035    13.798    
    SLICE_X105Y95        FDRE (Setup_fdre_C_R)       -0.429    13.369    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.704ns (19.016%)  route 2.998ns (80.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.785     5.859    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y94        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           1.366     7.681    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]
    SLICE_X106Y94        LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.897     8.702    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X104Y93        LUT6 (Prop_lut6_I0_O)        0.124     8.826 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.735     9.561    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X105Y95        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.609    13.373    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y95        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.460    13.834    
                         clock uncertainty           -0.035    13.798    
    SLICE_X105Y95        FDRE (Setup_fdre_C_R)       -0.429    13.369    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.870ns (25.631%)  route 2.524ns (74.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.745     9.331    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.683    13.447    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y93        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.151    design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.870ns (25.631%)  route 2.524ns (74.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.745     9.331    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.683    13.447    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y93        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.151    design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.870ns (25.631%)  route 2.524ns (74.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.863     5.937    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.419     6.356 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.974     7.330    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][3]
    SLICE_X109Y97        LUT5 (Prop_lut5_I2_O)        0.299     7.629 f  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2/O
                         net (fo=2, routed)           0.805     8.434    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.152     8.586 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[93]_i_1/O
                         net (fo=89, routed)          0.745     9.331    design_1_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.683    13.447    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y93        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    13.151    design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.128     1.849 r  design_1_i/uart_top_0/inst/rBuffer_reg[50]/Q
                         net (fo=1, routed)           0.059     1.908    design_1_i/uart_top_0/inst/rBuffer[58]
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y93        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y93        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.796    design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[54]/Q
                         net (fo=1, routed)           0.110     1.968    design_1_i/uart_top_0/inst/rBuffer[62]
    SLICE_X104Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.880     2.222    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism             -0.511     1.711    
    SLICE_X104Y97        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.828    design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_1/Q
                         net (fo=2, routed)           0.066     1.928    design_1_i/uart_top_0/inst/rBuffer_reg_r_1_n_0
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.045     1.973 r  design_1_i/uart_top_0/inst/rBuffer_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.973    design_1_i/uart_top_0/inst/rBuffer_reg_gate__1_n_0
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.091     1.825    design_1_i/uart_top_0/inst/rBuffer_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/Q
                         net (fo=1, routed)           0.100     1.963    design_1_i/uart_top_0/inst/UART_TX_INST/in7[3]
    SLICE_X108Y97        LUT5 (Prop_lut5_I3_O)        0.045     2.008 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.008    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.906     2.248    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.510     1.738    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.121     1.859    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[45]/Q
                         net (fo=1, routed)           0.116     1.974    design_1_i/uart_top_0/inst/rBuffer[53]
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.879     2.221    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y94        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CLK
                         clock pessimism             -0.511     1.710    
    SLICE_X104Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.825    design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y95        FDSE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDSE (Prop_fdse_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg[28]/Q
                         net (fo=1, routed)           0.100     1.962    design_1_i/uart_top_0/inst/rBuffer[36]
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[36]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.075     1.812    design_1_i/uart_top_0/inst/rBuffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rCnt_reg[0]/Q
                         net (fo=4, routed)           0.098     1.960    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][0]
    SLICE_X107Y96        LUT5 (Prop_lut5_I3_O)        0.048     2.008 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.008    design_1_i/uart_top_0/inst/rCnt[3]
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.107     1.841    design_1_i/uart_top_0/inst/rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[85]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y96        FDSE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDSE (Prop_fdse_C_Q)         0.141     1.835 r  design_1_i/uart_top_0/inst/rBuffer_reg[85]/Q
                         net (fo=1, routed)           0.110     1.945    design_1_i/uart_top_0/inst/rBuffer[93]
    SLICE_X104Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.879     2.221    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[93]/C
                         clock pessimism             -0.514     1.707    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.063     1.770    design_1_i/uart_top_0/inst/rBuffer_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rCnt_reg[0]/Q
                         net (fo=4, routed)           0.098     1.960    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_reg[3][0]
    SLICE_X107Y96        LUT4 (Prop_lut4_I1_O)        0.045     2.005 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/uart_top_0/inst/rCnt[2]
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[2]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.091     1.825    design_1_i/uart_top_0/inst/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxByteOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y94        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/Q
                         net (fo=3, routed)           0.123     1.986    design_1_i/uart_top_0/inst/UART_RX_INST/data0[0]
    SLICE_X110Y93        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxByteOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.908     2.250    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxByteOut_reg[1]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X110Y93        FDRE (Hold_fdre_C_D)         0.066     1.804    design_1_i/uart_top_0/inst/UART_RX_INST/rRxByteOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y91   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y93   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y93   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X105Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y97   design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl4___inst_rBuffer_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[21]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[30]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y93   design_1_i/uart_top_0/inst/rBuffer_reg[66]_srl2____inst_rBuffer_reg_s_10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[69]_srl3____inst_rBuffer_reg_s_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y94   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl2___inst_rBuffer_reg_r_0/CLK



