Number of assembly instructions     = 21
Number of indirect branches         = 0
Number of unresolved indirect jumps = 0: 
Number of unresolved indirect calls = 0: 
Number of symbolic states (representative of non-determinism): 21
Number of edges: 20

2140 (False): 0

2140: XOR Reg EAX, Reg EAX 2
2142: TEST Address (SizeDir 8 (AddrPlus (FromReg RDI) (AddrImm 28))), Immediate 1 4
2146: SETZ Reg AL 3
2149: ADD Reg RAX, Address (SizeDir 64 (AddrPlus (FromReg RDI) (AddrImm 8))) 4
214d: ADD Reg RAX, Immediate 22 4
2151: LOCK OR Address (SizeDir 8 (FromReg RAX)), Immediate 2 4
2155: MFENCE  3
2158: MOV Reg RSI, Address (SizeDir 64 (AddrPlus (FromReg RDI) (AddrImm 56))) 4
215c: MOV Reg ECX, Address (SizeDir 32 (AddrPlus (FromReg RDI) (AddrImm 72))) 3
215f: MOV Reg EDX, Immediate 1 5
2164: MOV Reg EAX, Reg EDX 2
2166: SHL Reg EAX, Reg CL 2
2168: SUB Reg EAX, Address (SizeDir 32 (AddrPlus (FromReg RSI) (AddrImm 4))) 3
216b: ADD Reg EAX, Address (SizeDir 32 (FromReg RSI)) 2
216d: MFENCE  3
2170: MOV Reg ECX, Address (SizeDir 32 (AddrPlus (FromReg RDI) (AddrImm 72))) 3
2173: SHL Reg EDX, Reg CL 2
2175: CMP Reg EAX, Reg EDX 2
2177: MOV Reg EDX, Immediate 0 5
217c: CMOVA Reg EAX, Reg EDX 3
217f: RET  1
  |
  `- 
