#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan 23 11:03:16 2024
# Process ID: 23288
# Current directory: C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30552 C:\Users\mohri\OneDrive\Documents\AES_fpga_implementation\aes\aes.xpr
# Log file: C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/vivado.log
# Journal file: C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes\vivado.jou
# Running On: ayushmohril, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16782 MB
#-----------------------------------------------------------
start_guiopen_project C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/inv_sbox.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top inv_sbox [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/imports/AES_fpga_implementation/Encryption.v] -no_script -reset -force -quiet
remove_files  C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/imports/AES_fpga_implementation/Encryption.v
export_ip_user_files -of_objects  [get_files C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/imports/Downloads/key_expansion.v] -no_script -reset -force -quiet
remove_files  C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/imports/Downloads/key_expansion.v
export_ip_user_files -of_objects  [get_files C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/shifter.v] -no_script -reset -force -quiet
remove_files  C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/shifter.v
export_ip_user_files -of_objects  [get_files C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/sbox.v] -no_script -reset -force -quiet
remove_files  C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/sbox.v
close [ open C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/decryption.v w ]
add_files C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/decryption.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/key_expansion.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/aes/aes.srcs/sources_1/new/sbox.v
update_compile_order -fileset sources_1
close_project
create_project uart C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/uart -part xc7a35tcpg236-1
import_files -norecurse {C:/Users/mohri/Downloads/UART_232/UART_232/src/UART_rx.v C:/Users/mohri/Downloads/UART_232/UART_232/src/TOP.v C:/Users/mohri/Downloads/UART_232/UART_232/src/UART_baudrate_generator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/mohri/Downloads/UART_232/UART_232/src/UART_tx.v
update_compile_order -fileset sources_1
launch_simulation
source TOP.tcl
add_force {/TOP/Clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/TOP/Rst_n} -radix hex {0 0ns} -cancel_after 20
add_force {/TOP/Rx} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 us
add_force {/TOP/Rst_n} -radix hex {1 0ns}
run 10 us
add_force {/TOP/Rx} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
add_force {/TOP/Rx} -radix hex {1 0ns} {0 100000ps} -repeat_every 200000ps
run 10 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UART_BaudRate_generator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UART_BaudRate_generator [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source UART_BaudRate_generator.tcl
add_force {/UART_BaudRate_generator/Clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {1 0ns}
run 10 us
add_force {/UART_BaudRate_generator/BaudRate} -radix hex {2580 0ns}
run 10 us
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {0 0ns}
run 10 us
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
add_force {/UART_BaudRate_generator/Clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {0 0ns}
add_force {/UART_BaudRate_generator/BaudRate} -radix unsigned {650 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {1 0ns}
run 100 us
relaunch_sim
add_force {/UART_BaudRate_generator/BaudRate} -radix unsigned {649 0ns}
add_force {/UART_BaudRate_generator/Clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {0 0ns}
run 100 ns
add_force {/UART_BaudRate_generator/Rst_n} -radix hex {1 0ns}
run 100 us
add_force {/UART_BaudRate_generator/BaudRate} -radix unsigned {650 0ns}
run 100 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
file mkdir C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/uart/uart.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/uart/uart.srcs/sim_1/new/tb_top.sv w ]
add_files -fileset sim_1 C:/Users/mohri/OneDrive/Documents/AES_fpga_implementation/uart/uart.srcs/sim_1/new/tb_top.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
source tb_top.tcl
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_top/DUT}} 
run 1ms
close_sim
launch_simulation
launch_simulation
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
launch_simulation
launch_simulation
