TimeQuest Timing Analyzer report for hello
Sat Aug 10 02:07:55 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. MTBF Summary
 17. Synchronizer Summary
 18. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 19. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition ;
; Revision Name      ; hello                                                          ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C16F484C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_0.sdc     ; OK     ; Sat Aug 10 02:07:46 2013 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+----------+-----------------+---------------------+-------------------------------------------------------+
; Fmax     ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+----------+-----------------+---------------------+-------------------------------------------------------+
; 70.7 MHz ; 24.56 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
+----------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.928 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.427 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.192 ; -2.192        ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.639 ; 48.042       ; 20.200         ; 1.797 ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                  ;
; 29.961 ; 48.364       ; 20.200         ; 1.797 ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                  ;
; 49.650 ; 47.672       ; 0.184          ; 2.162 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                          ;
; 49.650 ; 47.672       ; 0.184          ; 2.162 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                          ;
; 49.650 ; 47.672       ; 0.184          ; 2.162 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                          ;
; 49.650 ; 47.672       ; 0.184          ; 2.162 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                          ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                             ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                        ;
; 49.654 ; 47.675       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                       ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                       ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                       ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                        ;
; 49.655 ; 47.676       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                        ;
; 49.656 ; 47.677       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                        ;
; 49.656 ; 47.677       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                        ;
; 49.656 ; 47.677       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                        ;
; 49.656 ; 47.677       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                        ;
; 49.656 ; 47.677       ; 0.184          ; 2.163 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                        ;
; 49.715 ; 49.601       ; 0.216          ; 0.330 ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                        ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000                                                  ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010                                                  ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100                                                  ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                      ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                      ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                    ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                            ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                            ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                            ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                                                              ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                                              ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                                                              ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                                              ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                              ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                             ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                             ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                             ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                           ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                           ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                       ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ;
; 49.764 ; 49.616       ; 0.184          ; 0.332 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ;
; 49.764 ; 49.617       ; 0.184          ; 0.331 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -2.081 ; -2.073 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.846  ; 2.946  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.345 ; 5.327 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.258 ; 3.158 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 17.147 ; 18.387 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.746 ; 15.986 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.178 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                       ; Synchronization Node                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                     ; 197.178                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.986       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.192       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 197.244                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.729       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.515       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; 71.28 MHz ; 24.56 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.985 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.312 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.817 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.220 ; -2.220        ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.639 ; 48.042       ; 20.200         ; 1.797 ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                   ;
; 29.961 ; 48.364       ; 20.200         ; 1.797 ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                   ;
; 49.598 ; 49.512       ; 0.216          ; 0.302 ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                         ;
; 49.608 ; 47.646       ; 0.184          ; 2.146 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                           ;
; 49.609 ; 47.647       ; 0.184          ; 2.146 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                           ;
; 49.609 ; 47.647       ; 0.184          ; 2.146 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                           ;
; 49.609 ; 47.647       ; 0.184          ; 2.146 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                           ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                              ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                        ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                        ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                        ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                         ;
; 49.620 ; 47.654       ; 0.184          ; 2.150 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                         ;
; 49.620 ; 47.655       ; 0.184          ; 2.149 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                             ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                                                               ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                                               ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                                                               ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                                               ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                               ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                        ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                        ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                        ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                        ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                        ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ;
; 49.639 ; 49.522       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                                              ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                     ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                             ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                 ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                            ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                            ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                               ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.640 ; 49.522       ; 0.184          ; 0.302 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                          ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                     ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                     ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                     ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                     ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ;
; 49.640 ; 49.523       ; 0.184          ; 0.301 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.693 ; -1.613 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.158  ; 3.216  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.779 ; 4.694 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.675 ; 2.537 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 16.279 ; 17.535 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.914 ; 15.168 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.479 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                       ; Synchronization Node                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                     ; 197.479                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.096       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.383       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 197.523                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.872       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.651       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.799 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.189 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.911 ; -0.911        ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.418 ; 48.883       ; 20.200         ; 0.735 ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                   ;
; 30.182 ; 49.647       ; 20.200         ; 0.735 ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                   ;
; 49.520 ; 48.774       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                           ;
; 49.520 ; 48.774       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                           ;
; 49.520 ; 48.774       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                           ;
; 49.521 ; 48.774       ; 0.184          ; 0.931 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                           ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                              ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                         ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                        ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                        ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                        ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                         ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                         ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                         ;
; 49.526 ; 48.781       ; 0.184          ; 0.929 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                         ;
; 49.526 ; 48.780       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                         ;
; 49.527 ; 48.781       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                         ;
; 49.527 ; 48.781       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                         ;
; 49.527 ; 48.781       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                         ;
; 49.527 ; 48.781       ; 0.184          ; 0.930 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                         ;
; 49.618 ; 48.770       ; 0.000          ; 0.848 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|clkdruser                                                                                                                                                                                                                   ;
; 49.618 ; 49.618       ; 0.000          ; 0.000 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                                                                                         ;
; 49.618 ; 49.618       ; 0.000          ; 0.000 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                                                                                     ;
; 49.618 ; 48.770       ; 0.000          ; 0.848 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|updateuser                                                                                                                                                                                                                  ;
; 49.618 ; 49.618       ; 0.000          ; 0.000 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                                                                                      ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                             ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                               ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                               ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.690 ; 49.715       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                     ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                     ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                     ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                     ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ;
; 49.690 ; 49.716       ; 0.216          ; 0.190 ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                                              ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.691 ; 49.716       ; 0.216          ; 0.191 ; High Pulse Width ; altera_reserved_tck ; Rise       ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.903 ; -1.717 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.304  ; 0.627  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.680 ; 3.453 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.726 ; 2.503 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.967 ; 10.797 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.686 ; 9.519 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 198.443 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                       ; Synchronization Node                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                     ; 198.443                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.452       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.991       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 198.475                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.305       ;
;  cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.170       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.0    ; 0.0   ; 0.0      ; -2.220  ; 0.0                 ;
;  altera_reserved_tck ; 42.928 ; 0.187 ; 43.427   ; -2.220  ; N/A                 ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; -2.22   ; N/A                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; -2.220  ; N/A                 ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.693 ; -1.613 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.158  ; 3.216  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.345 ; 5.327 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.258 ; 3.158 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 17.147 ; 18.387 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.686 ; 9.519 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                        ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; out_port_from_the_pio_0[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; out_port_from_the_pio_0[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_0                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out_port_from_the_pio_0[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; out_port_from_the_pio_0[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-006 V                   ; 2.33 V              ; 5.6e-006 V          ; 0.063 V                              ; 0.137 V                              ; 1.5e-009 s                  ; 4.06e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-006 V                  ; 2.33 V             ; 5.6e-006 V         ; 0.063 V                             ; 0.137 V                             ; 1.5e-009 s                 ; 4.06e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out_port_from_the_pio_0[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; out_port_from_the_pio_0[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0343 V           ; 0.253 V                              ; 0.066 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0343 V          ; 0.253 V                             ; 0.066 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; altera_reserved_tdo        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-007 V                  ; 2.65 V              ; 2.05e-007 V         ; 0.264 V                              ; 0.196 V                              ; 9.54e-010 s                 ; 2.67e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-007 V                 ; 2.65 V             ; 2.05e-007 V        ; 0.264 V                             ; 0.196 V                             ; 9.54e-010 s                ; 2.67e-009 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1233     ; 22       ; 27       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1233     ; 22       ; 27       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 10       ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 10       ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 10 02:07:43 2013
Info: Command: quartus_sta hello -c hello
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity MDCK2395
        Info: set_disable_timing [get_cells -hierarchical LJMV0916_0]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_0]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_1]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_2]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_3]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_4]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_5]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_6]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_7]
        Info: set_disable_timing [get_cells -hierarchical WCRO7487_0]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity pzdyqx_impl
        Info: set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Info: Reading SDC File: 'cpu_0.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu_0:the_cpu_0|hbreak_enabled}] -to [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1}]
    Warning: Argument -to with value *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1}]
    Warning: Argument -to with value *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: Node: clk_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 42.928
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    42.928         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.358
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.358         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 43.427
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    43.427         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case removal slack is -2.192
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.192        -2.192 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 2 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 2
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 197.178 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: clk_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 42.985
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    42.985         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.312         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 43.817
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    43.817         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case removal slack is -2.220
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.220        -2.220 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 2 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 2
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 197.479 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: clk_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 46.799
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    46.799         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.187
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.187         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 46.189
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    46.189         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case removal slack is -0.911
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.911        -0.911 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 2 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 2
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 198.443 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Sat Aug 10 02:07:55 2013
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


