--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Oct 31 12:27:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     CFI_FPGA_TOP
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets cpu_fpga_clk_c]
            184 items scored, 184 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.752ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \INPUT_REG/Q_i0_i10  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             \CU/TIMER_RST_85  (to cpu_fpga_clk_c +)

   Delay:                   8.493ns  (41.7% logic, 58.3% route), 9 logic levels.

 Constraint Details:

      8.493ns data_path \INPUT_REG/Q_i0_i10 to \CU/TIMER_RST_85 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.752ns

 Path Details: \INPUT_REG/Q_i0_i10 to \CU/TIMER_RST_85

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \INPUT_REG/Q_i0_i10 (from cpu_fpga_clk_c)
Route         5   e 1.222                                  INPUT_REGOUT[10]
A1_TO_FCO   ---     0.752           D[2] to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_0
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3673
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_10
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3674
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_12
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3675
FCI_TO_F    ---     0.544            CIN to S[2]           \SECURE_LABEL_STACK_CMP/B_12__I_0_13
Route         1   e 0.788                                  RETURN_VALID
LUT4        ---     0.448              A to Z              \CU/or_43_i2_2_lut
Route         4   e 1.120                                  \CU/INTERRUPT_N_146[1]
LUT4        ---     0.448              C to Z              \CU/i1_4_lut_adj_6
Route         1   e 0.020                                  \CU/n3990
MUXL5       ---     0.212           ALUT to Z              \CU/i43
Route         1   e 0.788                                  \CU/n14
LUT4        ---     0.448              B to Z              \CU/i2928_3_lut
Route         2   e 0.954                                  \CU/cpu_fpga_clk_c_enable_32
                  --------
                    8.493  (41.7% logic, 58.3% route), 9 logic levels.


Error:  The following path violates requirements by 3.752ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \INPUT_REG/Q_i0_i10  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             \CU/TIMER_CE_84  (to cpu_fpga_clk_c +)

   Delay:                   8.493ns  (41.7% logic, 58.3% route), 9 logic levels.

 Constraint Details:

      8.493ns data_path \INPUT_REG/Q_i0_i10 to \CU/TIMER_CE_84 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.752ns

 Path Details: \INPUT_REG/Q_i0_i10 to \CU/TIMER_CE_84

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \INPUT_REG/Q_i0_i10 (from cpu_fpga_clk_c)
Route         5   e 1.222                                  INPUT_REGOUT[10]
A1_TO_FCO   ---     0.752           D[2] to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_0
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3673
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_10
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3674
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_12
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3675
FCI_TO_F    ---     0.544            CIN to S[2]           \SECURE_LABEL_STACK_CMP/B_12__I_0_13
Route         1   e 0.788                                  RETURN_VALID
LUT4        ---     0.448              A to Z              \CU/or_43_i2_2_lut
Route         4   e 1.120                                  \CU/INTERRUPT_N_146[1]
LUT4        ---     0.448              C to Z              \CU/i1_4_lut_adj_6
Route         1   e 0.020                                  \CU/n3990
MUXL5       ---     0.212           ALUT to Z              \CU/i43
Route         1   e 0.788                                  \CU/n14
LUT4        ---     0.448              B to Z              \CU/i2928_3_lut
Route         2   e 0.954                                  \CU/cpu_fpga_clk_c_enable_32
                  --------
                    8.493  (41.7% logic, 58.3% route), 9 logic levels.


Error:  The following path violates requirements by 3.752ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \INPUT_REG/Q_i0_i11  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             \CU/TIMER_RST_85  (to cpu_fpga_clk_c +)

   Delay:                   8.493ns  (41.7% logic, 58.3% route), 9 logic levels.

 Constraint Details:

      8.493ns data_path \INPUT_REG/Q_i0_i11 to \CU/TIMER_RST_85 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 3.752ns

 Path Details: \INPUT_REG/Q_i0_i11 to \CU/TIMER_RST_85

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \INPUT_REG/Q_i0_i11 (from cpu_fpga_clk_c)
Route         5   e 1.222                                  INPUT_REGOUT[11]
A1_TO_FCO   ---     0.752           B[2] to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_0
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3673
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_10
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3674
FCI_TO_FCO  ---     0.143            CIN to COUT           \SECURE_LABEL_STACK_CMP/B_12__I_0_12
Route         1   e 0.020                                  \SECURE_LABEL_STACK_CMP/n3675
FCI_TO_F    ---     0.544            CIN to S[2]           \SECURE_LABEL_STACK_CMP/B_12__I_0_13
Route         1   e 0.788                                  RETURN_VALID
LUT4        ---     0.448              A to Z              \CU/or_43_i2_2_lut
Route         4   e 1.120                                  \CU/INTERRUPT_N_146[1]
LUT4        ---     0.448              C to Z              \CU/i1_4_lut_adj_6
Route         1   e 0.020                                  \CU/n3990
MUXL5       ---     0.212           ALUT to Z              \CU/i43
Route         1   e 0.788                                  \CU/n14
LUT4        ---     0.448              B to Z              \CU/i2928_3_lut
Route         2   e 0.954                                  \CU/cpu_fpga_clk_c_enable_32
                  --------
                    8.493  (41.7% logic, 58.3% route), 9 logic levels.

Warning: 8.752 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets cpu_fpga_clk_c]          |     5.000 ns|     8.752 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
RETURN_VALID                            |       1|      77|     41.85%
                                        |        |        |
\CU/INTERRUPT_N_146[1]                  |       4|      77|     41.85%
                                        |        |        |
\SECURE_LABEL_STACK_CMP/n3675           |       1|      77|     41.85%
                                        |        |        |
\CU/cpu_fpga_clk_c_enable_32            |       2|      74|     40.22%
                                        |        |        |
\CU/n14                                 |       1|      74|     40.22%
                                        |        |        |
\CU/n3990                               |       1|      74|     40.22%
                                        |        |        |
EDGE_VALID                              |       1|      59|     32.07%
                                        |        |        |
\CU/n36                                 |       4|      59|     32.07%
                                        |        |        |
\SECURE_EDGE_CMP/n3672                  |       1|      59|     32.07%
                                        |        |        |
\SECURE_LABEL_STACK_CMP/n3674           |       1|      59|     32.07%
                                        |        |        |
\SECURE_EDGE_CMP/n3671                  |       1|      51|     27.72%
                                        |        |        |
REGISTER_VALID                          |       3|      48|     26.09%
                                        |        |        |
\CU/n4278                               |       2|      48|     26.09%
                                        |        |        |
\SECURE_REGISTER_STACK_CMP/n3679        |       1|      48|     26.09%
                                        |        |        |
\CU/n4277                               |       2|      42|     22.83%
                                        |        |        |
\SECURE_REGISTER_STACK_CMP/n3678        |       1|      40|     21.74%
                                        |        |        |
\CU/n858                                |       1|      34|     18.48%
                                        |        |        |
\CU/n3958                               |       1|      34|     18.48%
                                        |        |        |
\CU/n3987                               |       1|      34|     18.48%
                                        |        |        |
\CU/n4023                               |       1|      34|     18.48%
                                        |        |        |
\SECURE_EDGE_CMP/n3670                  |       1|      27|     14.67%
                                        |        |        |
\SECURE_LABEL_STACK_CMP/n3673           |       1|      27|     14.67%
                                        |        |        |
\CU/cpu_fpga_clk_c_enable_10            |       1|      24|     13.04%
                                        |        |        |
\SECURE_REGISTER_STACK_CMP/n3677        |       1|      24|     13.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 184  Score: 606524

Constraints cover  2035 paths, 386 nets, and 1293 connections (95.0% coverage)


Peak memory: 221937664 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
