module round_robin_arbiter (
  input r_0,
  input r_1,
  output reg g_0,
  output reg g_1
);
  reg l0;
  reg l1;
  initial begin
    l0 = 0;
    l1 = 0;
  end
  assign g_0 = ((!l1) & (r_0)) & (!r_1);
  assign g_1 = ((!l1) & (r_1)) & (!((!r_0) & (l0)));
  always @(posedge $global_clock) begin
    l0 <= ((!l1) & (r_0)) & (r_1);
    l1 <= !((!((l1) & (!l0))) & (!((!l1) & ((!r_0) & (l0)))));
  end
endmodule