# ðŸ’¡ 100 Days of HDLBits

Welcome to my **#100DaysOfHDLBits** challenge â€” a committed journey to mastering **Digital Logic Design** and **Verilog HDL** using the incredible learning platform: [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page).

---

## ðŸŽ¯ Objective

The main goals of this challenge are to:
- Strengthen my fundamentals in **digital electronics** and **combinational/sequential logic**.
- Build fluency in writing **clean Verilog** through hands-on problem-solving.
- Practice consistently and create a valuable Verilog resource for others.
- Share my journey to inspire beginners exploring RTL and HDL design.

> ðŸ’¡ *â€œDigital logic is not just zeros and ones â€” it's the foundation of modern computing.â€*  
> â€” *Join me on this journey and let's learn Verilog the HDLBits way!*

---

## ðŸ“… Challenge Duration

**Start Date:** August 5, 2025

---

## ðŸ§  What Iâ€™ll Be Doing

Each day, I will:
- Solve 1â€“2 exercises from the **HDLBits** problem set.
- Design the Verilog module based on the question.
- Capture screenshots of the **question**, **solution**, and **timing diagram** from HDLBits.
- Upload everything in a neatly structured folder.
- Write brief notes or explanation for the logic implemented.

---

## ðŸ“ What Youâ€™ll Find Here

Each day/problem will typically include:
- âœ… A clean and modular **Verilog solution** (.v)
- ðŸ–¼ï¸ **Screenshot of the Question** from HDLBits
- ðŸ“· **Screenshot of the HDLBits Solution Output**
- â±ï¸ **Timing Diagram Image** for simulation behavior
- ðŸ“ A short explanation or logic summary (optional)


---

## ðŸŒŸ Why HDLBits?

- ðŸ“˜ Structured progression â€” from gates to FSMs
- ðŸ” Interactive and visual learning via simulations
- ðŸ§  Focus on logic building and hardware abstraction
- ðŸŽ¯ Perfect for beginners and aspiring hardware engineers

---

## ðŸ¤ How You Can Use This Repo

- Browse through the folders to understand each solved problem
- View the **question**, **code**, and **timing diagram** for clarity
- Use the logic as reference for your own learning
- Share or fork the repo if you want to start your own challenge

---

## ðŸ“¬ Connect With Me

- ðŸ”— GitHub: [Satyam391](https://github.com/satyam0391)
- ðŸ’¼ LinkedIn: [Satyam Nishad](https://www.linkedin.com/in/satyam-nishad-4b04b4198/)
- ðŸ“§ Email: satyamnishad391@gmail.com

---

## ðŸ“ License

This repository is open-sourced under the [MIT License](LICENSE).

---

> ðŸ§¡ *Thank you for stopping by! I hope this inspires you to take the first step into the world of hardware design with HDLBits.*
