# 8-Bit Binary â†” Gray Code Converter (FSM Architecture)

## ðŸ“Œ Overview

This project implements an **8-bit Binary to Gray** and **Gray to Binary** converter using a structured hardware architecture in Verilog.

Design constraints followed:

- Only **1 XOR gate**
- 8-bit **PIPO Registers (R1, R2)**
- Two 1-bit registers (R3, R4)
- **Tri-state 8-bit bus**
- Bit-selector MUXes
- 3-bit down counter (7 â†’ 0)
- **Moore FSM Control Unit**
- Verified using a **Testbench**

---

## ðŸ”§ Hardware Components

- **R1** â€“ Stores input number  
- **R2** â€“ Stores converted output  
- **R3, R4** â€“ Hold bits for XOR operation  
- **Single XOR gate** â€“ Performs bitwise conversion  
- **3-bit Down Counter** â€“ Controls bit position  
- **Tri-state Bus** â€“ Prevents bus contention  
- **MUXes** â€“ Select required bits  
- **Moore FSM** â€“ Controls full process  

---

## ðŸ”„ Conversion Logic

### Binary â†’ Gray
- MSB copied directly
- Gray[i] = Binary[i+1] XOR Binary[i]

### Gray â†’ Binary
- MSB copied directly
- Binary[i] = Binary[i+1] XOR Gray[i]

---

## ðŸŽ› Control Unit

Inputs:
- `Start`
- `Convert` (0 â†’ Binâ†’Gray, 1 â†’ Grayâ†’Bin)
- `Clock`

Outputs:
- Register control signals
- `Done` (High when conversion completes)

When `Start = 0`, R2 holds `8'bzzzzzzzz`.

---

## ðŸ§ª Verification

A Verilog **testbench** is written to:

- Apply Binary input
- Apply Gray input
- Toggle Convert signal
- Verify correct output
- Check Done signal

---

## ðŸŽ¯ Objective

To implement a **resource-constrained, FSM-controlled code converter architecture** using proper bus management and sequential bit processing.

---

**Author:** Advaith Manoj  
