module random (clk, rst, out);

	input clk;
	input rst;
	
	output [1:0] out;
	
	reg [3:0] counter;
	
	always @ (posedge clk or negedge rst) begin
	end
	
endmodule