library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity PEnc4_2 is
	port(input : in std_logic_vector(3 downto 0);
		output : out std_logic_vector(1 downto 0);
		vout : out std_logic
		);
end Penc4_2;
architecture Behav of Penc4_2 is
begin
	process(input)
	begin
		