Command: vcs -sverilog -full64 +v2k -debug_pp -timescale=1ns/1ns -cpp g++ -cc gcc \
-LDFLAGS -no-pie -LDFLAGS -Wl,--no-as-needed -CFLAGS -fPIE -fsdb -f ../../prj/filelist.f \
-o dw_fp_mac -l compile.log -y /tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver +libext+.v \
+incdir+{SYNOPSYS}/dw/sim_ver+
*** Using c compiler gcc instead of cc ...

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Sep 24 19:09:10 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../src/rtl/dw_fp_mac.sv'
Parsing design file '../../tb/tb_dw_fp_mac.sv'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_fp_mac.v'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_fp_dp2.v'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_fp_ifp_conv.v'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_ifp_addsub.v'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_ifp_fp_conv.v'
Parsing library directory file '/tools/Synopsys/syn/O-2018.06-SP1/dw/sim_ver/DW_ifp_mult.v'
Top Level Modules:
       tb_dw_fp_mac
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module tb_dw_fp_mac
recompiling module DW_fp_ifp_conv
recompiling module DW_ifp_mult
All of 3 modules done
make[1]: Entering directory '/home/sasasatori/synopsys_workplace/dw_fp_mac/work/vcs/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../dw_fp_mac ]; then chmod -x ../dw_fp_mac; fi
g++  -o ../dw_fp_mac -no-pie    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/dw_fp_mac.daidir/ \
-Wl,-rpath=./dw_fp_mac.daidir/ -Wl,-rpath='$ORIGIN'/dw_fp_mac.daidir//scsim.db.dir \
-no-pie -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/tools/Synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/tools/Synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _2233959_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /tools/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/tools/Synopsys/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../dw_fp_mac up to date
make[1]: Leaving directory '/home/sasasatori/synopsys_workplace/dw_fp_mac/work/vcs/csrc' \

CPU time: .271 seconds to compile + .178 seconds to elab + .155 seconds to link
