==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 104.074 ; gain = 46.328
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 104.094 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents/src/abmof_hw_accel.cpp:196).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 114.512 ; gain = 56.766
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents/src/abmof_hw_accel.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 120.316 ; gain = 62.570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents/src/abmof_hw_accel.cpp:186) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label1' (abmofParseEvents/src/abmof_hw_accel.cpp:28) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label2' (abmofParseEvents/src/abmof_hw_accel.cpp:33) in function 'parseEvents' completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (abmofParseEvents/src/abmof_hw_accel.cpp:307:2) to (abmofParseEvents/src/abmof_hw_accel.cpp:185:49) in function 'parseEvents'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 147.113 ; gain = 89.367
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 148.387 ; gain = 90.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.619 seconds; current allocated memory: 96.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 96.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_0' to 'parseEvents_glPLSbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_1' to 'parseEvents_glPLScud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_2' to 'parseEvents_glPLSdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'sum' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_15ns_3ns_15_19_1' to 'parseEvents_urem_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_316_720_1_1' to 'parseEvents_mux_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mul_mul_17ns_15ns_32_1_1' to 'parseEvents_mul_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mul_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 97.660 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_eOg_div'
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLSbkb_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 151.098 ; gain = 93.352
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 16.629 seconds; peak allocated memory: 97.660 MB.
