Nb_FPGA,Module,REG%,REG,LUT%,LUT,RAMLUT%,RAMLUT,LUT6%,LUT6,MUXCY%,MUXCY,BRAM%,BRAM,URAM%,URAM,DSP%,DSP,IOs,Path
1,fx_top,100%,121963,100%,143252,100%,22082,100%,29660, 0%,0,100%,80, 0%,0,100%,2,2312,fx_top
1,design,78%,94901,67%,94726,57%,12460,27%,7832, 0%,0,48%,38, 0%,0,100%,2,1077304,fx_top.design
1,U0_M0_F0,70%,84525,61%,86365,57%,12396,20%,5721, 0%,0,13%,10, 0%,0,100%,2,2141,fx_top.design.U0_M0_F0
1,U0_M0_F0_core,68%,82398,58%,82408,56%,12300,15%,4441, 0%,0,13%,10, 0%,0,100%,2,2784,fx_top.design.U0_M0_F0.U0_M0_F0_core
1,wc_ip_top_withqiwc_32_zpt_wrapper_0,23%,27062,34%,48526,44%,9622,74%,21828, 0%,0,53%,42, 0%,0, 0%,0,1064178,fx_top.wc_ip_top.wrapper
1,wc_ip_top,23%,27062,34%,48526,44%,9622,74%,21828, 0%,0,53%,42, 0%,0, 0%,0,1063986,fx_top.wc_ip_top
1,zcahsrash, 7%,7541,12%,16331, 0%,0, 7%,2067, 0%,0,13%,10, 0%,0,100%,2,8514,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash
1,rash_zpt_wrapper_0, 4%,4768, 6%,8463, 0%,0, 1%,8, 0%,0, 3%,2, 0%,0,100%,2,1586,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_rash.wrapper
1,rash, 4%,4768, 6%,8463, 0%,0, 1%,8, 0%,0, 3%,2, 0%,0,100%,2,1426,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_rash
1,rash_downstream_sib_8b7a7be2, 2%,1405, 1%,1236, 0%,0, 1%,1, 0%,0, 3%,2, 0%,0,100%,2,681,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_rash.wrapper.rash_downstream_sib_0
1,rash_downstream_sib_decoder_e800465e, 1%,553, 1%,10, 0%,0, 0%,0, 0%,0, 3%,2, 0%,0,100%,2,588,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_rash.wrapper.rash_downstream_sib_0.rash_downstream_sib_decoder_0
1,rash_downstream_sib_decoder_div_40c786a7, 1%,5, 0%,0, 0%,0, 0%,0, 0%,0, 2%,1, 0%,0,100%,2,31,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_rash.wrapper.rash_downstream_sib_0.rash_downstream_sib_decoder_0.rash_downstream_sib_decoder_div_0
1,fwc_ip_hs_cluster,14%,15896,21%,29802,42%,9249,26%,7425, 0%,0, 0%,0, 0%,0, 0%,0,12493,fx_top.wc_ip_top.wrapper.fwc_ip_hs_cluster_32[0]
1,qiwc_ip_cluster, 4%,4629, 9%,12840, 2%,364,39%,11355, 0%,0,22%,17, 0%,0, 0%,0,1050224,fx_top.wc_ip_top.wrapper.qiwc_ip_cluster
1,fx_macro_zs5_12c_f00_zero_DEVICE_8P_DAT...(1)*, 9%,10210, 6%,7671, 1%,64, 7%,1850, 0%,0,35%,28, 0%,0, 0%,0,2287,fx_top.design.zkprctrl.wrapper
1,f00_fx_macro_bitslice, 9%,10210, 6%,7671, 1%,64, 7%,1850, 0%,0,35%,28, 0%,0, 0%,0,1617,fx_top.design.zkprctrl
1,wc_ctrl_l2_48d96854, 6%,6537, 5%,5847, 1%,9,11%,3016, 0%,0,32%,25, 0%,0, 0%,0,5495,fx_top.wc_ip_top.wrapper.wc_ctrl_l2
1,qiwc_ip_pipelined_mux, 4%,3782, 8%,10912, 0%,0,37%,10912, 0%,0, 0%,0, 0%,0, 0%,0,32811,fx_top.wc_ip_top.wrapper.qiwc_ip_cluster.cluster_qiwc_ip_pipelined_mux_0[0]
1,sib_master_cahsab_word_en_DEVICE_8_APP_...(2)*, 3%,3185, 2%,1858, 1%,9, 2%,329, 0%,0,32%,25, 0%,0, 0%,0,660,fx_top.wc_ip_top.wrapper.wc_ctrl_l2.sib_master_cahsab.u_xst_wrapper_0
1,sib_master_cahsab_word_en_4e803d0b, 3%,3185, 2%,1858, 1%,9, 2%,329, 0%,0,32%,25, 0%,0, 0%,0,660,fx_top.wc_ip_top.wrapper.wc_ctrl_l2.sib_master_cahsab
1,sib_master_cahsab_core_b1e5b73c, 3%,2974, 2%,1708, 1%,9, 1%,241, 0%,0,32%,25, 0%,0, 0%,0,774,fx_top.wc_ip_top.wrapper.wc_ctrl_l2.sib_master_cahsab.u_xst_wrapper_0.sib_master_cahsab_core
1,sib_master_cahsab_fifo_954573ec, 2%,2366, 1%,1208, 1%,9, 1%,66, 0%,0,32%,25, 0%,0, 0%,0,559,fx_top.wc_ip_top.wrapper.wc_ctrl_l2.sib_master_cahsab.u_xst_wrapper_0.sib_master_cahsab_core.sib_master_cahsab_fifo
1,zebu_time_capture,12%,13614, 8%,10892,15%,3276, 1%,18, 0%,0, 0%,0, 0%,0, 0%,0,1333,fx_top.design.U0_M0_F0.U0_M0_F0_core.zebu_time_capture
1,port_snd_4096_zpt_wrapper_0, 5%,6075, 7%,8950,14%,3076, 1%,2, 0%,0, 0%,0, 0%,0, 0%,0,4485,fx_top.design.U0_M0_F0.U0_M0_F0_core.zebu_time_capture.zmsg_out_zebu_sendtime_out_port.wrapper
1,port_snd_4096, 5%,6075, 7%,8950,14%,3076, 1%,2, 0%,0, 0%,0, 0%,0, 0%,0,4453,fx_top.design.U0_M0_F0.U0_M0_F0_core.zebu_time_capture.zmsg_out_zebu_sendtime_out_port
1,port_snd_4096_lib_port_snd_message_6b12...(3)*, 5%,5760, 7%,8844,14%,3072, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,4422,fx_top.design.U0_M0_F0.U0_M0_F0_core.zebu_time_capture.zmsg_out_zebu_sendtime_out_port.wrapper.port_snd_message
1,sib_bridge_rx_DEVICE_8P_FIFO_OPTIMIZE_0...(4)*, 2%,1719, 1%,1385, 0%,0, 1%,213, 0%,0,20%,16, 0%,0, 0%,0,659,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0
1,fx_macro_zs5_12c_f00_DEVICE_8P_DATARATE...(5)*, 2%,1719, 1%,1385, 0%,0, 1%,213, 0%,0,20%,16, 0%,0, 0%,0,659,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(6)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,585,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(7)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,1591,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(8)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,585,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(9)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,585,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(10)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,584,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0
1,sib_bridge_rx_fifo_data_async_140e5972, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,584,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async
1,fifo2048x288_pf1024_fwft_async_DEVICE_8...(11)*, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,584,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0
1,fifo2048x288_pf1024_fwft_async_20ab2f7e, 1%,473, 1%,121, 0%,0, 1%,17, 0%,0,20%,16, 0%,0, 0%,0,584,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(12)*, 1%,288, 0%,0, 0%,0, 0%,0, 0%,0,20%,16, 0%,0, 0%,0,604,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0.gntv_or_sync_fifo_mem_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(13)*, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,20%,16, 0%,0, 0%,0,603,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0.gntv_or_sync_fifo_mem_0.gbm_gbmg_gbmga_ngecc_bmg_0.inst_blk_mem_gen
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(14)*, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,20%,16, 0%,0, 0%,0,603,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0.gntv_or_sync_fifo_mem_0.gbm_gbmg_gbmga_ngecc_bmg_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(15)*, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,20%,16, 0%,0, 0%,0,603,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0.gntv_or_sync_fifo_mem_0.gbm_gbmg_gbmga_ngecc_bmg_0.inst_blk_mem_gen.gnbram_gnativebmg_native_blk_mem_gen_0
1,xcvup_fifo2048x288_pf1024_fwft_async_co...(16)*, 0%,0, 0%,0, 0%,0, 0%,0, 0%,0,20%,16, 0%,0, 0%,0,603,fx_top.design.zkprctrl.wrapper.sib_bridge_rx_srcconn1.u_xst_wrapper_0.sib_bridge_rx_fifo_data_async.genblk1_fifo_optimize_0_socket_type_mgt_fifo2048x288_pf1024_fwft_async_0.u_xst_wrapper_0.genblk1_device_8P_xcvup_fifo2048x288_pf1024_fwft_async_core_0.U0.inst_fifo_gen.gconvfifo_rf_0.grf_rf_0.gntv_or_sync_fifo_mem_0.gbm_gbmg_gbmga_ngecc_bmg_0.inst_blk_mem_gen.gnbram_gnativebmg_native_blk_mem_gen_0.valid_cstr_0
1,prdbox_wrapper, 9%,10078, 6%,8098, 5%,976, 2%,455, 0%,0, 0%,0, 0%,0, 0%,0,3155,fx_top.design.U0_M0_F0.U0_M0_F0_core.prdbox_wrapper
1,cahs_zpt_wrapper_0, 3%,2773, 3%,4013, 0%,0, 1%,3, 0%,0,10%,8, 0%,0, 0%,0,2592,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_cahs.wrapper
1,cahs, 3%,2773, 3%,4013, 0%,0, 1%,3, 0%,0,10%,8, 0%,0, 0%,0,2432,fx_top.design.U0_M0_F0.U0_M0_F0_core.zcahsrash.zins_cahs
1,qiwc_ip, 1%,623, 2%,1644, 2%,364, 2%,298, 0%,0,10%,8, 0%,0, 0%,0,248,fx_top.wc_ip_top.wrapper.qiwc_ip_cluster.cluster_qiwc_ip[0]_qiwc_ip_0
1,qiwc_ip_DATA_WIDTH_32768_BUS_WIDTH_32_D...(17)*, 1%,623, 2%,1644, 2%,364, 2%,298, 0%,0,10%,8, 0%,0, 0%,0,248,fx_top.wc_ip_top.wrapper.qiwc_ip_cluster.cluster_qiwc_ip[0]_qiwc_ip_0.u.xst_wrapper
1,srb_bridge_DEVICE_8P_13636c20, 2%,1705, 2%,1642, 0%,0, 2%,325, 0%,0,10%,8, 0%,0, 0%,0,751,fx_top.design.zkprctrl.wrapper.srb_bridge.u_xst_wrapper_0
1,fx_macro_zs5_12c_f00_DEVICE_8P_DATARATE...(18)*, 2%,1705, 2%,1642, 0%,0, 2%,325, 0%,0,10%,8, 0%,0, 0%,0,751,fx_top.design.zkprctrl.wrapper.srb_bridge
