{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687136510205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687136510205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 09:01:50 2023 " "Processing started: Mon Jun 19 09:01:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687136510205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687136510205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SatatMachine -c SatatMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off SatatMachine -c SatatMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687136510205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687136510352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/statemachine/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/statemachine/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGAprj/statemachine/rtl/key_filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687136510365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687136510365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/statemachine/rtl/statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/statemachine/rtl/statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687136510365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687136510365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687136510625 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StateMachine.v(35) " "Verilog HDL Case Statement warning at StateMachine.v(35): incomplete case statement has no default case item" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encode StateMachine.v(35) " "Verilog HDL Always Construct warning at StateMachine.v(35): inferring latch(es) for variable \"encode\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encode.11 StateMachine.v(35) " "Inferred latch for \"encode.11\" at StateMachine.v(35)" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encode.10 StateMachine.v(35) " "Inferred latch for \"encode.10\" at StateMachine.v(35)" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encode.01 StateMachine.v(35) " "Inferred latch for \"encode.01\" at StateMachine.v(35)" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encode.00 StateMachine.v(35) " "Inferred latch for \"encode.00\" at StateMachine.v(35)" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687136510625 "|StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst0\"" {  } { { "../rtl/StateMachine.v" "key_filter_inst0" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687136510635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode.00_156 " "Latch encode.00_156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687136510815 ""}  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687136510815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode.11_132 " "Latch encode.11_132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687136510815 ""}  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687136510815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode.10_140 " "Latch encode.10_140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[2\] " "Ports D and ENA on the latch are fed by the same signal key\[2\]" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687136510815 ""}  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687136510815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode.01_148 " "Latch encode.01_148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[1\] " "Ports D and ENA on the latch are fed by the same signal key\[1\]" {  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687136510815 ""}  } { { "../rtl/StateMachine.v" "" { Text "D:/FPGAprj/statemachine/rtl/StateMachine.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687136510815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687136510865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687136510965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687136510965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687136510975 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687136510975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687136510975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687136510975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687136510985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 09:01:50 2023 " "Processing ended: Mon Jun 19 09:01:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687136510985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687136510985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687136510985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687136510985 ""}
