--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Dell/Documents/aprender vhdl/teste2/iseconfig/filter.filter -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml importar_batman.twx importar_batman.ncd -o
importar_batman.twr importar_batman.pcf

Design file:              importar_batman.ncd
Physical constraint file: importar_batman.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
q<0>         |    0.217(R)|    1.203(R)|clock_BUFGP       |   0.000|
q<1>         |   -0.042(R)|    1.410(R)|clock_BUFGP       |   0.000|
q<2>         |    0.228(R)|    1.189(R)|clock_BUFGP       |   0.000|
q<3>         |    0.121(R)|    1.274(R)|clock_BUFGP       |   0.000|
q<4>         |    0.814(R)|    0.724(R)|clock_BUFGP       |   0.000|
q<5>         |    1.033(R)|    0.550(R)|clock_BUFGP       |   0.000|
q<6>         |    0.485(R)|    0.982(R)|clock_BUFGP       |   0.000|
q<7>         |    0.690(R)|    0.818(R)|clock_BUFGP       |   0.000|
rdaddress<0> |    1.824(R)|    1.381(R)|clock_BUFGP       |   0.000|
rdaddress<1> |    3.258(R)|    0.186(R)|clock_BUFGP       |   0.000|
rdaddress<2> |    2.291(R)|    1.393(R)|clock_BUFGP       |   0.000|
rdaddress<3> |    1.590(R)|    1.164(R)|clock_BUFGP       |   0.000|
rdaddress<4> |    1.608(R)|    1.375(R)|clock_BUFGP       |   0.000|
rdaddress<5> |    3.256(R)|   -0.045(R)|clock_BUFGP       |   0.000|
rdaddress<6> |    1.945(R)|    1.035(R)|clock_BUFGP       |   0.000|
rdaddress<7> |    1.687(R)|    1.379(R)|clock_BUFGP       |   0.000|
rdaddress<8> |    1.684(R)|    1.057(R)|clock_BUFGP       |   0.000|
rdaddress<9> |    3.097(R)|    0.061(R)|clock_BUFGP       |   0.000|
rdaddress<10>|    2.392(R)|   -0.201(R)|clock_BUFGP       |   0.000|
rdaddress<11>|    1.793(R)|    1.089(R)|clock_BUFGP       |   0.000|
rdaddress<12>|    2.108(R)|    0.514(R)|clock_BUFGP       |   0.000|
re           |    2.521(R)|   -0.056(R)|clock_BUFGP       |   0.000|
we           |    2.801(R)|   -0.038(R)|clock_BUFGP       |   0.000|
wraddress<0> |    1.983(R)|    0.822(R)|clock_BUFGP       |   0.000|
wraddress<1> |    1.464(R)|    1.377(R)|clock_BUFGP       |   0.000|
wraddress<2> |    1.589(R)|    0.810(R)|clock_BUFGP       |   0.000|
wraddress<3> |    1.378(R)|    1.125(R)|clock_BUFGP       |   0.000|
wraddress<4> |    1.974(R)|    0.927(R)|clock_BUFGP       |   0.000|
wraddress<5> |    1.005(R)|    1.393(R)|clock_BUFGP       |   0.000|
wraddress<6> |    1.263(R)|    1.393(R)|clock_BUFGP       |   0.000|
wraddress<7> |    2.401(R)|    0.251(R)|clock_BUFGP       |   0.000|
wraddress<8> |    1.452(R)|    1.176(R)|clock_BUFGP       |   0.000|
wraddress<9> |    2.379(R)|    0.209(R)|clock_BUFGP       |   0.000|
wraddress<10>|    1.818(R)|    1.377(R)|clock_BUFGP       |   0.000|
wraddress<11>|    3.779(R)|   -0.094(R)|clock_BUFGP       |   0.000|
wraddress<12>|    0.944(R)|    1.085(R)|clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data<0>     |    9.652(R)|clock_BUFGP       |   0.000|
data<1>     |   10.229(R)|clock_BUFGP       |   0.000|
data<2>     |   10.602(R)|clock_BUFGP       |   0.000|
data<3>     |    9.878(R)|clock_BUFGP       |   0.000|
data<4>     |    9.631(R)|clock_BUFGP       |   0.000|
data<5>     |   10.116(R)|clock_BUFGP       |   0.000|
data<6>     |    9.611(R)|clock_BUFGP       |   0.000|
data<7>     |    9.924(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Feb 13 13:21:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



