#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  1 14:07:14 2023
# Process ID: 20204
# Current directory: D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14124 D:\Github\FPGA-based-Digital-Twin\Vivado\oldPWM - plusSerial\callPWM.xpr
# Log file: D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/vivado.log
# Journal file: D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial\vivado.jou
# Running On: Milanesi-Dell, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16879 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.xpr}
update_compile_order -fileset sources_1
import_files -norecurse D:/Github/FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci
export_ip_user_files -of_objects  [get_files  {{D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -lib_map_path [list {modelsim=D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.cache/compile_simlib/modelsim} {questa=D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.cache/compile_simlib/questa} {riviera=D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.cache/compile_simlib/riviera} {activehdl=D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.cache/compile_simlib/activehdl}] -force -quiet
import_files -norecurse D:/Github/FPGA-based-Digital-Twin/Vivado/callPWMFixed/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.runs/impl_1/topModule.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {D:/Github/FPGA-based-Digital-Twin/Vivado/oldPWM - plusSerial/callPWM.runs/impl_1/topModule.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
