<stg><name>xFRemapLI<0, 0, 1, 4, 8, 1080, 1920, 1, 2, 2, 2, 2, false>_Pipeline_loop_width</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %conv2_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="conv2_i_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %icmp_ln349_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln349_4

]]></Node>
<StgValue><ssdm name="icmp_ln349_4_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %bitcast_ln349_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln349

]]></Node>
<StgValue><ssdm name="bitcast_ln349_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %conv1_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_i

]]></Node>
<StgValue><ssdm name="conv1_i_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %icmp_ln348_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln348_6

]]></Node>
<StgValue><ssdm name="icmp_ln348_6_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %bitcast_ln348_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln348

]]></Node>
<StgValue><ssdm name="bitcast_ln348_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp111_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111_i

]]></Node>
<StgValue><ssdm name="cmp111_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %cols_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols_cast_i

]]></Node>
<StgValue><ssdm name="cols_cast_i_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %i_cast9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %i_cast9_i

]]></Node>
<StgValue><ssdm name="i_cast9_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %mul_ln315_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %mul_ln315

]]></Node>
<StgValue><ssdm name="mul_ln315_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp263_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp263_i

]]></Node>
<StgValue><ssdm name="cmp263_i_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:12 %i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:13 %add106_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add106_i

]]></Node>
<StgValue><ssdm name="add106_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %idxprom2582_i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %idxprom2582_i

]]></Node>
<StgValue><ssdm name="idxprom2582_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:15 %cols_cast_i_cast = zext i16 %cols_cast_i_read

]]></Node>
<StgValue><ssdm name="cols_cast_i_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
newFuncRoot:16 %idxprom2582_i_cast = zext i3 %idxprom2582_i_read

]]></Node>
<StgValue><ssdm name="idxprom2582_i_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:17 %mul_ln315_cast = zext i12 %mul_ln315_read

]]></Node>
<StgValue><ssdm name="mul_ln315_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data4, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapY_data3, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapX_data2, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data1, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:22 %buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:23 %buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:24 %buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:25 %buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i17 0, i17 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:27 %br_ln0 = br void %for.body109.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body109.i:0 %j_1 = load i17 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109.i:1 %r2_addr = getelementptr i17 %r2, i64 0, i64 %idxprom2582_i_cast

]]></Node>
<StgValue><ssdm name="r2_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body109.i:2 %r1_addr = getelementptr i17 %r1, i64 0, i64 %idxprom2582_i_cast

]]></Node>
<StgValue><ssdm name="r1_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body109.i:3 %icmp_ln258 = icmp_eq  i17 %j_1, i17 %add106_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body109.i:4 %j_2 = add i17 %j_1, i17 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body109.i:5 %br_ln258 = br i1 %icmp_ln258, void %for.body109.split.i, void %for.inc487.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body109.split.i:0 %specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln260"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body109.split.i:1 %speclooptripcount_ln266 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1922, i64 961

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln266"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body109.split.i:2 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body109.split.i:3 %icmp_ln269 = icmp_ult  i17 %j_1, i17 %cols_cast_i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body109.split.i:4 %and_ln269 = and i1 %cmp111_i_read, i1 %icmp_ln269

]]></Node>
<StgValue><ssdm name="and_ln269"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body109.split.i:5 %br_ln269 = br i1 %and_ln269, void %if.end223.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end223.i:1 %div235_udiv_i = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %j_1, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="div235_udiv_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end223.i:2 %add_ln315 = add i13 %mul_ln315_cast, i13 %div235_udiv_i

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="17">
<![CDATA[
if.end223.i:8 %trunc_ln315 = trunc i17 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end223.i:9 %br_ln315 = br i1 %i_cast9_i_read, void %arrayidx24021.case.0.i, void %arrayidx24021.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="i_cast9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx24021.case.0.i:0 %br_ln315 = br i1 %trunc_ln315, void %arrayidx24021.case.03.i, void %arrayidx24021.case.14.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="i_cast9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.exit2.i:0 %br_ln315 = br void %arrayidx24021.exit.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="i_cast9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx24021.case.1.i:0 %br_ln315 = br i1 %trunc_ln315, void %arrayidx24021.case.07.i, void %arrayidx24021.case.18.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="i_cast9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.exit6.i:0 %br_ln315 = br void %arrayidx24021.exit.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
arrayidx24021.exit.i:0 %store_ln321 = store i17 %i_read, i3 %r1_addr

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
arrayidx24021.exit.i:1 %store_ln322 = store i17 %i_read, i3 %r2_addr

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx24021.exit.i:2 %and_ln324 = and i1 %cmp263_i_read, i1 %icmp_ln269

]]></Node>
<StgValue><ssdm name="and_ln324"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx24021.exit.i:3 %br_ln324 = br i1 %and_ln324, void %for.inc483.i, void %if.then267.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:63 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln348_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:67 %icmp_ln348_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln348_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:86 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln349_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:90 %icmp_ln349_2 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln349_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc483.i:0 %store_ln258 = store i17 %j_2, i17 %j

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
for.inc483.i:1 %br_ln258 = br void %for.body109.i

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:0 %s = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgInput_data1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="and_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln271 = br void %if.end223.i

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end223.i:0 %s_1 = phi i8 %s, void %if.then.i, i8 0, void %for.body109.split.i

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
if.end223.i:3 %zext_ln315 = zext i13 %add_ln315

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end223.i:4 %buf_V_addr = getelementptr i8 %buf_V, i64 0, i64 %zext_ln315

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end223.i:5 %buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln315

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end223.i:6 %buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln315

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end223.i:7 %buf_V_3_addr = getelementptr i8 %buf_V_3, i64 0, i64 %zext_ln315

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="0"/>
<literal name="trunc_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
arrayidx24021.case.03.i:0 %store_ln315 = store i8 %s_1, i13 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="0"/>
<literal name="trunc_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.case.03.i:1 %br_ln315 = br void %arrayidx24021.exit2.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="0"/>
<literal name="trunc_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
arrayidx24021.case.14.i:0 %store_ln315 = store i8 %s_1, i13 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="0"/>
<literal name="trunc_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.case.14.i:1 %br_ln315 = br void %arrayidx24021.exit2.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="1"/>
<literal name="trunc_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
arrayidx24021.case.07.i:0 %store_ln315 = store i8 %s_1, i13 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="1"/>
<literal name="trunc_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.case.07.i:1 %br_ln315 = br void %arrayidx24021.exit6.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="1"/>
<literal name="trunc_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
arrayidx24021.case.18.i:0 %store_ln315 = store i8 %s_1, i13 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_cast9_i_read" val="1"/>
<literal name="trunc_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx24021.case.18.i:1 %br_ln315 = br void %arrayidx24021.exit6.i

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:0 %val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mapX_data2

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:1 %x_fl = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="x_fl"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:2 %val_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mapY_data3

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:3 %y_fl = bitcast i32 %val_1

]]></Node>
<StgValue><ssdm name="y_fl"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:61 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:62 %trunc_ln348 = trunc i32 %val_1

]]></Node>
<StgValue><ssdm name="trunc_ln348"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:64 %icmp_ln348 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then267.i_ifconv:65 %icmp_ln348_3 = icmp_eq  i23 %trunc_ln348, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln348_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:70 %tmp_5 = fcmp_ole  i32 %y_fl, i32 %conv1_i_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:84 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:85 %trunc_ln349 = trunc i32 %val

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:87 %icmp_ln349 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then267.i_ifconv:88 %icmp_ln349_1 = icmp_eq  i23 %trunc_ln349, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:93 %tmp_8 = fcmp_ole  i32 %x_fl, i32 %conv2_i_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="105" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:4 %dc = fmul i32 %x_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:27 %dc_1 = fmul i32 %y_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:70 %tmp_5 = fcmp_ole  i32 %y_fl, i32 %conv1_i_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:89 %or_ln349 = or i1 %icmp_ln349_1, i1 %icmp_ln349

]]></Node>
<StgValue><ssdm name="or_ln349"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:91 %or_ln349_1 = or i1 %icmp_ln349_4_read, i1 %icmp_ln349_2

]]></Node>
<StgValue><ssdm name="or_ln349_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:92 %and_ln349 = and i1 %or_ln349, i1 %or_ln349_1

]]></Node>
<StgValue><ssdm name="and_ln349"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:93 %tmp_8 = fcmp_ole  i32 %x_fl, i32 %conv2_i_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:94 %and_ln349_1 = and i1 %and_ln349, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln349_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="113" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:4 %dc = fmul i32 %x_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:27 %dc_1 = fmul i32 %y_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="115" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:4 %dc = fmul i32 %x_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:27 %dc_1 = fmul i32 %y_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="117" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:4 %dc = fmul i32 %x_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:27 %dc_1 = fmul i32 %y_fl, i32 32

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:5 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:6 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:7 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:8 %p_Result_1 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then267.i_ifconv:9 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="79" op_0_bw="25">
<![CDATA[
if.then267.i_ifconv:10 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:11 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then267.i_ifconv:12 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:13 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:14 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:15 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then267.i_ifconv:16 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
if.then267.i_ifconv:17 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="79" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:18 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then267.i_ifconv:19 %r_V = lshr i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then267.i_ifconv:20 %r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:21 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1">
<![CDATA[
if.then267.i_ifconv:22 %zext_ln818 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:23 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:24 %val_4 = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="val_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:28 %data_V_1 = bitcast i32 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:29 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:30 %xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:31 %p_Result_3 = trunc i32 %data_V_1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then267.i_ifconv:32 %mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_3, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="79" op_0_bw="25">
<![CDATA[
if.then267.i_ifconv:33 %zext_ln15_1 = zext i25 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:34 %zext_ln346_1 = zext i8 %xs_exp_V_1

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then267.i_ifconv:35 %add_ln346_1 = add i9 %zext_ln346_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:36 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then267.i_ifconv:37 %sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1

]]></Node>
<StgValue><ssdm name="sub_ln1512_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:38 %sext_ln1512_1 = sext i8 %sub_ln1512_1

]]></Node>
<StgValue><ssdm name="sext_ln1512_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then267.i_ifconv:39 %ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="9">
<![CDATA[
if.then267.i_ifconv:40 %sext_ln1488_1 = sext i9 %ush_1

]]></Node>
<StgValue><ssdm name="sext_ln1488_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="79" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:41 %zext_ln1488_1 = zext i32 %sext_ln1488_1

]]></Node>
<StgValue><ssdm name="zext_ln1488_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then267.i_ifconv:42 %r_V_2 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then267.i_ifconv:43 %r_V_3 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:44 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1">
<![CDATA[
if.then267.i_ifconv:45 %zext_ln818_1 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:46 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:47 %val_5 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val_5"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:48 %result_V_3 = sub i32 0, i32 %val_5

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:49 %result_V = select i1 %p_Result_2, i32 %result_V_3, i32 %val_5

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:51 %y = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %result_V, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:52 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:53 %trunc_ln336_1 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %result_V, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln336_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:58 %loc_1 = trunc i32 %result_V

]]></Node>
<StgValue><ssdm name="loc_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:112 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:117 %trunc_ln371_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %result_V, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln371_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="167" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then267.i_ifconv:25 %result_V_2 = sub i32 0, i32 %val_4

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:26 %result_V_5 = select i1 %p_Result_s, i32 %result_V_2, i32 %val_4

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:50 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_5, i32 5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="27">
<![CDATA[
if.then267.i_ifconv:54 %sext_ln336 = sext i27 %y

]]></Node>
<StgValue><ssdm name="sext_ln336"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32">
<![CDATA[
if.then267.i_ifconv:57 %loc = trunc i32 %result_V_5

]]></Node>
<StgValue><ssdm name="loc"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:100 %trunc_ln4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %result_V_5, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:101 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then267.i_ifconv:102 %sub_ln369 = sub i14 0, i14 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sub_ln369"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:103 %trunc_ln369_2 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln369, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln369_2"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:104 %sub_ln369_1 = sub i13 0, i13 %trunc_ln369_2

]]></Node>
<StgValue><ssdm name="sub_ln369_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:105 %trunc_ln369_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %result_V_5, i32 6, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln369_3"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then267.i_ifconv:106 %xa1 = select i1 %tmp_21, i13 %sub_ln369_1, i13 %trunc_ln369_3

]]></Node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
if.then267.i_ifconv:113 %sub_ln371 = sub i28 0, i28 %sext_ln336

]]></Node>
<StgValue><ssdm name="sub_ln371"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:114 %lshr_ln371_1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %sub_ln371, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln371_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="27">
<![CDATA[
if.then267.i_ifconv:115 %zext_ln371 = zext i27 %lshr_ln371_1

]]></Node>
<StgValue><ssdm name="zext_ln371"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
if.then267.i_ifconv:116 %sub_ln371_1 = sub i28 0, i28 %zext_ln371

]]></Node>
<StgValue><ssdm name="sub_ln371_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="27" op_0_bw="26">
<![CDATA[
if.then267.i_ifconv:118 %sext_ln371 = sext i26 %trunc_ln371_1

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="27">
<![CDATA[
if.then267.i_ifconv:119 %zext_ln371_1 = zext i27 %sext_ln371

]]></Node>
<StgValue><ssdm name="zext_ln371_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
if.then267.i_ifconv:120 %select_ln371 = select i1 %tmp_22, i28 %sub_ln371_1, i28 %zext_ln371_1

]]></Node>
<StgValue><ssdm name="select_ln371"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="28">
<![CDATA[
if.then267.i_ifconv:121 %trunc_ln371 = trunc i28 %select_ln371

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="28">
<![CDATA[
if.then267.i_ifconv:122 %sext_ln371_1 = sext i28 %select_ln371

]]></Node>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then267.i_ifconv:123 %p_and_f9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="p_and_f9"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="2">
<![CDATA[
if.then267.i_ifconv:124 %zext_ln371_2 = zext i2 %p_and_f9

]]></Node>
<StgValue><ssdm name="zext_ln371_2"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then267.i_ifconv:125 %sub_ln371_2 = sub i3 0, i3 %zext_ln371_2

]]></Node>
<StgValue><ssdm name="sub_ln371_2"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then267.i_ifconv:126 %select_ln371_1 = select i1 %tmp_22, i3 %sub_ln371_2, i3 %zext_ln371_2

]]></Node>
<StgValue><ssdm name="select_ln371_1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:127 %trunc_ln371_2 = trunc i3 %select_ln371_1

]]></Node>
<StgValue><ssdm name="trunc_ln371_2"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="29" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:128 %sext_ln371_2 = sext i3 %select_ln371_1

]]></Node>
<StgValue><ssdm name="sext_ln371_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then267.i_ifconv:129 %add_ln371 = add i29 %sext_ln371_1, i29 %sext_ln371_2

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="29">
<![CDATA[
if.then267.i_ifconv:130 %trunc_ln371_3 = trunc i29 %add_ln371

]]></Node>
<StgValue><ssdm name="trunc_ln371_3"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:131 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln371, i32 28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.then267.i_ifconv:132 %p_and_f3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %trunc_ln371_3

]]></Node>
<StgValue><ssdm name="p_and_f3"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:133 %zext_ln371_3 = zext i3 %p_and_f3

]]></Node>
<StgValue><ssdm name="zext_ln371_3"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then267.i_ifconv:134 %sub_ln371_3 = sub i2 0, i2 %trunc_ln371_3

]]></Node>
<StgValue><ssdm name="sub_ln371_3"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.then267.i_ifconv:135 %p_and_t5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %sub_ln371_3

]]></Node>
<StgValue><ssdm name="p_and_t5"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:136 %zext_ln371_4 = zext i3 %p_and_t5

]]></Node>
<StgValue><ssdm name="zext_ln371_4"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then267.i_ifconv:137 %sub_ln371_4 = sub i4 0, i4 %zext_ln371_4

]]></Node>
<StgValue><ssdm name="sub_ln371_4"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then267.i_ifconv:138 %ya0 = select i1 %tmp_23, i4 %sub_ln371_4, i4 %zext_ln371_3

]]></Node>
<StgValue><ssdm name="ya0"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:139 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %select_ln371, i32 27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.then267.i_ifconv:140 %p_and_f = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %trunc_ln371

]]></Node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:141 %zext_ln372 = zext i3 %p_and_f

]]></Node>
<StgValue><ssdm name="zext_ln372"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then267.i_ifconv:142 %sub_ln372 = sub i2 0, i2 %trunc_ln371

]]></Node>
<StgValue><ssdm name="sub_ln372"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
if.then267.i_ifconv:143 %p_and_t = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %sub_ln372

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:144 %zext_ln372_1 = zext i3 %p_and_t

]]></Node>
<StgValue><ssdm name="zext_ln372_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then267.i_ifconv:145 %sub_ln372_1 = sub i4 0, i4 %zext_ln372_1

]]></Node>
<StgValue><ssdm name="sub_ln372_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then267.i_ifconv:146 %ya1 = select i1 %tmp_24, i4 %sub_ln372_1, i4 %zext_ln372

]]></Node>
<StgValue><ssdm name="ya1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then267.i_ifconv:164 %tobool437_i = icmp_ne  i2 %trunc_ln371_2, i2 0

]]></Node>
<StgValue><ssdm name="tobool437_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then267.i_ifconv:107 %p_and_t1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="p_and_t1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then267.i_ifconv:108 %sub_ln369_2 = sub i2 0, i2 %p_and_t1

]]></Node>
<StgValue><ssdm name="sub_ln369_2"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then267.i_ifconv:109 %select_ln369_1 = select i1 %tmp_21, i2 %sub_ln369_2, i2 %p_and_t1

]]></Node>
<StgValue><ssdm name="select_ln369_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="2">
<![CDATA[
if.then267.i_ifconv:110 %sext_ln369 = sext i2 %select_ln369_1

]]></Node>
<StgValue><ssdm name="sext_ln369"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:111 %xa0 = add i13 %xa1, i13 %sext_ln369

]]></Node>
<StgValue><ssdm name="xa0"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="4">
<![CDATA[
if.then267.i_ifconv:147 %ya0_cast = sext i4 %ya0

]]></Node>
<StgValue><ssdm name="ya0_cast"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:148 %empty = mul i13 %ya0_cast, i13 961

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:149 %empty_54 = add i13 %empty, i13 %xa0

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="13">
<![CDATA[
if.then267.i_ifconv:150 %p_cast5 = zext i13 %empty_54

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:151 %buf_V_addr_1 = getelementptr i8 %buf_V, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="buf_V_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:152 %empty_55 = add i13 %empty, i13 %xa1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="13">
<![CDATA[
if.then267.i_ifconv:153 %p_cast6 = zext i13 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:154 %buf_V_1_addr_1 = getelementptr i8 %buf_V_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="4">
<![CDATA[
if.then267.i_ifconv:155 %ya1_cast = sext i4 %ya1

]]></Node>
<StgValue><ssdm name="ya1_cast"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:156 %empty_56 = mul i13 %ya1_cast, i13 961

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:157 %empty_57 = add i13 %empty_56, i13 %xa0

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
if.then267.i_ifconv:158 %p_cast7 = zext i13 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:159 %buf_V_2_addr_1 = getelementptr i8 %buf_V_2, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then267.i_ifconv:160 %empty_58 = add i13 %empty_56, i13 %xa1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
if.then267.i_ifconv:161 %p_cast8 = zext i13 %empty_58

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:162 %buf_V_3_addr_1 = getelementptr i8 %buf_V_3, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="buf_V_3_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then267.i_ifconv:163 %tobool428_i = icmp_ne  i2 %p_and_t1, i2 0

]]></Node>
<StgValue><ssdm name="tobool428_i"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:184 %p_Val2_5 = load i13 %buf_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:185 %p_Val2_6 = load i13 %buf_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:186 %p_Val2_7 = load i13 %buf_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:187 %p_Val2_8 = load i13 %buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:165 %conv_i_i12_i_i678_i = zext i5 %loc_1

]]></Node>
<StgValue><ssdm name="conv_i_i12_i_i678_i"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:166 %loc_1_cast_i = zext i5 %loc_1

]]></Node>
<StgValue><ssdm name="loc_1_cast_i"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then267.i_ifconv:167 %sub_i_i682_i = sub i6 32, i6 %loc_1_cast_i

]]></Node>
<StgValue><ssdm name="sub_i_i682_i"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="6">
<![CDATA[
if.then267.i_ifconv:168 %sub_i_i682_cast_i = zext i6 %sub_i_i682_i

]]></Node>
<StgValue><ssdm name="sub_i_i682_cast_i"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:169 %conv7_i624_i = zext i5 %loc

]]></Node>
<StgValue><ssdm name="conv7_i624_i"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:170 %loc_cast_i = zext i5 %loc

]]></Node>
<StgValue><ssdm name="loc_cast_i"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then267.i_ifconv:171 %k01_V = mul i11 %sub_i_i682_cast_i, i11 %conv7_i624_i

]]></Node>
<StgValue><ssdm name="k01_V"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then267.i_ifconv:172 %sub_i_i569_i = sub i6 32, i6 %loc_cast_i

]]></Node>
<StgValue><ssdm name="sub_i_i569_i"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="6">
<![CDATA[
if.then267.i_ifconv:173 %sub_i_i569_cast_i = zext i6 %sub_i_i569_i

]]></Node>
<StgValue><ssdm name="sub_i_i569_cast_i"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then267.i_ifconv:174 %k10_V = mul i11 %sub_i_i569_cast_i, i11 %conv_i_i12_i_i678_i

]]></Node>
<StgValue><ssdm name="k10_V"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="11">
<![CDATA[
if.then267.i_ifconv:181 %zext_ln1273 = zext i11 %k01_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="11">
<![CDATA[
if.then267.i_ifconv:182 %zext_ln1273_1 = zext i11 %k10_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:184 %p_Val2_5 = load i13 %buf_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:185 %p_Val2_6 = load i13 %buf_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:186 %p_Val2_7 = load i13 %buf_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:187 %p_Val2_8 = load i13 %buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:188 %d00_V = select i1 %tobool428_i, i8 %p_Val2_6, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="d00_V"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
<literal name="tobool437_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:189 %d01_V_3 = select i1 %tobool428_i, i8 %p_Val2_5, i8 %p_Val2_6

]]></Node>
<StgValue><ssdm name="d01_V_3"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:190 %d10_V_4 = select i1 %tobool428_i, i8 %p_Val2_8, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="d10_V_4"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:191 %d00_V_4 = select i1 %tobool437_i, i8 %d10_V_4, i8 %d00_V

]]></Node>
<StgValue><ssdm name="d00_V_4"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:192 %d01_V = select i1 %tobool437_i, i8 %p_Val2_8, i8 %d01_V_3

]]></Node>
<StgValue><ssdm name="d01_V"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:193 %d10_V = select i1 %tobool437_i, i8 %d00_V, i8 %d10_V_4

]]></Node>
<StgValue><ssdm name="d10_V"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:196 %zext_ln1270 = zext i8 %d01_V

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:197 %r_V_11 = mul i18 %zext_ln1273, i18 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:198 %zext_ln1270_1 = zext i8 %d10_V

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:199 %r_V_12 = mul i18 %zext_ln1273_1, i18 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:175 %conv_i465_i = zext i5 %loc_1

]]></Node>
<StgValue><ssdm name="conv_i465_i"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="5">
<![CDATA[
if.then267.i_ifconv:176 %conv7_i_i = zext i5 %loc

]]></Node>
<StgValue><ssdm name="conv7_i_i"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then267.i_ifconv:177 %mul_i_i = mul i10 %conv_i465_i, i10 %conv7_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
if.then267.i_ifconv:178 %shl_i_i28_i_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %sub_i_i682_i, i5 0

]]></Node>
<StgValue><ssdm name="shl_i_i28_i_i"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then267.i_ifconv:179 %k00_V = sub i11 %shl_i_i28_i_i, i11 %k01_V

]]></Node>
<StgValue><ssdm name="k00_V"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="11">
<![CDATA[
if.then267.i_ifconv:180 %zext_ln1347 = zext i11 %k00_V

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="10">
<![CDATA[
if.then267.i_ifconv:183 %zext_ln379 = zext i10 %mul_i_i

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:194 %zext_ln1347_1 = zext i8 %d00_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:195 %mul_ln1347 = mul i18 %zext_ln1347, i18 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:197 %r_V_11 = mul i18 %zext_ln1273, i18 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:199 %r_V_12 = mul i18 %zext_ln1273_1, i18 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="8">
<![CDATA[
if.then267.i_ifconv:200 %zext_ln1270_2 = zext i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="zext_ln1270_2"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:201 %r_V_13 = mul i18 %zext_ln379, i18 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="278" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:195 %mul_ln1347 = mul i18 %zext_ln1347, i18 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:197 %r_V_11 = mul i18 %zext_ln1273, i18 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:199 %r_V_12 = mul i18 %zext_ln1273_1, i18 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:201 %r_V_13 = mul i18 %zext_ln379, i18 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="282" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then267.i_ifconv:56 %add_ln339_1 = add i3 %trunc_ln336_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:72 %zext_ln348 = zext i3 %trunc_ln336_1

]]></Node>
<StgValue><ssdm name="zext_ln348"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:73 %r1_addr_1 = getelementptr i17 %r1, i64 0, i64 %zext_ln348

]]></Node>
<StgValue><ssdm name="r1_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:74 %r1_load = load i3 %r1_addr_1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="3">
<![CDATA[
if.then267.i_ifconv:77 %zext_ln348_1 = zext i3 %add_ln339_1

]]></Node>
<StgValue><ssdm name="zext_ln348_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267.i_ifconv:78 %r2_addr_1 = getelementptr i17 %r2, i64 0, i64 %zext_ln348_1

]]></Node>
<StgValue><ssdm name="r2_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:79 %r2_load = load i3 %r2_addr_1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:195 %mul_ln1347 = mul i18 %zext_ln1347, i18 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:197 %r_V_11 = mul i18 %zext_ln1273, i18 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:199 %r_V_12 = mul i18 %zext_ln1273_1, i18 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:201 %r_V_13 = mul i18 %zext_ln379, i18 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:202 %add_ln1347 = add i18 %mul_ln1347, i18 %r_V_11

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:203 %add_ln1347_1 = add i18 %r_V_12, i18 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0">
<![CDATA[
for.inc487.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="295" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
if.then267.i_ifconv:55 %ynext = add i28 %sext_ln336, i28 1

]]></Node>
<StgValue><ssdm name="ynext"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:59 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:60 %xor_ln348 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:66 %or_ln348 = or i1 %icmp_ln348_3, i1 %icmp_ln348

]]></Node>
<StgValue><ssdm name="or_ln348"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:68 %or_ln348_1 = or i1 %icmp_ln348_6_read, i1 %icmp_ln348_4

]]></Node>
<StgValue><ssdm name="or_ln348_1"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:69 %and_ln348 = and i1 %or_ln348, i1 %or_ln348_1

]]></Node>
<StgValue><ssdm name="and_ln348"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:71 %and_ln348_1 = and i1 %and_ln348, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln348_1"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:74 %r1_load = load i3 %r1_addr_1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="17">
<![CDATA[
if.then267.i_ifconv:75 %r1_load_cast_i = zext i17 %r1_load

]]></Node>
<StgValue><ssdm name="r1_load_cast_i"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
if.then267.i_ifconv:76 %icmp_ln348_1 = icmp_eq  i27 %y, i27 %r1_load_cast_i

]]></Node>
<StgValue><ssdm name="icmp_ln348_1"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then267.i_ifconv:79 %r2_load = load i3 %r2_addr_1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="17">
<![CDATA[
if.then267.i_ifconv:80 %r2_load_cast_i = zext i17 %r2_load

]]></Node>
<StgValue><ssdm name="r2_load_cast_i"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
if.then267.i_ifconv:81 %icmp_ln348_2 = icmp_eq  i28 %r2_load_cast_i, i28 %ynext

]]></Node>
<StgValue><ssdm name="icmp_ln348_2"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then267.i_ifconv:82 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:83 %xor_ln349 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln349"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:95 %and_ln348_2 = and i1 %and_ln348_1, i1 %icmp_ln348_1

]]></Node>
<StgValue><ssdm name="and_ln348_2"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:96 %and_ln348_3 = and i1 %and_ln348_2, i1 %xor_ln348

]]></Node>
<StgValue><ssdm name="and_ln348_3"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:97 %and_ln348_4 = and i1 %icmp_ln348_2, i1 %xor_ln349

]]></Node>
<StgValue><ssdm name="and_ln348_4"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:98 %and_ln348_5 = and i1 %and_ln348_4, i1 %and_ln349_1

]]></Node>
<StgValue><ssdm name="and_ln348_5"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then267.i_ifconv:99 %in_range = and i1 %and_ln348_5, i1 %and_ln348_3

]]></Node>
<StgValue><ssdm name="in_range"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:202 %add_ln1347 = add i18 %mul_ln1347, i18 %r_V_11

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:203 %add_ln1347_1 = add i18 %r_V_12, i18 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.then267.i_ifconv:204 %ret_V = add i18 %add_ln1347_1, i18 %add_ln1347

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then267.i_ifconv:205 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %ret_V, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:206 %d_V_1 = select i1 %in_range, i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="d_V_1"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then267.i_ifconv:207 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgOutput_data4, i8 %d_V_1

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
if.then267.i_ifconv:208 %br_ln445 = br void %for.inc483.i

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
