Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Tue Jun 11 12:10:41 2024
| Host         : juancarlos-HP-EliteBook-640-14-inch-G9-Notebook-PC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.361        0.000                      0                17362        0.025        0.000                      0                17362        4.020        0.000                       0                  6879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.361        0.000                      0                17362        0.025        0.000                      0                17362        4.020        0.000                       0                  6879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 1.450ns (15.450%)  route 7.935ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=96, routed)          7.935    12.416    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X65Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704    12.883    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X65Y129        FDRE (Setup_fdre_C_D)       -0.081    12.777    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 1.450ns (15.497%)  route 7.906ns (84.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=96, routed)          7.906    12.387    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X64Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704    12.883    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X64Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[19]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)       -0.092    12.766    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[19]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 1.450ns (15.784%)  route 7.736ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=96, routed)          7.736    12.217    design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[17]
    SLICE_X33Y137        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.649    12.828    design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X33Y137        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X33Y137        FDRE (Setup_fdre_C_D)       -0.081    12.722    design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 1.450ns (15.755%)  route 7.753ns (84.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=96, routed)          7.753    12.234    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X63Y131        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704    12.883    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y131        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7_reg[19]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X63Y131        FDRE (Setup_fdre_C_D)       -0.067    12.791    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7_reg[19]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.450ns (15.746%)  route 7.759ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=96, routed)          7.759    12.240    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X64Y130        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704    12.883    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X64Y130        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1_reg[19]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y130        FDRE (Setup_fdre_C_D)       -0.058    12.800    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 1.450ns (15.913%)  route 7.662ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=96, routed)          7.662    12.143    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[17]
    SLICE_X64Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704    12.883    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X64Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[17]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)       -0.093    12.765    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.450ns (15.963%)  route 7.634ns (84.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=96, routed)          7.634    12.115    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_wdata[17]
    SLICE_X64Y134        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.709    12.888    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X64Y134        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X64Y134        FDRE (Setup_fdre_C_D)       -0.093    12.770    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.450ns (15.977%)  route 7.626ns (84.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=96, routed)          7.626    12.106    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_wdata[17]
    SLICE_X60Y133        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.707    12.886    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X60Y133        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.129    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.093    12.768    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.450ns (15.985%)  route 7.621ns (84.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=96, routed)          7.621    12.102    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_wdata[17]
    SLICE_X61Y133        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.707    12.886    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X61Y133        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6_reg[17]/C
                         clock pessimism              0.129    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X61Y133        FDRE (Setup_fdre_C_D)       -0.095    12.766    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 1.450ns (16.006%)  route 7.609ns (83.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=96, routed)          7.609    12.090    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X63Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.703    12.882    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4_reg[19]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X63Y129        FDRE (Setup_fdre_C_D)       -0.092    12.765    design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4_reg[19]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.552     0.888    design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.269     1.297    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X46Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.636     0.972    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.119     1.232    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X42Y111        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.908     1.274    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y111        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.268     1.006    
    SLICE_X42Y111        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.189    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.995%)  route 0.257ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.633     0.969    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X50Y109        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.257     1.390    design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X42Y105        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.910     1.276    design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y105        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.039     1.237    
    SLICE_X42Y105        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.346    design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.543     0.879    design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y75         FDRE                                         r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.136    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.808     1.174    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.910    
    SLICE_X38Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.251ns (60.201%)  route 0.166ns (39.799%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.625     0.961    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X53Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5_reg[17]/Q
                         net (fo=1, routed)           0.166     1.268    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[17]
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.045     1.313 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[17]_i_3_n_0
    SLICE_X48Y128        MUXF7 (Prop_muxf7_I1_O)      0.065     1.378 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/reg_data_out[17]
    SLICE_X48Y128        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.898     1.264    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X48Y128        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.105     1.330    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.297ns (71.596%)  route 0.118ns (28.404%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.636     0.972    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X49Y109        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=1, routed)           0.118     1.218    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.098     1.316 r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[23]_i_2_n_0
    SLICE_X51Y109        MUXF7 (Prop_muxf7_I0_O)      0.071     1.387 r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/reg_data_out[23]
    SLICE_X51Y109        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.905     1.271    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X51Y109        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.105     1.337    design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.308ns (72.320%)  route 0.118ns (27.680%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.625     0.961    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X50Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.148     1.109 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.118     1.227    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg0[20]
    SLICE_X49Y129        LUT6 (Prop_lut6_I5_O)        0.098     1.325 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X49Y129        MUXF7 (Prop_muxf7_I0_O)      0.062     1.387 r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/reg_data_out[20]
    SLICE_X49Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.899     1.265    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X49Y129        FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X49Y129        FDRE (Hold_fdre_C_D)         0.105     1.331    design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.363%)  route 0.189ns (59.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.542     0.878    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=3, routed)           0.189     1.195    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.812     1.178    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X46Y78         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.136    design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.576     0.912    design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.116     1.169    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X58Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X58Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.284     0.927    
    SLICE_X58Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.473%)  route 0.232ns (55.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.635     0.971    design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X52Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.232     1.344    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_axi_bresp[0]
    SLICE_X44Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.389 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[0]_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.091     1.329    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X46Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y117   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y117   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y116   design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y112   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y112   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y108   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y108   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y112   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y112   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y108   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y108   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y107   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.305ns  (logic 0.124ns (5.380%)  route 2.181ns (94.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.181     2.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.305 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.305    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.533     2.712    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.408%)  route 0.976ns (95.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.976     0.976    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.021 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.021    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.840     1.206    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gate_interlocks_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 4.388ns (40.509%)  route 6.444ns (59.491%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.903     3.197    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X62Y138        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y138        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[28]/Q
                         net (fo=1, routed)           0.878     4.593    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg_n_0_[28]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.124     4.717 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.260     5.978    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[1]_INST_0_i_1_n_0
    SLICE_X63Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[1]_INST_0/O
                         net (fo=1, routed)           4.305    10.407    gate_interlocks_0_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    14.028 r  gate_interlocks_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.028    gate_interlocks_0[1]
    Y17                                                               r  gate_interlocks_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gate_interlocks_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 4.390ns (44.567%)  route 5.460ns (55.433%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.889     3.183    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.518     3.701 f  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/Q
                         net (fo=1, routed)           0.800     4.501    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg_n_0_[11]
    SLICE_X67Y122        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.147     5.772    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[0]_INST_0_i_1_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[0]_INST_0/O
                         net (fo=1, routed)           3.513     9.409    gate_interlocks_0_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    13.033 r  gate_interlocks_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.033    gate_interlocks_0[0]
    Y16                                                               r  gate_interlocks_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 3.956ns (40.716%)  route 5.761ns (59.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.692     2.986    design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.761     9.203    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.703 r  irq_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.703    irq_1
    G14                                                               r  irq_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.035ns (44.830%)  route 4.966ns (55.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.811     3.105    design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.456     3.561 r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.966     8.527    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         3.579    12.107 r  trigger_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.107    trigger_out_0
    Y18                                                               r  trigger_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 4.029ns (45.163%)  route 4.892ns (54.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.692     2.986    design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.892     8.334    lopt_3
    Y19                  OBUF (Prop_obuf_I_O)         3.573    11.908 r  trigger_out_1_OBUF_inst/O
                         net (fo=0)                   0.000    11.908    trigger_out_1
    Y19                                                               r  trigger_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.039ns (47.693%)  route 4.430ns (52.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.639     2.933    design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.430     7.819    lopt_6
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.401 r  irq_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.401    irq_3
    M15                                                               r  irq_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 4.028ns (50.328%)  route 3.976ns (49.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.811     3.105    design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.456     3.561 r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.976     7.537    lopt
    L15                  OBUF (Prop_obuf_I_O)         3.572    11.109 r  irq_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.109    irq_0
    L15                                                               r  irq_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.014ns (51.314%)  route 3.809ns (48.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.639     2.933    design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           3.809     7.198    lopt_7
    U19                  OBUF (Prop_obuf_I_O)         3.558    10.756 r  trigger_out_3_OBUF_inst/O
                         net (fo=0)                   0.000    10.756    trigger_out_3
    U19                                                               r  trigger_out_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.031ns (52.187%)  route 3.693ns (47.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.708     3.002    design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.693     7.151    lopt_4
    N15                  OBUF (Prop_obuf_I_O)         3.575    10.726 r  irq_2_OBUF_inst/O
                         net (fo=0)                   0.000    10.726    irq_2
    N15                                                               r  irq_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 4.009ns (52.989%)  route 3.557ns (47.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.707     3.001    design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y85         FDRE                                         r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           3.557     7.014    lopt_5
    U18                  OBUF (Prop_obuf_I_O)         3.553    10.567 r  trigger_out_2_OBUF_inst/O
                         net (fo=0)                   0.000    10.567    trigger_out_2
    U18                                                               r  trigger_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.395ns (52.501%)  route 1.262ns (47.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.573     0.909    design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y85         FDRE                                         r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.262     2.312    lopt_5
    U18                  OBUF (Prop_obuf_I_O)         1.254     3.565 r  trigger_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.565    trigger_out_2
    U18                                                               r  trigger_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.416ns (52.470%)  route 1.283ns (47.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.574     0.910    design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.283     2.334    lopt_4
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.609 r  irq_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.609    irq_2
    N15                                                               r  irq_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.400ns (49.647%)  route 1.420ns (50.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.548     0.884    design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.420     2.444    lopt_7
    U19                  OBUF (Prop_obuf_I_O)         1.259     3.703 r  trigger_out_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.703    trigger_out_3
    U19                                                               r  trigger_out_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.414ns (49.148%)  route 1.463ns (50.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.621     0.957    design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.463     2.561    lopt
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.833 r  irq_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.833    irq_0
    L15                                                               r  irq_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gate_interlocks_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.510ns (52.953%)  route 1.342ns (47.047%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.657     0.993    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/Q
                         net (fo=1, routed)           0.154     1.288    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg_n_0_[1]
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[0]_INST_0/O
                         net (fo=1, routed)           1.187     2.521    gate_interlocks_0_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.844 r  gate_interlocks_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    gate_interlocks_0[0]
    Y16                                                               r  gate_interlocks_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.424ns (45.900%)  route 1.679ns (54.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.548     0.884    design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.679     2.703    lopt_6
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.986 r  irq_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.986    irq_3
    M15                                                               r  irq_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gate_interlocks_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.531ns (46.983%)  route 1.727ns (53.017%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.657     0.993    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y134        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.164     1.157 f  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[16]/Q
                         net (fo=1, routed)           0.145     1.302    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg_n_0_[16]
    SLICE_X63Y134        LUT6 (Prop_lut6_I2_O)        0.045     1.347 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/gate_interlocks[1]_INST_0/O
                         net (fo=1, routed)           1.582     2.929    gate_interlocks_0_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     4.251 r  gate_interlocks_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.251    gate_interlocks_0[1]
    Y17                                                               r  gate_interlocks_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.415ns (41.980%)  route 1.955ns (58.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.572     0.908    design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.955     3.004    lopt_3
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.278 r  trigger_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.278    trigger_out_1
    Y19                                                               r  trigger_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.346ns  (logic 1.421ns (42.463%)  route 1.925ns (57.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.621     0.957    design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.925     3.023    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     4.303 r  trigger_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.303    trigger_out_0
    Y18                                                               r  trigger_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.342ns (37.043%)  route 2.282ns (62.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.572     0.908    design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/trigger_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.282     3.330    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.532 r  irq_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.532    irq_1
    G14                                                               r  irq_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_reg_5
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 2.098ns (31.766%)  route 4.507ns (68.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  signal_reg_5 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_5
    W14                  IBUF (Prop_ibuf_I_O)         1.600     1.600 f  signal_reg_5_IBUF_inst/O
                         net (fo=2, routed)           3.536     5.137    design_1_i/Register_Interlocks/Latch_v3_5/signal_reg
    SLICE_X66Y119        LUT2 (Prop_lut2_I1_O)        0.150     5.287 r  design_1_i/Register_Interlocks/Latch_v3_5/Qn_INST_0/O
                         net (fo=1, routed)           0.971     6.257    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[11]
    SLICE_X66Y123        LUT5 (Prop_lut5_I1_O)        0.348     6.605 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[11]_i_1/O
                         net (fo=1, routed)           0.000     6.605    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[11]_i_1_n_0
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.700     2.879    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[11]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.300ns  (logic 1.790ns (28.416%)  route 4.510ns (71.584%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.720     5.262    design_1_i/Register_Interlocks/Latch_v3_1/reset
    SLICE_X66Y117        LUT2 (Prop_lut2_I1_O)        0.124     5.386 r  design_1_i/Register_Interlocks/Latch_v3_1/Q_INST_0/O
                         net (fo=1, routed)           0.790     6.176    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[2]
    SLICE_X63Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.300 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[2]_i_1/O
                         net (fo=1, routed)           0.000     6.300    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[2]_i_1_n_0
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.707     2.886    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.250ns  (logic 1.993ns (31.894%)  route 4.256ns (68.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.605     5.147    design_1_i/Register_Interlocks/Latch_v3_2/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I0_O)        0.119     5.266 r  design_1_i/Register_Interlocks/Latch_v3_2/Qn_INST_0/O
                         net (fo=1, routed)           0.651     5.918    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[5]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.332     6.250 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[5]_i_1/O
                         net (fo=1, routed)           0.000     6.250    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[5]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.710     2.889    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 2.022ns (32.436%)  route 4.212ns (67.564%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.690     5.232    design_1_i/Register_Interlocks/Latch_v3_3/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I0_O)        0.153     5.385 r  design_1_i/Register_Interlocks/Latch_v3_3/Qn_INST_0/O
                         net (fo=1, routed)           0.522     5.908    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[7]
    SLICE_X66Y115        LUT5 (Prop_lut5_I1_O)        0.327     6.235 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[7]_i_1/O
                         net (fo=1, routed)           0.000     6.235    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[7]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.709     2.888    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.790ns (28.910%)  route 4.402ns (71.090%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.605     5.147    design_1_i/Register_Interlocks/Latch_v3_2/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  design_1_i/Register_Interlocks/Latch_v3_2/Q_INST_0/O
                         net (fo=1, routed)           0.797     6.069    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[4]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[4]_i_1/O
                         net (fo=1, routed)           0.000     6.193    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[4]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.710     2.889    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.191ns  (logic 1.790ns (28.918%)  route 4.401ns (71.082%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.690     5.232    design_1_i/Register_Interlocks/Latch_v3_3/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.356 r  design_1_i/Register_Interlocks/Latch_v3_3/Q_INST_0/O
                         net (fo=1, routed)           0.711     6.067    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[6]
    SLICE_X66Y115        LUT5 (Prop_lut5_I1_O)        0.124     6.191 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[6]_i_1/O
                         net (fo=1, routed)           0.000     6.191    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[6]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.709     2.888    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 2.020ns (32.649%)  route 4.167ns (67.351%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.720     5.262    design_1_i/Register_Interlocks/Latch_v3_1/reset
    SLICE_X66Y117        LUT2 (Prop_lut2_I0_O)        0.150     5.412 r  design_1_i/Register_Interlocks/Latch_v3_1/Qn_INST_0/O
                         net (fo=1, routed)           0.448     5.860    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[3]
    SLICE_X63Y116        LUT5 (Prop_lut5_I1_O)        0.328     6.188 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[3]_i_1/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[3]_i_1_n_0
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.707     2.886    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.790ns (28.937%)  route 4.396ns (71.063%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.601     5.143    design_1_i/Register_Interlocks/Latch_v3_0/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.267 r  design_1_i/Register_Interlocks/Latch_v3_0/Q_INST_0/O
                         net (fo=1, routed)           0.795     6.063    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[0]
    SLICE_X66Y115        LUT5 (Prop_lut5_I1_O)        0.124     6.187 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[0]_i_1/O
                         net (fo=1, routed)           0.000     6.187    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[0]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.709     2.888    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.892ns  (logic 1.986ns (33.709%)  route 3.906ns (66.291%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.601     5.143    design_1_i/Register_Interlocks/Latch_v3_0/reset
    SLICE_X67Y115        LUT2 (Prop_lut2_I0_O)        0.118     5.261 r  design_1_i/Register_Interlocks/Latch_v3_0/Qn_INST_0/O
                         net (fo=1, routed)           0.305     5.566    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[1]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.326     5.892 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[1]_i_1/O
                         net (fo=1, routed)           0.000     5.892    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[1]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.710     2.889    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 2.020ns (34.386%)  route 3.855ns (65.614%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_0_IBUF_inst/O
                         net (fo=16, routed)          3.569     5.112    design_1_i/Register_Interlocks/Latch_v3_4/reset
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.150     5.262 r  design_1_i/Register_Interlocks/Latch_v3_4/Qn_INST_0/O
                         net (fo=1, routed)           0.286     5.547    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[9]
    SLICE_X65Y119        LUT5 (Prop_lut5_I1_O)        0.328     5.875 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[9]_i_1/O
                         net (fo=1, routed)           0.000     5.875    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[9]_i_1_n_0
    SLICE_X65Y119        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        1.704     2.883    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y119        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_reg_3
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.365ns (21.431%)  route 1.339ns (78.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  signal_reg_3 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_3
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  signal_reg_3_IBUF_inst/O
                         net (fo=2, routed)           1.287     1.563    design_1_i/Register_Interlocks/Latch_v3_7/signal_reg
    SLICE_X67Y122        LUT2 (Prop_lut2_I0_O)        0.045     1.608 r  design_1_i/Register_Interlocks/Latch_v3_7/Q_INST_0/O
                         net (fo=1, routed)           0.051     1.659    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[14]
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.704 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[14]_i_1/O
                         net (fo=1, routed)           0.000     1.704    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[14]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.921     1.287    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X67Y122        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[14]/C

Slack:                    inf
  Source:                 signal_reg_1
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.389ns (21.734%)  route 1.400ns (78.266%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  signal_reg_1 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  signal_reg_1_IBUF_inst/O
                         net (fo=2, routed)           1.231     1.463    design_1_i/Register_Interlocks/Latch_v3_1/signal_reg
    SLICE_X66Y117        LUT2 (Prop_lut2_I1_O)        0.046     1.509 r  design_1_i/Register_Interlocks/Latch_v3_1/Qn_INST_0/O
                         net (fo=1, routed)           0.170     1.678    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[3]
    SLICE_X63Y116        LUT5 (Prop_lut5_I1_O)        0.111     1.789 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[3]_i_1_n_0
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.927     1.293    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[3]/C

Slack:                    inf
  Source:                 signal_reg_4
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.468ns (25.970%)  route 1.334ns (74.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  signal_reg_4 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_4
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  signal_reg_4_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.576    design_1_i/Register_Interlocks/Latch_v3_6/signal_reg
    SLICE_X66Y123        LUT2 (Prop_lut2_I1_O)        0.049     1.625 r  design_1_i/Register_Interlocks/Latch_v3_6/Qn_INST_0/O
                         net (fo=1, routed)           0.057     1.683    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[13]
    SLICE_X66Y123        LUT5 (Prop_lut5_I1_O)        0.119     1.802 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[13]_i_1/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[13]_i_1_n_0
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.919     1.285    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[13]/C

Slack:                    inf
  Source:                 signal_reg_3
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.429ns (23.805%)  route 1.374ns (76.195%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  signal_reg_3 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_3
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  signal_reg_3_IBUF_inst/O
                         net (fo=2, routed)           1.287     1.563    design_1_i/Register_Interlocks/Latch_v3_7/signal_reg
    SLICE_X67Y122        LUT2 (Prop_lut2_I1_O)        0.044     1.607 r  design_1_i/Register_Interlocks/Latch_v3_7/Qn_INST_0/O
                         net (fo=1, routed)           0.086     1.693    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[15]
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.110     1.803 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[15]_i_1/O
                         net (fo=1, routed)           0.000     1.803    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[15]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.921     1.287    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X67Y122        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[15]/C

Slack:                    inf
  Source:                 signal_reg_1
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.322ns (17.768%)  route 1.490ns (82.232%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  signal_reg_1 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  signal_reg_1_IBUF_inst/O
                         net (fo=2, routed)           1.231     1.463    design_1_i/Register_Interlocks/Latch_v3_1/signal_reg
    SLICE_X66Y117        LUT2 (Prop_lut2_I0_O)        0.045     1.508 r  design_1_i/Register_Interlocks/Latch_v3_1/Q_INST_0/O
                         net (fo=1, routed)           0.259     1.767    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[2]
    SLICE_X63Y116        LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[2]_i_1_n_0
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.927     1.293    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[2]/C

Slack:                    inf
  Source:                 signal_reg_4
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.390ns (20.627%)  route 1.500ns (79.373%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  signal_reg_4 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_4
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  signal_reg_4_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.576    design_1_i/Register_Interlocks/Latch_v3_6/signal_reg
    SLICE_X66Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.621 r  design_1_i/Register_Interlocks/Latch_v3_6/Q_INST_0/O
                         net (fo=1, routed)           0.224     1.845    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[12]
    SLICE_X66Y123        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[12]_i_1/O
                         net (fo=1, routed)           0.000     1.890    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[12]_i_1_n_0
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.919     1.285    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y123        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[12]/C

Slack:                    inf
  Source:                 signal_reg_2
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.371ns (19.517%)  route 1.528ns (80.483%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  signal_reg_2 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  signal_reg_2_IBUF_inst/O
                         net (fo=2, routed)           1.266     1.547    design_1_i/Register_Interlocks/Latch_v3_2/signal_reg
    SLICE_X67Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.592 r  design_1_i/Register_Interlocks/Latch_v3_2/Q_INST_0/O
                         net (fo=1, routed)           0.262     1.854    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[4]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.899 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[4]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.929     1.295    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[4]/C

Slack:                    inf
  Source:                 signal_reg_2
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.436ns (22.833%)  route 1.472ns (77.167%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  signal_reg_2 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  signal_reg_2_IBUF_inst/O
                         net (fo=2, routed)           1.266     1.547    design_1_i/Register_Interlocks/Latch_v3_2/signal_reg
    SLICE_X67Y115        LUT2 (Prop_lut2_I1_O)        0.043     1.590 r  design_1_i/Register_Interlocks/Latch_v3_2/Qn_INST_0/O
                         net (fo=1, routed)           0.206     1.796    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[5]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.112     1.908 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[5]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.929     1.295    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[5]/C

Slack:                    inf
  Source:                 signal_reg_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.384ns (20.014%)  route 1.536ns (79.986%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  signal_reg_0 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  signal_reg_0_IBUF_inst/O
                         net (fo=2, routed)           1.438     1.670    design_1_i/Register_Interlocks/Latch_v3_0/signal_reg
    SLICE_X67Y115        LUT2 (Prop_lut2_I1_O)        0.046     1.716 r  design_1_i/Register_Interlocks/Latch_v3_0/Qn_INST_0/O
                         net (fo=1, routed)           0.098     1.814    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[1]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.107     1.921 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[1]_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.929     1.295    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X65Y114        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[1]/C

Slack:                    inf
  Source:                 signal_reg_0
                            (input port)
  Destination:            design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.321ns (15.802%)  route 1.713ns (84.198%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  signal_reg_0 (IN)
                         net (fo=0)                   0.000     0.000    signal_reg_0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  signal_reg_0_IBUF_inst/O
                         net (fo=2, routed)           1.438     1.670    design_1_i/Register_Interlocks/Latch_v3_0/signal_reg
    SLICE_X67Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.715 r  design_1_i/Register_Interlocks/Latch_v3_0/Q_INST_0/O
                         net (fo=1, routed)           0.274     1.989    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/input_interlocks[0]
    SLICE_X66Y115        LUT5 (Prop_lut5_I1_O)        0.045     2.034 r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks[0]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6879, routed)        0.928     1.294    design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X66Y115        FDRE                                         r  design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/interlocks_reg[0]/C





