/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module stuvw_flat(CLK, TMODE, RESET_D1_R_N, DISABLEC, CFG_DWDISW, EXT_DWREQRAM_R, DW_GNTRAM_R, DATAIN_0, DATAIN_1, DATAIN_2, DATAIN_3, DATAIN_4, DATAIN_5, DATAIN_6, DATAIN_7, DATAIN_8, DATAIN_9, DATAIN_10, DATAIN_11, DATAIN_12, DATAIN_13
, DATAIN_14, DATAIN_15, DATAIN_16, DATAIN_17, DATAIN_18, DATAIN_19, DATAIN_20, DATAIN_21, DATAIN_22, DATAIN_23, DATAIN_24, DATAIN_25, DATAIN_26, DATAIN_27, DATAIN_28, DATAIN_29, DATAIN_30, DATAIN_31, DW_DATAOUT_0, DW_DATAOUT_1, DW_DATAOUT_2
, DW_DATAOUT_3, DW_DATAOUT_4, DW_DATAOUT_5, DW_DATAOUT_6, DW_DATAOUT_7, DW_DATAOUT_8, DW_DATAOUT_9, DW_DATAOUT_10, DW_DATAOUT_11, DW_DATAOUT_12, DW_DATAOUT_13, DW_DATAOUT_14, DW_DATAOUT_15, DW_DATAOUT_16, DW_DATAOUT_17, DW_DATAOUT_18, DW_DATAOUT_19, DW_DATAOUT_20, DW_DATAOUT_21, DW_DATAOUT_22, DW_DATAOUT_23
, DW_DATAOUT_24, DW_DATAOUT_25, DW_DATAOUT_26, DW_DATAOUT_27, DW_DATAOUT_28, DW_DATAOUT_29, DW_DATAOUT_30, DW_DATAOUT_31, DW_DATAOE, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9, NEXTADDR_10, NEXTADDR_11
, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30, NEXTADDR_31, NEXTRDOP
, NEXTWROP, NEXTBE_0, NEXTBE_1, NEXTBE_2, NEXTBE_3, NEXTSX, DW_VAL, EXCP, DW_ACK, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11
, X_HALT_R_12, X_HALT_R_13, DC_RPQUIETIFNBA, DC_RPQUIETIFB, DC_RPALGNIFNBNA, DC_RPALGNIFB, DW_HALT_W_R_0, DW_HALT_W_R_1, DW_HALT_W_R_2, DW_DATAINDEX_2, DW_DATAINDEX_3, DW_DATAINDEX_4, DW_DATAINDEX_5, DW_DATAINDEX_6, DW_DATAINDEX_7, DW_DATAINDEX_8, DW_DATAINDEX_9, DW_DATAINDEX_10, DW_DATAINDEX_11, DW_DATAINDEX_12, DW_DATAINDEX_13
, DW_DATAINDEX_14, DW_DATAINDEX_15, DWR_DATARD_0, DWR_DATARD_1, DWR_DATARD_2, DWR_DATARD_3, DWR_DATARD_4, DWR_DATARD_5, DWR_DATARD_6, DWR_DATARD_7, DWR_DATARD_8, DWR_DATARD_9, DWR_DATARD_10, DWR_DATARD_11, DWR_DATARD_12, DWR_DATARD_13, DWR_DATARD_14, DWR_DATARD_15, DWR_DATARD_16, DWR_DATARD_17, DWR_DATARD_18
, DWR_DATARD_19, DWR_DATARD_20, DWR_DATARD_21, DWR_DATARD_22, DWR_DATARD_23, DWR_DATARD_24, DWR_DATARD_25, DWR_DATARD_26, DWR_DATARD_27, DWR_DATARD_28, DWR_DATARD_29, DWR_DATARD_30, DWR_DATARD_31, DW_DATAWR_0, DW_DATAWR_1, DW_DATAWR_2, DW_DATAWR_3, DW_DATAWR_4, DW_DATAWR_5, DW_DATAWR_6, DW_DATAWR_7
, DW_DATAWR_8, DW_DATAWR_9, DW_DATAWR_10, DW_DATAWR_11, DW_DATAWR_12, DW_DATAWR_13, DW_DATAWR_14, DW_DATAWR_15, DW_DATAWR_16, DW_DATAWR_17, DW_DATAWR_18, DW_DATAWR_19, DW_DATAWR_20, DW_DATAWR_21, DW_DATAWR_22, DW_DATAWR_23, DW_DATAWR_24, DW_DATAWR_25, DW_DATAWR_26, DW_DATAWR_27, DW_DATAWR_28
, DW_DATAWR_29, DW_DATAWR_30, DW_DATAWR_31, DW_DATAWE, DW_DATAWEN, DW_DATARE, DW_DATAREN, DW_DATACS, DW_DATACSN, CONFIGBASE_10, CONFIGBASE_11, CONFIGBASE_12, CONFIGBASE_13, CONFIGBASE_14, CONFIGBASE_15, CONFIGBASE_16, CONFIGBASE_17, CONFIGBASE_18, CONFIGBASE_19, CONFIGBASE_20, CONFIGBASE_21
, CONFIGBASE_22, CONFIGBASE_23, CONFIGBASE_24, CONFIGBASE_25, CONFIGBASE_26, CONFIGBASE_27, CONFIGBASE_28, CONFIGBASE_29, CONFIGBASE_30, CONFIGBASE_31, CONFIGTOP_4, CONFIGTOP_5, CONFIGTOP_6, CONFIGTOP_7, CONFIGTOP_8, CONFIGTOP_9, CONFIGTOP_10, CONFIGTOP_11, CONFIGTOP_12, CONFIGTOP_13, CONFIGTOP_14
, CONFIGTOP_15);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input DISABLEC;
  wire DISABLEC;
  input CFG_DWDISW;
  wire CFG_DWDISW;
  input EXT_DWREQRAM_R;
  wire EXT_DWREQRAM_R;
  output DW_GNTRAM_R;
  reg DW_GNTRAM_R;
  input DATAIN_0;
  wire DATAIN_0;
  input DATAIN_1;
  wire DATAIN_1;
  input DATAIN_2;
  wire DATAIN_2;
  input DATAIN_3;
  wire DATAIN_3;
  input DATAIN_4;
  wire DATAIN_4;
  input DATAIN_5;
  wire DATAIN_5;
  input DATAIN_6;
  wire DATAIN_6;
  input DATAIN_7;
  wire DATAIN_7;
  input DATAIN_8;
  wire DATAIN_8;
  input DATAIN_9;
  wire DATAIN_9;
  input DATAIN_10;
  wire DATAIN_10;
  input DATAIN_11;
  wire DATAIN_11;
  input DATAIN_12;
  wire DATAIN_12;
  input DATAIN_13;
  wire DATAIN_13;
  input DATAIN_14;
  wire DATAIN_14;
  input DATAIN_15;
  wire DATAIN_15;
  input DATAIN_16;
  wire DATAIN_16;
  input DATAIN_17;
  wire DATAIN_17;
  input DATAIN_18;
  wire DATAIN_18;
  input DATAIN_19;
  wire DATAIN_19;
  input DATAIN_20;
  wire DATAIN_20;
  input DATAIN_21;
  wire DATAIN_21;
  input DATAIN_22;
  wire DATAIN_22;
  input DATAIN_23;
  wire DATAIN_23;
  input DATAIN_24;
  wire DATAIN_24;
  input DATAIN_25;
  wire DATAIN_25;
  input DATAIN_26;
  wire DATAIN_26;
  input DATAIN_27;
  wire DATAIN_27;
  input DATAIN_28;
  wire DATAIN_28;
  input DATAIN_29;
  wire DATAIN_29;
  input DATAIN_30;
  wire DATAIN_30;
  input DATAIN_31;
  wire DATAIN_31;
  output DW_DATAOUT_0;
  wire DW_DATAOUT_0;
  output DW_DATAOUT_1;
  wire DW_DATAOUT_1;
  output DW_DATAOUT_2;
  wire DW_DATAOUT_2;
  output DW_DATAOUT_3;
  wire DW_DATAOUT_3;
  output DW_DATAOUT_4;
  wire DW_DATAOUT_4;
  output DW_DATAOUT_5;
  wire DW_DATAOUT_5;
  output DW_DATAOUT_6;
  wire DW_DATAOUT_6;
  output DW_DATAOUT_7;
  wire DW_DATAOUT_7;
  output DW_DATAOUT_8;
  wire DW_DATAOUT_8;
  output DW_DATAOUT_9;
  wire DW_DATAOUT_9;
  output DW_DATAOUT_10;
  wire DW_DATAOUT_10;
  output DW_DATAOUT_11;
  wire DW_DATAOUT_11;
  output DW_DATAOUT_12;
  wire DW_DATAOUT_12;
  output DW_DATAOUT_13;
  wire DW_DATAOUT_13;
  output DW_DATAOUT_14;
  wire DW_DATAOUT_14;
  output DW_DATAOUT_15;
  wire DW_DATAOUT_15;
  output DW_DATAOUT_16;
  wire DW_DATAOUT_16;
  output DW_DATAOUT_17;
  wire DW_DATAOUT_17;
  output DW_DATAOUT_18;
  wire DW_DATAOUT_18;
  output DW_DATAOUT_19;
  wire DW_DATAOUT_19;
  output DW_DATAOUT_20;
  wire DW_DATAOUT_20;
  output DW_DATAOUT_21;
  wire DW_DATAOUT_21;
  output DW_DATAOUT_22;
  wire DW_DATAOUT_22;
  output DW_DATAOUT_23;
  wire DW_DATAOUT_23;
  output DW_DATAOUT_24;
  wire DW_DATAOUT_24;
  output DW_DATAOUT_25;
  wire DW_DATAOUT_25;
  output DW_DATAOUT_26;
  wire DW_DATAOUT_26;
  output DW_DATAOUT_27;
  wire DW_DATAOUT_27;
  output DW_DATAOUT_28;
  wire DW_DATAOUT_28;
  output DW_DATAOUT_29;
  wire DW_DATAOUT_29;
  output DW_DATAOUT_30;
  wire DW_DATAOUT_30;
  output DW_DATAOUT_31;
  wire DW_DATAOUT_31;
  output DW_DATAOE;
  wire DW_DATAOE;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input NEXTRDOP;
  wire NEXTRDOP;
  input NEXTWROP;
  wire NEXTWROP;
  input NEXTBE_0;
  wire NEXTBE_0;
  input NEXTBE_1;
  wire NEXTBE_1;
  input NEXTBE_2;
  wire NEXTBE_2;
  input NEXTBE_3;
  wire NEXTBE_3;
  input NEXTSX;
  wire NEXTSX;
  output DW_VAL;
  wire DW_VAL;
  input EXCP;
  wire EXCP;
  output DW_ACK;
  wire DW_ACK;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input DC_RPQUIETIFNBA;
  wire DC_RPQUIETIFNBA;
  input DC_RPQUIETIFB;
  wire DC_RPQUIETIFB;
  input DC_RPALGNIFNBNA;
  wire DC_RPALGNIFNBNA;
  input DC_RPALGNIFB;
  wire DC_RPALGNIFB;
  output DW_HALT_W_R_0;
  wire DW_HALT_W_R_0;
  output DW_HALT_W_R_1;
  wire DW_HALT_W_R_1;
  output DW_HALT_W_R_2;
  wire DW_HALT_W_R_2;
  output DW_DATAINDEX_2;
  wire DW_DATAINDEX_2;
  output DW_DATAINDEX_3;
  wire DW_DATAINDEX_3;
  output DW_DATAINDEX_4;
  wire DW_DATAINDEX_4;
  output DW_DATAINDEX_5;
  wire DW_DATAINDEX_5;
  output DW_DATAINDEX_6;
  wire DW_DATAINDEX_6;
  output DW_DATAINDEX_7;
  wire DW_DATAINDEX_7;
  output DW_DATAINDEX_8;
  wire DW_DATAINDEX_8;
  output DW_DATAINDEX_9;
  wire DW_DATAINDEX_9;
  output DW_DATAINDEX_10;
  wire DW_DATAINDEX_10;
  output DW_DATAINDEX_11;
  wire DW_DATAINDEX_11;
  output DW_DATAINDEX_12;
  wire DW_DATAINDEX_12;
  output DW_DATAINDEX_13;
  wire DW_DATAINDEX_13;
  output DW_DATAINDEX_14;
  wire DW_DATAINDEX_14;
  output DW_DATAINDEX_15;
  wire DW_DATAINDEX_15;
  input DWR_DATARD_0;
  wire DWR_DATARD_0;
  input DWR_DATARD_1;
  wire DWR_DATARD_1;
  input DWR_DATARD_2;
  wire DWR_DATARD_2;
  input DWR_DATARD_3;
  wire DWR_DATARD_3;
  input DWR_DATARD_4;
  wire DWR_DATARD_4;
  input DWR_DATARD_5;
  wire DWR_DATARD_5;
  input DWR_DATARD_6;
  wire DWR_DATARD_6;
  input DWR_DATARD_7;
  wire DWR_DATARD_7;
  input DWR_DATARD_8;
  wire DWR_DATARD_8;
  input DWR_DATARD_9;
  wire DWR_DATARD_9;
  input DWR_DATARD_10;
  wire DWR_DATARD_10;
  input DWR_DATARD_11;
  wire DWR_DATARD_11;
  input DWR_DATARD_12;
  wire DWR_DATARD_12;
  input DWR_DATARD_13;
  wire DWR_DATARD_13;
  input DWR_DATARD_14;
  wire DWR_DATARD_14;
  input DWR_DATARD_15;
  wire DWR_DATARD_15;
  input DWR_DATARD_16;
  wire DWR_DATARD_16;
  input DWR_DATARD_17;
  wire DWR_DATARD_17;
  input DWR_DATARD_18;
  wire DWR_DATARD_18;
  input DWR_DATARD_19;
  wire DWR_DATARD_19;
  input DWR_DATARD_20;
  wire DWR_DATARD_20;
  input DWR_DATARD_21;
  wire DWR_DATARD_21;
  input DWR_DATARD_22;
  wire DWR_DATARD_22;
  input DWR_DATARD_23;
  wire DWR_DATARD_23;
  input DWR_DATARD_24;
  wire DWR_DATARD_24;
  input DWR_DATARD_25;
  wire DWR_DATARD_25;
  input DWR_DATARD_26;
  wire DWR_DATARD_26;
  input DWR_DATARD_27;
  wire DWR_DATARD_27;
  input DWR_DATARD_28;
  wire DWR_DATARD_28;
  input DWR_DATARD_29;
  wire DWR_DATARD_29;
  input DWR_DATARD_30;
  wire DWR_DATARD_30;
  input DWR_DATARD_31;
  wire DWR_DATARD_31;
  output DW_DATAWR_0;
  wire DW_DATAWR_0;
  output DW_DATAWR_1;
  wire DW_DATAWR_1;
  output DW_DATAWR_2;
  wire DW_DATAWR_2;
  output DW_DATAWR_3;
  wire DW_DATAWR_3;
  output DW_DATAWR_4;
  wire DW_DATAWR_4;
  output DW_DATAWR_5;
  wire DW_DATAWR_5;
  output DW_DATAWR_6;
  wire DW_DATAWR_6;
  output DW_DATAWR_7;
  wire DW_DATAWR_7;
  output DW_DATAWR_8;
  wire DW_DATAWR_8;
  output DW_DATAWR_9;
  wire DW_DATAWR_9;
  output DW_DATAWR_10;
  wire DW_DATAWR_10;
  output DW_DATAWR_11;
  wire DW_DATAWR_11;
  output DW_DATAWR_12;
  wire DW_DATAWR_12;
  output DW_DATAWR_13;
  wire DW_DATAWR_13;
  output DW_DATAWR_14;
  wire DW_DATAWR_14;
  output DW_DATAWR_15;
  wire DW_DATAWR_15;
  output DW_DATAWR_16;
  wire DW_DATAWR_16;
  output DW_DATAWR_17;
  wire DW_DATAWR_17;
  output DW_DATAWR_18;
  wire DW_DATAWR_18;
  output DW_DATAWR_19;
  wire DW_DATAWR_19;
  output DW_DATAWR_20;
  wire DW_DATAWR_20;
  output DW_DATAWR_21;
  wire DW_DATAWR_21;
  output DW_DATAWR_22;
  wire DW_DATAWR_22;
  output DW_DATAWR_23;
  wire DW_DATAWR_23;
  output DW_DATAWR_24;
  wire DW_DATAWR_24;
  output DW_DATAWR_25;
  wire DW_DATAWR_25;
  output DW_DATAWR_26;
  wire DW_DATAWR_26;
  output DW_DATAWR_27;
  wire DW_DATAWR_27;
  output DW_DATAWR_28;
  wire DW_DATAWR_28;
  output DW_DATAWR_29;
  wire DW_DATAWR_29;
  output DW_DATAWR_30;
  wire DW_DATAWR_30;
  output DW_DATAWR_31;
  wire DW_DATAWR_31;
  output DW_DATAWE;
  wire DW_DATAWE;
  output DW_DATAWEN;
  wire DW_DATAWEN;
  output DW_DATARE;
  wire DW_DATARE;
  output DW_DATAREN;
  wire DW_DATAREN;
  output DW_DATACS;
  wire DW_DATACS;
  output DW_DATACSN;
  wire DW_DATACSN;
  input CONFIGBASE_10;
  wire CONFIGBASE_10;
  input CONFIGBASE_11;
  wire CONFIGBASE_11;
  input CONFIGBASE_12;
  wire CONFIGBASE_12;
  input CONFIGBASE_13;
  wire CONFIGBASE_13;
  input CONFIGBASE_14;
  wire CONFIGBASE_14;
  input CONFIGBASE_15;
  wire CONFIGBASE_15;
  input CONFIGBASE_16;
  wire CONFIGBASE_16;
  input CONFIGBASE_17;
  wire CONFIGBASE_17;
  input CONFIGBASE_18;
  wire CONFIGBASE_18;
  input CONFIGBASE_19;
  wire CONFIGBASE_19;
  input CONFIGBASE_20;
  wire CONFIGBASE_20;
  input CONFIGBASE_21;
  wire CONFIGBASE_21;
  input CONFIGBASE_22;
  wire CONFIGBASE_22;
  input CONFIGBASE_23;
  wire CONFIGBASE_23;
  input CONFIGBASE_24;
  wire CONFIGBASE_24;
  input CONFIGBASE_25;
  wire CONFIGBASE_25;
  input CONFIGBASE_26;
  wire CONFIGBASE_26;
  input CONFIGBASE_27;
  wire CONFIGBASE_27;
  input CONFIGBASE_28;
  wire CONFIGBASE_28;
  input CONFIGBASE_29;
  wire CONFIGBASE_29;
  input CONFIGBASE_30;
  wire CONFIGBASE_30;
  input CONFIGBASE_31;
  wire CONFIGBASE_31;
  input CONFIGTOP_4;
  wire CONFIGTOP_4;
  input CONFIGTOP_5;
  wire CONFIGTOP_5;
  input CONFIGTOP_6;
  wire CONFIGTOP_6;
  input CONFIGTOP_7;
  wire CONFIGTOP_7;
  input CONFIGTOP_8;
  wire CONFIGTOP_8;
  input CONFIGTOP_9;
  wire CONFIGTOP_9;
  input CONFIGTOP_10;
  wire CONFIGTOP_10;
  input CONFIGTOP_11;
  wire CONFIGTOP_11;
  input CONFIGTOP_12;
  wire CONFIGTOP_12;
  input CONFIGTOP_13;
  wire CONFIGTOP_13;
  input CONFIGTOP_14;
  wire CONFIGTOP_14;
  input CONFIGTOP_15;
  wire CONFIGTOP_15;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire BE_P_0;
  wire BE_P_1;
  wire BE_P_2;
  wire BE_P_3;
  wire BE_R_0;
  wire BE_R_1;
  wire BE_R_2;
  wire BE_R_3;
  wire BusyRAW_P;
  reg BusyRAW_R;
  wire BusyState_P;
  wire \COMPARE.ADDR_0 ;
  wire \COMPARE.ADDR_1 ;
  wire \COMPARE.ADDR_10 ;
  wire \COMPARE.ADDR_11 ;
  wire \COMPARE.ADDR_12 ;
  wire \COMPARE.ADDR_13 ;
  wire \COMPARE.ADDR_14 ;
  wire \COMPARE.ADDR_15 ;
  wire \COMPARE.ADDR_16 ;
  wire \COMPARE.ADDR_17 ;
  wire \COMPARE.ADDR_18 ;
  wire \COMPARE.ADDR_19 ;
  wire \COMPARE.ADDR_2 ;
  wire \COMPARE.ADDR_20 ;
  wire \COMPARE.ADDR_21 ;
  wire \COMPARE.ADDR_22 ;
  wire \COMPARE.ADDR_23 ;
  wire \COMPARE.ADDR_24 ;
  wire \COMPARE.ADDR_25 ;
  wire \COMPARE.ADDR_26 ;
  wire \COMPARE.ADDR_27 ;
  wire \COMPARE.ADDR_28 ;
  wire \COMPARE.ADDR_29 ;
  wire \COMPARE.ADDR_3 ;
  wire \COMPARE.ADDR_30 ;
  wire \COMPARE.ADDR_31 ;
  wire \COMPARE.ADDR_4 ;
  wire \COMPARE.ADDR_5 ;
  wire \COMPARE.ADDR_6 ;
  wire \COMPARE.ADDR_7 ;
  wire \COMPARE.ADDR_8 ;
  wire \COMPARE.ADDR_9 ;
  wire \COMPARE.BASE_10 ;
  wire \COMPARE.BASE_11 ;
  wire \COMPARE.BASE_12 ;
  wire \COMPARE.BASE_13 ;
  wire \COMPARE.BASE_14 ;
  wire \COMPARE.BASE_15 ;
  wire \COMPARE.BASE_16 ;
  wire \COMPARE.BASE_17 ;
  wire \COMPARE.BASE_18 ;
  wire \COMPARE.BASE_19 ;
  wire \COMPARE.BASE_20 ;
  wire \COMPARE.BASE_21 ;
  wire \COMPARE.BASE_22 ;
  wire \COMPARE.BASE_23 ;
  wire \COMPARE.BASE_24 ;
  wire \COMPARE.BASE_25 ;
  wire \COMPARE.BASE_26 ;
  wire \COMPARE.BASE_27 ;
  wire \COMPARE.BASE_28 ;
  wire \COMPARE.BASE_29 ;
  wire \COMPARE.BASE_30 ;
  wire \COMPARE.BASE_31 ;
  wire \COMPARE.BaseRangeCompare ;
  wire \COMPARE.CMP ;
  wire \COMPARE.TOP_10 ;
  wire \COMPARE.TOP_11 ;
  wire \COMPARE.TOP_12 ;
  wire \COMPARE.TOP_13 ;
  wire \COMPARE.TOP_14 ;
  wire \COMPARE.TOP_15 ;
  wire \COMPARE.TOP_4 ;
  wire \COMPARE.TOP_5 ;
  wire \COMPARE.TOP_6 ;
  wire \COMPARE.TOP_7 ;
  wire \COMPARE.TOP_8 ;
  wire \COMPARE.TOP_9 ;
  wire CST_P_0;
  wire CST_P_1;
  wire CST_P_2;
  wire CST_P_3;
  wire CST_P_4;
  wire CST_P_5;
  wire CST_P_6;
  wire CST_P_7;
  wire CST_R_0;
  wire CST_R_1;
  wire CST_R_2;
  wire CST_R_3;
  wire CST_R_4;
  wire CST_R_5;
  wire CST_R_6;
  wire CST_R_7;
  wire DW_GNTRAM_P;
  wire DW_HALT_W_P;
  wire DataRd_R_0;
  wire DataRd_R_1;
  wire DataRd_R_10;
  wire DataRd_R_11;
  wire DataRd_R_12;
  wire DataRd_R_13;
  wire DataRd_R_14;
  wire DataRd_R_15;
  wire DataRd_R_16;
  wire DataRd_R_17;
  wire DataRd_R_18;
  wire DataRd_R_19;
  wire DataRd_R_2;
  wire DataRd_R_20;
  wire DataRd_R_21;
  wire DataRd_R_22;
  wire DataRd_R_23;
  wire DataRd_R_24;
  wire DataRd_R_25;
  wire DataRd_R_26;
  wire DataRd_R_27;
  wire DataRd_R_28;
  wire DataRd_R_29;
  wire DataRd_R_3;
  wire DataRd_R_30;
  wire DataRd_R_31;
  wire DataRd_R_4;
  wire DataRd_R_5;
  wire DataRd_R_6;
  wire DataRd_R_7;
  wire DataRd_R_8;
  wire DataRd_R_9;
  wire HoldBE_R_0;
  wire HoldBE_R_1;
  wire HoldBE_R_2;
  wire HoldBE_R_3;
  reg HoldSX_R;
  wire \LMI_ALIGN1.BFILL ;
  wire \LMI_ALIGN1.BSHIFT ;
  wire \LMI_ALIGN1.DA0_0 ;
  wire \LMI_ALIGN1.DA0_1 ;
  wire \LMI_ALIGN1.DA0_2 ;
  wire \LMI_ALIGN1.DA0_3 ;
  wire \LMI_ALIGN1.DA0_4 ;
  wire \LMI_ALIGN1.DA0_5 ;
  wire \LMI_ALIGN1.DA0_6 ;
  wire \LMI_ALIGN1.DA0_7 ;
  wire \LMI_ALIGN1.DA1_0 ;
  wire \LMI_ALIGN1.DA1_1 ;
  wire \LMI_ALIGN1.DA1_2 ;
  wire \LMI_ALIGN1.DA1_3 ;
  wire \LMI_ALIGN1.DA1_4 ;
  wire \LMI_ALIGN1.DA1_5 ;
  wire \LMI_ALIGN1.DA1_6 ;
  wire \LMI_ALIGN1.DA1_7 ;
  wire \LMI_ALIGN1.DA2_0 ;
  wire \LMI_ALIGN1.DA2_1 ;
  wire \LMI_ALIGN1.DA2_2 ;
  wire \LMI_ALIGN1.DA2_3 ;
  wire \LMI_ALIGN1.DA2_4 ;
  wire \LMI_ALIGN1.DA2_5 ;
  wire \LMI_ALIGN1.DA2_6 ;
  wire \LMI_ALIGN1.DA2_7 ;
  wire \LMI_ALIGN1.DA3_0 ;
  wire \LMI_ALIGN1.DA3_1 ;
  wire \LMI_ALIGN1.DA3_2 ;
  wire \LMI_ALIGN1.DA3_3 ;
  wire \LMI_ALIGN1.DA3_4 ;
  wire \LMI_ALIGN1.DA3_5 ;
  wire \LMI_ALIGN1.DA3_6 ;
  wire \LMI_ALIGN1.DA3_7 ;
  wire \LMI_ALIGN1.DB0_0 ;
  wire \LMI_ALIGN1.DB0_1 ;
  wire \LMI_ALIGN1.DB0_2 ;
  wire \LMI_ALIGN1.DB0_3 ;
  wire \LMI_ALIGN1.DB0_4 ;
  wire \LMI_ALIGN1.DB0_5 ;
  wire \LMI_ALIGN1.DB0_6 ;
  wire \LMI_ALIGN1.DB0_7 ;
  wire \LMI_ALIGN1.DB1_0 ;
  wire \LMI_ALIGN1.DB1_1 ;
  wire \LMI_ALIGN1.DB1_2 ;
  wire \LMI_ALIGN1.DB1_3 ;
  wire \LMI_ALIGN1.DB1_4 ;
  wire \LMI_ALIGN1.DB1_5 ;
  wire \LMI_ALIGN1.DB1_6 ;
  wire \LMI_ALIGN1.DB1_7 ;
  wire \LMI_ALIGN1.HFILL ;
  wire \LMI_ALIGN1.HSHIFT ;
  wire \LMI_ALIGN1.SF1 ;
  wire \LMI_ALIGN1.SF2 ;
  wire \LMI_ALIGN1.SF3 ;
  wire \LMI_ALIGN1.SGN ;
  wire \LMI_ALIGN1.SGN_SEL_0 ;
  wire \LMI_ALIGN1.SGN_SEL_1 ;
  wire LogAddr_P_0;
  wire LogAddr_P_1;
  wire LogAddr_P_10;
  wire LogAddr_P_11;
  wire LogAddr_P_12;
  wire LogAddr_P_13;
  wire LogAddr_P_14;
  wire LogAddr_P_15;
  wire LogAddr_P_16;
  wire LogAddr_P_17;
  wire LogAddr_P_18;
  wire LogAddr_P_19;
  wire LogAddr_P_2;
  wire LogAddr_P_20;
  wire LogAddr_P_21;
  wire LogAddr_P_22;
  wire LogAddr_P_23;
  wire LogAddr_P_24;
  wire LogAddr_P_25;
  wire LogAddr_P_26;
  wire LogAddr_P_27;
  wire LogAddr_P_28;
  wire LogAddr_P_29;
  wire LogAddr_P_3;
  wire LogAddr_P_30;
  wire LogAddr_P_31;
  wire LogAddr_P_4;
  wire LogAddr_P_5;
  wire LogAddr_P_6;
  wire LogAddr_P_7;
  wire LogAddr_P_8;
  wire LogAddr_P_9;
  wire LogAddr_R_0;
  wire LogAddr_R_1;
  wire LogAddr_R_10;
  wire LogAddr_R_11;
  wire LogAddr_R_12;
  wire LogAddr_R_13;
  wire LogAddr_R_14;
  wire LogAddr_R_15;
  wire LogAddr_R_16;
  wire LogAddr_R_17;
  wire LogAddr_R_18;
  wire LogAddr_R_19;
  wire LogAddr_R_2;
  wire LogAddr_R_20;
  wire LogAddr_R_21;
  wire LogAddr_R_22;
  wire LogAddr_R_23;
  wire LogAddr_R_24;
  wire LogAddr_R_25;
  wire LogAddr_R_26;
  wire LogAddr_R_27;
  wire LogAddr_R_28;
  wire LogAddr_R_29;
  wire LogAddr_R_3;
  wire LogAddr_R_30;
  wire LogAddr_R_31;
  wire LogAddr_R_4;
  wire LogAddr_R_5;
  wire LogAddr_R_6;
  wire LogAddr_R_7;
  wire LogAddr_R_8;
  wire LogAddr_R_9;
  reg MyBusy_R;
  wire Partial_P;
  reg Partial_R;
  reg RDOP_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire RPALGNC;
  wire RPQUIETC;
  wire RamOn;
  wire RdOp_P;
  wire RdPartialReq_P;
  reg RdPartialReq_R;
  wire SX_P;
  reg SX_R;
  reg WROP_R;
  reg WasWrite_R;
  wire WrOp_P;
  wire WrPartialReq_P;
  wire ack;
  wire anyBusy;
  wire cacheReady;
  wire otherBusy;
  wire otherBusyDC;
  wire wrHit;
  wire wrOp;
  wire wrPartial;
  wire wrPartialHit;
  wire wrWord;
  wire wrWordHit;
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \COMPARE.ADDR_31 , \COMPARE.ADDR_30 , \COMPARE.ADDR_29  } = \$auto$proc_rom.cc:155:do_switch$5091 [{ LogAddr_R_31, LogAddr_R_30, LogAddr_R_29 }];
  assign _127_ = _269_ & WROP_R;
  assign wrOp = _127_ & _215_;
  assign _128_ = NEXTBE_3 & NEXTBE_1;
  assign WrPartialReq_P = NEXTWROP & _216_;
  assign _129_ = BE_R_3 & BE_R_1;
  assign wrPartial = wrOp & _217_;
  assign wrPartialHit = wrPartial & ack;
  assign _130_ = wrOp & BE_R_3;
  assign wrWord = _130_ & BE_R_1;
  assign wrWordHit = wrWord & ack;
  assign wrHit = wrOp & ack;
  assign _131_ = _218_ & _219_;
  assign _132_ = _131_ & wrWordHit;
  assign _133_ = _220_ & _221_;
  assign _134_ = _133_ & wrPartialHit;
  assign _135_ = _134_ & _222_;
  assign _136_ = CST_R_1 & _272_;
  assign _137_ = _136_ & _223_;
  assign _138_ = CST_R_2 & _224_;
  assign DW_DATACSN = _225_ & _226_;
  assign _139_ = _227_ & _228_;
  assign _140_ = _139_ & _229_;
  assign _141_ = _140_ & _230_;
  assign BusyState_P = _141_ & _231_;
  assign _142_ = RDOP_R & _232_;
  assign _143_ = WROP_R & _233_;
  assign _144_ = RdPartialReq_R & _234_;
  assign _145_ = NEXTRDOP & _235_;
  assign _146_ = NEXTWROP & _236_;
  assign _147_ = NEXTBE_3 & NEXTBE_1;
  assign _148_ = NEXTBE_3 & NEXTBE_1;
  assign _149_ = NEXTRDOP & _238_;
  assign _150_ = _149_ & _239_;
  assign DW_GNTRAM_P = EXT_DWREQRAM_R & CST_R_6;
  assign _151_ = _276_ & RDOP_R;
  assign _152_ = _151_ & \COMPARE.CMP ;
  assign _153_ = CST_R_1 & wrPartial;
  assign _154_ = _153_ & _240_;
  assign _155_ = CST_R_1 & wrPartial;
  assign _156_ = _155_ & _241_;
  assign _157_ = CST_R_1 & wrPartial;
  assign _158_ = _157_ & _242_;
  assign _159_ = CST_R_1 & wrPartial;
  assign _160_ = _159_ & _243_;
  assign _161_ = _280_ & _214_;
  assign DW_ACK = _161_ & \COMPARE.CMP ;
  assign _162_ = DW_ACK & _247_;
  assign ack = _162_ & _248_;
  assign _163_ = DC_RPQUIETIFB & otherBusyDC;
  assign _164_ = DC_RPQUIETIFNBA & DW_ACK;
  assign _165_ = _164_ & _249_;
  assign _166_ = _165_ & _250_;
  assign _167_ = DC_RPALGNIFB & otherBusyDC;
  assign _168_ = DC_RPALGNIFNBNA & _251_;
  assign _169_ = _168_ & _252_;
  assign _170_ = _169_ & _253_;
  assign _171_ = ack & WROP_R;
  assign _172_ = _171_ & _254_;
  assign _173_ = _255_ & _256_;
  assign _174_ = _173_ & _257_;
  assign _175_ = EXT_DWREQRAM_R & _258_;
  assign _176_ = _175_ & _259_;
  assign _177_ = _174_ & _260_;
  assign _178_ = ack & WROP_R;
  assign _179_ = _178_ & _261_;
  assign _180_ = EXT_DWREQRAM_R & _262_;
  assign _181_ = _180_ & _263_;
  assign _182_ = ack & WROP_R;
  assign _183_ = _182_ & _264_;
  assign _184_ = _183_ & _265_;
  assign _185_ = \COMPARE.BaseRangeCompare  & _186_;
  assign \COMPARE.CMP  = _185_ & _187_;
  assign _186_ = { \COMPARE.ADDR_31 , \COMPARE.ADDR_30 , \COMPARE.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16 } == { \COMPARE.BASE_31 , \COMPARE.BASE_30 , \COMPARE.BASE_29 , \COMPARE.BASE_28 , \COMPARE.BASE_27 , \COMPARE.BASE_26 , \COMPARE.BASE_25 , \COMPARE.BASE_24 , \COMPARE.BASE_23 , \COMPARE.BASE_22 , \COMPARE.BASE_21 , \COMPARE.BASE_20 , \COMPARE.BASE_19 , \COMPARE.BASE_18 , \COMPARE.BASE_17 , \COMPARE.BASE_16  };
  assign \COMPARE.BaseRangeCompare  = { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10 } >= { \COMPARE.BASE_15 , \COMPARE.BASE_14 , \COMPARE.BASE_13 , \COMPARE.BASE_12 , \COMPARE.BASE_11 , \COMPARE.BASE_10  };
  assign _187_ = { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 } <= { \COMPARE.TOP_15 , \COMPARE.TOP_14 , \COMPARE.TOP_13 , \COMPARE.TOP_12 , \COMPARE.TOP_11 , \COMPARE.TOP_10 , \COMPARE.TOP_9 , \COMPARE.TOP_8 , \COMPARE.TOP_7 , \COMPARE.TOP_6 , \COMPARE.TOP_5 , \COMPARE.TOP_4  };
  assign \LMI_ALIGN1.SF3  = \LMI_ALIGN1.SGN  & HoldSX_R;
  assign \LMI_ALIGN1.SF2  = \LMI_ALIGN1.SGN  & HoldSX_R;
  assign \LMI_ALIGN1.SF1  = \LMI_ALIGN1.SGN  & HoldSX_R;
  assign \LMI_ALIGN1.HSHIFT  = _188_ & _189_;
  assign \LMI_ALIGN1.BSHIFT  = _190_ & _191_;
  assign \LMI_ALIGN1.HFILL  = ! _196_;
  assign _188_ = ~ HoldBE_R_1;
  assign _189_ = ~ HoldBE_R_0;
  assign _190_ = ~ HoldBE_R_2;
  assign _191_ = ~ HoldBE_R_0;
  function [7:0] _399_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _399_ = b[7:0];
      2'b1?:
        _399_ = b[15:8];
      default:
        _399_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DB0_7 , \LMI_ALIGN1.DB0_6 , \LMI_ALIGN1.DB0_5 , \LMI_ALIGN1.DB0_4 , \LMI_ALIGN1.DB0_3 , \LMI_ALIGN1.DB0_2 , \LMI_ALIGN1.DB0_1 , \LMI_ALIGN1.DB0_0  } = _399_(8'hxx, { \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0 , \LMI_ALIGN1.DA0_7 , \LMI_ALIGN1.DA0_6 , \LMI_ALIGN1.DA0_5 , \LMI_ALIGN1.DA0_4 , \LMI_ALIGN1.DA0_3 , \LMI_ALIGN1.DA0_2 , \LMI_ALIGN1.DA0_1 , \LMI_ALIGN1.DA0_0  }, { \LMI_ALIGN1.BSHIFT , _192_ });
  assign _192_ = ~ \LMI_ALIGN1.BSHIFT ;
  function [7:0] _401_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _401_ = b[7:0];
      2'b1?:
        _401_ = b[15:8];
      default:
        _401_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DB1_7 , \LMI_ALIGN1.DB1_6 , \LMI_ALIGN1.DB1_5 , \LMI_ALIGN1.DB1_4 , \LMI_ALIGN1.DB1_3 , \LMI_ALIGN1.DB1_2 , \LMI_ALIGN1.DB1_1 , \LMI_ALIGN1.DB1_0  } = _401_(8'hxx, { \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0  }, { \LMI_ALIGN1.BFILL , _193_ });
  assign _193_ = ~ \LMI_ALIGN1.BFILL ;
  function [7:0] _403_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _403_ = b[7:0];
      2'b1?:
        _403_ = b[15:8];
      default:
        _403_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA0_7 , \LMI_ALIGN1.DA0_6 , \LMI_ALIGN1.DA0_5 , \LMI_ALIGN1.DA0_4 , \LMI_ALIGN1.DA0_3 , \LMI_ALIGN1.DA0_2 , \LMI_ALIGN1.DA0_1 , \LMI_ALIGN1.DA0_0  } = _403_(8'hxx, { DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16, DataRd_R_7, DataRd_R_6, DataRd_R_5, DataRd_R_4, DataRd_R_3, DataRd_R_2, DataRd_R_1, DataRd_R_0 }, { \LMI_ALIGN1.HSHIFT , _194_ });
  assign _194_ = ~ \LMI_ALIGN1.HSHIFT ;
  function [7:0] _405_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _405_ = b[7:0];
      2'b1?:
        _405_ = b[15:8];
      default:
        _405_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0  } = _405_(8'hxx, { DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24, DataRd_R_15, DataRd_R_14, DataRd_R_13, DataRd_R_12, DataRd_R_11, DataRd_R_10, DataRd_R_9, DataRd_R_8 }, { \LMI_ALIGN1.HSHIFT , _195_ });
  assign _195_ = ~ \LMI_ALIGN1.HSHIFT ;
  function [7:0] _407_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _407_ = b[7:0];
      2'b1?:
        _407_ = b[15:8];
      default:
        _407_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA2_7 , \LMI_ALIGN1.DA2_6 , \LMI_ALIGN1.DA2_5 , \LMI_ALIGN1.DA2_4 , \LMI_ALIGN1.DA2_3 , \LMI_ALIGN1.DA2_2 , \LMI_ALIGN1.DA2_1 , \LMI_ALIGN1.DA2_0  } = _407_(8'hxx, { \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16 }, { \LMI_ALIGN1.HFILL , _196_ });
  function [7:0] _408_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _408_ = b[7:0];
      2'b1?:
        _408_ = b[15:8];
      default:
        _408_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA3_7 , \LMI_ALIGN1.DA3_6 , \LMI_ALIGN1.DA3_5 , \LMI_ALIGN1.DA3_4 , \LMI_ALIGN1.DA3_3 , \LMI_ALIGN1.DA3_2 , \LMI_ALIGN1.DA3_1 , \LMI_ALIGN1.DA3_0  } = _408_(8'hxx, { \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24 }, { \LMI_ALIGN1.HFILL , _196_ });
  function [0:0] _409_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _409_ = b[0:0];
      4'b??1?:
        _409_ = b[1:1];
      4'b?1??:
        _409_ = b[2:2];
      4'b1???:
        _409_ = b[3:3];
      default:
        _409_ = a;
    endcase
  endfunction
  assign \LMI_ALIGN1.SGN  = _409_(1'hx, { DataRd_R_7, DataRd_R_15, DataRd_R_23, DataRd_R_31 }, { _200_, _199_, _198_, _197_ });
  assign _197_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h3;
  assign _198_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h2;
  assign _199_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h1;
  assign _200_ = ! { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  };
  function [1:0] _414_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _414_ = b[1:0];
      4'b??1?:
        _414_ = b[3:2];
      4'b?1??:
        _414_ = b[5:4];
      4'b1???:
        _414_ = b[7:6];
      default:
        _414_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } = _414_(2'hx, 8'h1b, { _203_, _202_, _201_, HoldBE_R_3 });
  assign _201_ = { HoldBE_R_3, HoldBE_R_2 } == 2'h1;
  assign _202_ = { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1 } == 3'h1;
  assign _203_ = ! { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1 };
  assign _196_ = & { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1, HoldBE_R_0 };
  assign \LMI_ALIGN1.BFILL  = ^ { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1, HoldBE_R_0 };
  assign _204_ = _211_ && DW_DATAWE;
  assign _205_ = _204_ && _212_;
  assign BusyRAW_P = _205_ && RamOn;
  assign _206_ = cacheReady && _244_;
  assign _207_ = _206_ && _245_;
  assign _208_ = CST_R_1 && RdPartialReq_R;
  assign _209_ = _208_ && ack;
  assign _210_ = _207_ && _246_;
  assign _211_ = RdOp_P || WrPartialReq_P;
  assign _212_ = CST_P_1 || CST_P_2;
  assign _213_ = CST_R_1 || CST_R_2;
  assign _214_ = RDOP_R || WROP_R;
  assign RamOn = ~ DISABLEC;
  assign _215_ = ~ otherBusy;
  assign _216_ = ~ _128_;
  assign _217_ = ~ _129_;
  assign _218_ = ~ EXCP;
  assign _219_ = ~ CFG_DWDISW;
  assign _220_ = ~ EXCP;
  assign _221_ = ~ CFG_DWDISW;
  assign _222_ = ~ WasWrite_R;
  assign DW_DATAWEN = ~ DW_DATAWE;
  assign _223_ = ~ DW_DATAWE;
  assign _224_ = ~ DW_DATAWE;
  assign DW_DATAREN = ~ DW_DATARE;
  assign _225_ = ~ DW_DATARE;
  assign _226_ = ~ DW_DATAWE;
  assign _227_ = ~ CST_P_1;
  assign _228_ = ~ CST_P_2;
  assign _229_ = ~ CST_P_3;
  assign _230_ = ~ CST_P_4;
  assign _231_ = ~ CST_P_5;
  assign _232_ = ~ EXCP;
  assign _233_ = ~ EXCP;
  assign _234_ = ~ EXCP;
  assign _235_ = ~ EXCP;
  assign _236_ = ~ EXCP;
  assign _237_ = ~ _147_;
  assign _238_ = ~ _148_;
  assign _239_ = ~ EXCP;
  assign _240_ = ~ BE_R_3;
  assign _241_ = ~ BE_R_2;
  assign _242_ = ~ BE_R_1;
  assign _243_ = ~ BE_R_0;
  assign _244_ = ~ wrHit;
  assign _245_ = ~ anyBusy;
  assign _246_ = ~ _209_;
  assign _247_ = ~ otherBusy;
  assign _248_ = ~ EXCP;
  assign _249_ = ~ otherBusyDC;
  assign _250_ = ~ EXCP;
  assign _251_ = ~ DW_ACK;
  assign _252_ = ~ otherBusyDC;
  assign _253_ = ~ EXCP;
  assign _254_ = ~ EXCP;
  assign _255_ = ~ _172_;
  assign _256_ = ~ RPQUIETC;
  assign _257_ = ~ RPALGNC;
  assign _258_ = ~ RDOP_R;
  assign _259_ = ~ WROP_R;
  assign _260_ = ~ _176_;
  assign _261_ = ~ EXCP;
  assign _262_ = ~ RDOP_R;
  assign _263_ = ~ WROP_R;
  assign _264_ = ~ Partial_R;
  assign _265_ = ~ EXCP;
  assign _266_ = ~ ack;
  assign _267_ = ~ otherBusy;
  assign _268_ = ~ EXT_DWREQRAM_R;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign anyBusy = otherBusy | MyBusy_R;
  assign _269_ = CST_R_1 | CST_R_2;
  assign DW_DATAWE = _132_ | _135_;
  assign _270_ = NEXTRDOP | NEXTWROP;
  assign _271_ = _270_ | RDOP_R;
  assign _272_ = _271_ | WROP_R;
  assign _273_ = _137_ | _138_;
  assign _274_ = _273_ | CST_R_4;
  assign _275_ = _274_ | CST_R_5;
  assign DW_DATARE = _275_ | CST_R_7;
  assign DW_DATACS = DW_DATARE | DW_DATAWE;
  assign DW_HALT_W_P = BusyState_P | BusyRAW_P;
  assign _276_ = CST_R_1 | CST_R_2;
  assign _277_ = _152_ | BusyRAW_R;
  assign DW_DATAOE = _277_ | CST_R_4;
  assign _278_ = CST_R_1 | CST_R_2;
  assign _279_ = _278_ | CST_R_4;
  assign cacheReady = _279_ | CST_R_5;
  assign _280_ = CST_R_1 | CST_R_2;
  assign RPQUIETC = _163_ | _166_;
  assign RPALGNC = _167_ | _170_;
  assign _281_ = _266_ | RDOP_R;
  assign _282_ = _281_ | Partial_R;
  assign _283_ = _282_ | EXCP;
  reg [7:0] _514_;
  always @(posedge CLK)
    _514_ <= { _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_ };
  assign { CST_R_7, CST_R_6, CST_R_5, CST_R_4, CST_R_3, CST_R_2, CST_R_1, CST_R_0 } = _514_;
  reg [3:0] _515_;
  always @(posedge CLK)
    _515_ <= { _086_, _085_, _084_, _083_ };
  assign { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1, HoldBE_R_0 } = _515_;
  always @(posedge CLK)
    HoldSX_R <= _087_;
  reg [31:0] _517_;
  always @(posedge CLK)
    _517_ <= { _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _082_, _081_, _080_, _079_, _078_, _077_, _074_, _063_, _052_, _051_ };
  assign { DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24, DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16, DataRd_R_15, DataRd_R_14, DataRd_R_13, DataRd_R_12, DataRd_R_11, DataRd_R_10, DataRd_R_9, DataRd_R_8, DataRd_R_7, DataRd_R_6, DataRd_R_5, DataRd_R_4, DataRd_R_3, DataRd_R_2, DataRd_R_1, DataRd_R_0 } = _517_;
  reg [31:0] _518_;
  always @(posedge CLK)
    _518_ <= { _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_ };
  assign { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } = _518_;
  always @(posedge CLK)
    DW_GNTRAM_R <= _047_;
  reg [3:0] _520_;
  always @(posedge CLK)
    _520_ <= { _003_, _002_, _001_, _000_ };
  assign { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } = _520_;
  always @(posedge CLK)
    RDOP_R <= _122_;
  always @(posedge CLK)
    WROP_R <= _125_;
  always @(posedge CLK)
    SX_R <= _124_;
  always @(posedge CLK)
    Partial_R <= _121_;
  always @(posedge CLK)
    RdPartialReq_R <= _123_;
  always @(posedge CLK)
    MyBusy_R <= _120_;
  reg [2:0] _527_;
  always @(posedge CLK)
    _527_ <= { _050_, _049_, _048_ };
  assign { DW_HALT_W_R_2, DW_HALT_W_R_1, DW_HALT_W_R_0 } = _527_;
  always @(posedge CLK)
    BusyRAW_R <= _004_;
  always @(posedge CLK)
    WasWrite_R <= _126_;
  reg [21:0] _530_;
  always @(posedge CLK)
    _530_ <= { _027_, _026_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _025_, _014_, _013_ };
  assign { \COMPARE.BASE_31 , \COMPARE.BASE_30 , \COMPARE.BASE_29 , \COMPARE.BASE_28 , \COMPARE.BASE_27 , \COMPARE.BASE_26 , \COMPARE.BASE_25 , \COMPARE.BASE_24 , \COMPARE.BASE_23 , \COMPARE.BASE_22 , \COMPARE.BASE_21 , \COMPARE.BASE_20 , \COMPARE.BASE_19 , \COMPARE.BASE_18 , \COMPARE.BASE_17 , \COMPARE.BASE_16 , \COMPARE.BASE_15 , \COMPARE.BASE_14 , \COMPARE.BASE_13 , \COMPARE.BASE_12 , \COMPARE.BASE_11 , \COMPARE.BASE_10  } = _530_;
  reg [11:0] _531_;
  always @(posedge CLK)
    _531_ <= { _038_, _037_, _046_, _045_, _044_, _043_, _042_, _041_, _040_, _039_, _036_, _035_ };
  assign { \COMPARE.TOP_15 , \COMPARE.TOP_14 , \COMPARE.TOP_13 , \COMPARE.TOP_12 , \COMPARE.TOP_11 , \COMPARE.TOP_10 , \COMPARE.TOP_9 , \COMPARE.TOP_8 , \COMPARE.TOP_7 , \COMPARE.TOP_6 , \COMPARE.TOP_5 , \COMPARE.TOP_4  } = _531_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_ } = RESET_D2_R_N ? { CST_P_7, CST_P_6, CST_P_5, CST_P_4, CST_P_3, CST_P_2, CST_P_1, 1'h0 } : 8'h01;
  assign { DW_DATAINDEX_15, DW_DATAINDEX_14, DW_DATAINDEX_13, DW_DATAINDEX_12, DW_DATAINDEX_11, DW_DATAINDEX_10, DW_DATAINDEX_9, DW_DATAINDEX_8, DW_DATAINDEX_7, DW_DATAINDEX_6, DW_DATAINDEX_5, DW_DATAINDEX_4, DW_DATAINDEX_3, DW_DATAINDEX_2 } = _210_ ? { NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2 };
  assign { DW_DATAWR_7, DW_DATAWR_6, DW_DATAWR_5, DW_DATAWR_4, DW_DATAWR_3, DW_DATAWR_2, DW_DATAWR_1, DW_DATAWR_0 } = _160_ ? { DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 } : { DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 };
  assign { DW_DATAWR_15, DW_DATAWR_14, DW_DATAWR_13, DW_DATAWR_12, DW_DATAWR_11, DW_DATAWR_10, DW_DATAWR_9, DW_DATAWR_8 } = _158_ ? { DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8 } : { DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8 };
  assign { DW_DATAWR_23, DW_DATAWR_22, DW_DATAWR_21, DW_DATAWR_20, DW_DATAWR_19, DW_DATAWR_18, DW_DATAWR_17, DW_DATAWR_16 } = _156_ ? { DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16 } : { DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16 };
  assign { DW_DATAWR_31, DW_DATAWR_30, DW_DATAWR_29, DW_DATAWR_28, DW_DATAWR_27, DW_DATAWR_26, DW_DATAWR_25, DW_DATAWR_24 } = _154_ ? { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24 } : { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24 };
  assign _284_ = _213_ ? SX_R : HoldSX_R;
  assign _087_ = RESET_D2_R_N ? _284_ : 1'h0;
  assign { _288_, _287_, _286_, _285_ } = _213_ ? { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } : { HoldBE_R_3, HoldBE_R_2, HoldBE_R_1, HoldBE_R_0 };
  assign { _086_, _085_, _084_, _083_ } = RESET_D2_R_N ? { _288_, _287_, _286_, _285_ } : 4'hf;
  assign { _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _082_, _081_, _080_, _079_, _078_, _077_, _074_, _063_, _052_, _051_ } = RESET_D2_R_N ? { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24, DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16, DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8, DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 } : 32'd0;
  assign _047_ = RESET_D2_R_N ? DW_GNTRAM_P : 1'h0;
  assign _123_ = RESET_D2_R_N ? RdPartialReq_P : 1'h0;
  assign _121_ = RESET_D2_R_N ? Partial_P : 1'h0;
  assign _124_ = RESET_D2_R_N ? SX_P : 1'h0;
  assign _125_ = RESET_D2_R_N ? WrOp_P : 1'h0;
  assign _122_ = RESET_D2_R_N ? RdOp_P : 1'h0;
  assign { _003_, _002_, _001_, _000_ } = RESET_D2_R_N ? { BE_P_3, BE_P_2, BE_P_1, BE_P_0 } : 4'hf;
  assign { _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_ } = RESET_D2_R_N ? { LogAddr_P_31, LogAddr_P_30, LogAddr_P_29, LogAddr_P_28, LogAddr_P_27, LogAddr_P_26, LogAddr_P_25, LogAddr_P_24, LogAddr_P_23, LogAddr_P_22, LogAddr_P_21, LogAddr_P_20, LogAddr_P_19, LogAddr_P_18, LogAddr_P_17, LogAddr_P_16, LogAddr_P_15, LogAddr_P_14, LogAddr_P_13, LogAddr_P_12, LogAddr_P_11, LogAddr_P_10, LogAddr_P_9, LogAddr_P_8, LogAddr_P_7, LogAddr_P_6, LogAddr_P_5, LogAddr_P_4, LogAddr_P_3, LogAddr_P_2, LogAddr_P_1, LogAddr_P_0 } : 32'd0;
  assign RdPartialReq_P = anyBusy ? _144_ : _150_;
  assign Partial_P = anyBusy ? Partial_R : _237_;
  assign SX_P = anyBusy ? SX_R : NEXTSX;
  assign WrOp_P = anyBusy ? _143_ : _146_;
  assign RdOp_P = anyBusy ? _142_ : _145_;
  assign { BE_P_3, BE_P_2, BE_P_1, BE_P_0 } = anyBusy ? { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } : { NEXTBE_3, NEXTBE_2, NEXTBE_1, NEXTBE_0 };
  assign { LogAddr_P_31, LogAddr_P_30, LogAddr_P_29, LogAddr_P_28, LogAddr_P_27, LogAddr_P_26, LogAddr_P_25, LogAddr_P_24, LogAddr_P_23, LogAddr_P_22, LogAddr_P_21, LogAddr_P_20, LogAddr_P_19, LogAddr_P_18, LogAddr_P_17, LogAddr_P_16, LogAddr_P_15, LogAddr_P_14, LogAddr_P_13, LogAddr_P_12, LogAddr_P_11, LogAddr_P_10, LogAddr_P_9, LogAddr_P_8, LogAddr_P_7, LogAddr_P_6, LogAddr_P_5, LogAddr_P_4, LogAddr_P_3, LogAddr_P_2, LogAddr_P_1, LogAddr_P_0 } = anyBusy ? { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } : { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 };
  assign { _050_, _049_, _048_ } = RESET_D2_R_N ? { DW_HALT_W_P, DW_HALT_W_P, DW_HALT_W_P } : 3'h0;
  assign _120_ = RESET_D2_R_N ? DW_HALT_W_P : 1'h0;
  assign _004_ = RESET_D2_R_N ? BusyRAW_P : 1'h0;
  assign _289_ = CST_R_6 ? _268_ : 1'h0;
  assign _290_ = CST_R_7 ? 1'h0 : _289_;
  assign _291_ = CST_R_5 ? 1'h0 : _290_;
  assign _292_ = CST_R_4 ? 1'h0 : _291_;
  assign _293_ = CST_R_2 ? 1'h0 : _292_;
  assign _294_ = CST_R_1 ? 1'h0 : _293_;
  assign CST_P_7 = CST_R_0 ? 1'h0 : _294_;
  assign _295_ = CST_R_4 ? otherBusy : 1'h0;
  assign _296_ = CST_R_2 ? 1'h0 : _295_;
  assign _297_ = CST_R_1 ? RPQUIETC : _296_;
  assign CST_P_4 = CST_R_0 ? 1'h0 : _297_;
  assign CST_P_3 = CST_R_0 ? DISABLEC : 1'h0;
  assign _298_ = CST_R_2 ? _184_ : 1'h0;
  assign _299_ = CST_R_1 ? _179_ : _298_;
  assign CST_P_2 = CST_R_0 ? 1'h0 : _299_;
  assign _300_ = CST_R_7 ? 1'h1 : 1'h0;
  assign _301_ = CST_R_5 ? 1'h1 : _300_;
  assign _302_ = CST_R_4 ? _267_ : _301_;
  assign _303_ = CST_R_2 ? _283_ : _302_;
  assign _304_ = CST_R_1 ? _177_ : _303_;
  assign CST_P_1 = CST_R_0 ? RamOn : _304_;
  assign _305_ = CST_R_6 ? EXT_DWREQRAM_R : 1'h0;
  assign _306_ = CST_R_7 ? 1'h0 : _305_;
  assign _307_ = CST_R_5 ? 1'h0 : _306_;
  assign _308_ = CST_R_4 ? 1'h0 : _307_;
  assign _309_ = CST_R_2 ? 1'h0 : _308_;
  assign _310_ = CST_R_1 ? _181_ : _309_;
  assign CST_P_6 = CST_R_0 ? 1'h0 : _310_;
  assign _311_ = CST_R_1 ? RPALGNC : 1'h0;
  assign CST_P_5 = CST_R_0 ? 1'h0 : _311_;
  assign _126_ = RESET_D2_R_N ? DW_DATAWE : 1'h0;
  assign { _038_, _037_, _046_, _045_, _044_, _043_, _042_, _041_, _040_, _039_, _036_, _035_ } = RESET_D2_R_N ? { CONFIGTOP_15, CONFIGTOP_14, CONFIGTOP_13, CONFIGTOP_12, CONFIGTOP_11, CONFIGTOP_10, CONFIGTOP_9, CONFIGTOP_8, CONFIGTOP_7, CONFIGTOP_6, CONFIGTOP_5, CONFIGTOP_4 } : 12'h000;
  assign { _027_, _026_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _025_, _014_, _013_ } = RESET_D2_R_N ? { CONFIGBASE_31, CONFIGBASE_30, CONFIGBASE_29, CONFIGBASE_28, CONFIGBASE_27, CONFIGBASE_26, CONFIGBASE_25, CONFIGBASE_24, CONFIGBASE_23, CONFIGBASE_22, CONFIGBASE_21, CONFIGBASE_20, CONFIGBASE_19, CONFIGBASE_18, CONFIGBASE_17, CONFIGBASE_16, CONFIGBASE_15, CONFIGBASE_14, CONFIGBASE_13, CONFIGBASE_12, CONFIGBASE_11, CONFIGBASE_10 } : 22'h000000;
  assign otherBusy = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, 1'h0, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign otherBusyDC = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, 2'h0, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign { DW_DATAOUT_31, DW_DATAOUT_30, DW_DATAOUT_29, DW_DATAOUT_28, DW_DATAOUT_27, DW_DATAOUT_26, DW_DATAOUT_25, DW_DATAOUT_24, DW_DATAOUT_23, DW_DATAOUT_22, DW_DATAOUT_21, DW_DATAOUT_20, DW_DATAOUT_19, DW_DATAOUT_18, DW_DATAOUT_17, DW_DATAOUT_16, DW_DATAOUT_15, DW_DATAOUT_14, DW_DATAOUT_13, DW_DATAOUT_12, DW_DATAOUT_11, DW_DATAOUT_10, DW_DATAOUT_9, DW_DATAOUT_8, DW_DATAOUT_7, DW_DATAOUT_6, DW_DATAOUT_5, DW_DATAOUT_4, DW_DATAOUT_3, DW_DATAOUT_2, DW_DATAOUT_1, DW_DATAOUT_0 } = CST_R_4 ? { \LMI_ALIGN1.DA3_7 , \LMI_ALIGN1.DA3_6 , \LMI_ALIGN1.DA3_5 , \LMI_ALIGN1.DA3_4 , \LMI_ALIGN1.DA3_3 , \LMI_ALIGN1.DA3_2 , \LMI_ALIGN1.DA3_1 , \LMI_ALIGN1.DA3_0 , \LMI_ALIGN1.DA2_7 , \LMI_ALIGN1.DA2_6 , \LMI_ALIGN1.DA2_5 , \LMI_ALIGN1.DA2_4 , \LMI_ALIGN1.DA2_3 , \LMI_ALIGN1.DA2_2 , \LMI_ALIGN1.DA2_1 , \LMI_ALIGN1.DA2_0 , \LMI_ALIGN1.DB1_7 , \LMI_ALIGN1.DB1_6 , \LMI_ALIGN1.DB1_5 , \LMI_ALIGN1.DB1_4 , \LMI_ALIGN1.DB1_3 , \LMI_ALIGN1.DB1_2 , \LMI_ALIGN1.DB1_1 , \LMI_ALIGN1.DB1_0 , \LMI_ALIGN1.DB0_7 , \LMI_ALIGN1.DB0_6 , \LMI_ALIGN1.DB0_5 , \LMI_ALIGN1.DB0_4 , \LMI_ALIGN1.DB0_3 , \LMI_ALIGN1.DB0_2 , \LMI_ALIGN1.DB0_1 , \LMI_ALIGN1.DB0_0  } : { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24, DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16, DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8, DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 };
  assign \COMPARE.ADDR_0  = LogAddr_R_0;
  assign \COMPARE.ADDR_1  = LogAddr_R_1;
  assign \COMPARE.ADDR_2  = LogAddr_R_2;
  assign \COMPARE.ADDR_3  = LogAddr_R_3;
  assign \COMPARE.ADDR_4  = LogAddr_R_4;
  assign \COMPARE.ADDR_5  = LogAddr_R_5;
  assign \COMPARE.ADDR_6  = LogAddr_R_6;
  assign \COMPARE.ADDR_7  = LogAddr_R_7;
  assign \COMPARE.ADDR_8  = LogAddr_R_8;
  assign \COMPARE.ADDR_9  = LogAddr_R_9;
  assign \COMPARE.ADDR_10  = LogAddr_R_10;
  assign \COMPARE.ADDR_11  = LogAddr_R_11;
  assign \COMPARE.ADDR_12  = LogAddr_R_12;
  assign \COMPARE.ADDR_13  = LogAddr_R_13;
  assign \COMPARE.ADDR_14  = LogAddr_R_14;
  assign \COMPARE.ADDR_15  = LogAddr_R_15;
  assign \COMPARE.ADDR_16  = LogAddr_R_16;
  assign \COMPARE.ADDR_17  = LogAddr_R_17;
  assign \COMPARE.ADDR_18  = LogAddr_R_18;
  assign \COMPARE.ADDR_19  = LogAddr_R_19;
  assign \COMPARE.ADDR_20  = LogAddr_R_20;
  assign \COMPARE.ADDR_21  = LogAddr_R_21;
  assign \COMPARE.ADDR_22  = LogAddr_R_22;
  assign \COMPARE.ADDR_23  = LogAddr_R_23;
  assign \COMPARE.ADDR_24  = LogAddr_R_24;
  assign \COMPARE.ADDR_25  = LogAddr_R_25;
  assign \COMPARE.ADDR_26  = LogAddr_R_26;
  assign \COMPARE.ADDR_27  = LogAddr_R_27;
  assign \COMPARE.ADDR_28  = LogAddr_R_28;
  assign CST_P_0 = 1'h0;
  assign DW_VAL = 1'h0;
endmodule
