git clone --depth 1 --no-tags https://github.com/youssefashmawy/8259-PIC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/737403424
git clone --depth 1 --no-tags https://github.com/JohnathanGamal/PIC-8259A.git f:/verilog_sva_gh_scraper/data/full_repos/738247486
git clone --depth 1 --no-tags https://github.com/sahindogu/FB-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/738521379
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_extralab.git f:/verilog_sva_gh_scraper/data/full_repos/738539541
git clone --depth 1 --no-tags https://github.com/ccccbe/cqu.git f:/verilog_sva_gh_scraper/data/full_repos/738936897
git clone --depth 1 --no-tags https://github.com/AhmedEissaeng/CA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/737847229
git clone --depth 1 --no-tags https://github.com/omei-ogami/LD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/737942297
git clone --depth 1 --no-tags https://github.com/nikhil730/washing_machine.git f:/verilog_sva_gh_scraper/data/full_repos/739434296
git clone --depth 1 --no-tags https://github.com/EmperorPenguin18/mycore.git f:/verilog_sva_gh_scraper/data/full_repos/739483247
git clone --depth 1 --no-tags https://github.com/Luclam1310/RTL-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/739049697
git clone --depth 1 --no-tags https://github.com/adrianbetea/fic-project-hw.git f:/verilog_sva_gh_scraper/data/full_repos/738643738
git clone --depth 1 --no-tags https://github.com/Retr0r0cket/LEG.git f:/verilog_sva_gh_scraper/data/full_repos/739194215
git clone --depth 1 --no-tags https://github.com/alisina97/ChessPuzzleLogic.git f:/verilog_sva_gh_scraper/data/full_repos/737051551
git clone --depth 1 --no-tags https://github.com/erfanasgari21/DLDE4.git f:/verilog_sva_gh_scraper/data/full_repos/733494736
git clone --depth 1 --no-tags https://github.com/easoncchou/metrotune_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/735222473
git clone --depth 1 --no-tags https://github.com/marouan-boumchahate/FBU_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/736609579
git clone --depth 1 --no-tags https://github.com/OmkarRatna/activation_fn.git f:/verilog_sva_gh_scraper/data/full_repos/738555322
git clone --depth 1 --no-tags https://github.com/ikac22/PicoComputer-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/735704710
git clone --depth 1 --no-tags https://github.com/gurkiratb03/Interactive-Sequence-Memory-Game-DE10-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/732588888
git clone --depth 1 --no-tags https://github.com/bear1222/TypeRacer.git f:/verilog_sva_gh_scraper/data/full_repos/735279251
git clone --depth 1 --no-tags https://github.com/Illusion12315/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/738144341
git clone --depth 1 --no-tags https://github.com/AtsukiTak/openfpga.git f:/verilog_sva_gh_scraper/data/full_repos/733503456
git clone --depth 1 --no-tags https://github.com/c0dE3P/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/735013742
git clone --depth 1 --no-tags https://github.com/shayaanhu/DLD-Final-Project-Tetris-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732708572
git clone --depth 1 --no-tags https://github.com/aabenham/FFALU_w-tempsense.git f:/verilog_sva_gh_scraper/data/full_repos/732845893
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/734660501
git clone --depth 1 --no-tags https://github.com/origin76/tiny_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/734603473
git clone --depth 1 --no-tags https://github.com/Tay-Day/VerilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/732816632
git clone --depth 1 --no-tags https://github.com/HimaSava/Verilog_Tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/734087720
git clone --depth 1 --no-tags https://github.com/mohanadabouserie/Pipelined_RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/734117764
git clone --depth 1 --no-tags https://github.com/CJ2002002/HDLbits_Countbcd.git f:/verilog_sva_gh_scraper/data/full_repos/735257958
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Shift_Registers.git f:/verilog_sva_gh_scraper/data/full_repos/735502589
git clone --depth 1 --no-tags https://github.com/asgarisepide/DCOControl.git f:/verilog_sva_gh_scraper/data/full_repos/736474478
git clone --depth 1 --no-tags https://github.com/JVIiracLe/MIPS_2.git f:/verilog_sva_gh_scraper/data/full_repos/736516371
git clone --depth 1 --no-tags https://github.com/sagacioussage03/Receiver_Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/736331865
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/UnivesalCounter-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/736620988
git clone --depth 1 --no-tags https://github.com/Akshaya114/T20-Cricket-Game.git f:/verilog_sva_gh_scraper/data/full_repos/734787913
git clone --depth 1 --no-tags https://github.com/lahirub99/HDL-CSI-Extraction-Tool.git f:/verilog_sva_gh_scraper/data/full_repos/736192360
git clone --depth 1 --no-tags https://github.com/azraksk/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737791864
git clone --depth 1 --no-tags https://github.com/Yi92522/Logic-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/737724533
git clone --depth 1 --no-tags https://github.com/Mak-2805/Custom-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/736147050
git clone --depth 1 --no-tags https://github.com/ddogurgi/CPU-cache.git f:/verilog_sva_gh_scraper/data/full_repos/738349666
git clone --depth 1 --no-tags https://github.com/vicharak-in/UART-Controller-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/737762938
git clone --depth 1 --no-tags https://github.com/DoyleBellamy/TOBB_ETU_Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/738854076
git clone --depth 1 --no-tags https://github.com/kwhou/memristor_based_snn_chip.git f:/verilog_sva_gh_scraper/data/full_repos/737459388
git clone --depth 1 --no-tags https://github.com/renozhan/Greedy-Snake-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/739198972
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_labD.git f:/verilog_sva_gh_scraper/data/full_repos/739301562
git clone --depth 1 --no-tags https://github.com/Anush82/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/739042079
git clone --depth 1 --no-tags https://github.com/shohschulz/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/733201736
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/ARTY_A7_I2C_BME280.git f:/verilog_sva_gh_scraper/data/full_repos/736569526
git clone --depth 1 --no-tags https://github.com/Kwskayumu/electric-2023-2.git f:/verilog_sva_gh_scraper/data/full_repos/732920302
git clone --depth 1 --no-tags https://github.com/Kaisiiii/AES-Verification-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/738093015
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/737168314
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/64-bit-cla.git f:/verilog_sva_gh_scraper/data/full_repos/735021997
git clone --depth 1 --no-tags https://github.com/RobinH08/EIS_01.git f:/verilog_sva_gh_scraper/data/full_repos/732797937
git clone --depth 1 --no-tags https://github.com/isa-gr9/risc-v-lite.git f:/verilog_sva_gh_scraper/data/full_repos/734342019
git clone --depth 1 --no-tags https://github.com/aurora324/SUSTECH-CS207-FINAL-Digital-Logic-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/739320126
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/HDL-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/736110549
git clone --depth 1 --no-tags https://github.com/tusharsahu007/DIGI-WARE.git f:/verilog_sva_gh_scraper/data/full_repos/737565047
git clone --depth 1 --no-tags https://github.com/Windream-learning/jizu_lab.git f:/verilog_sva_gh_scraper/data/full_repos/734510116
git clone --depth 1 --no-tags https://github.com/hsuting0627/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/733335415
git clone --depth 1 --no-tags https://github.com/nikitosing/F23_DCD_FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/733182202
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-cordic.git f:/verilog_sva_gh_scraper/data/full_repos/732774822
git clone --depth 1 --no-tags https://github.com/byongmin424/-EH-FPGA-project.git f:/verilog_sva_gh_scraper/data/full_repos/732683075
git clone --depth 1 --no-tags https://github.com/thinh241819/snake_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/734206550
git clone --depth 1 --no-tags https://github.com/domdanda/goobus.git f:/verilog_sva_gh_scraper/data/full_repos/732556441
git clone --depth 1 --no-tags https://github.com/2427jim2427/SOC_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/732788984
git clone --depth 1 --no-tags https://github.com/Shant1R/Custom_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/732886219
git clone --depth 1 --no-tags https://github.com/pindibangaram/Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/735076457
git clone --depth 1 --no-tags https://github.com/CPollreis/calculator.git f:/verilog_sva_gh_scraper/data/full_repos/735233838
git clone --depth 1 --no-tags https://github.com/aseem0609/KGP-RISC-32-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/735544965
git clone --depth 1 --no-tags https://github.com/parangatm/Program-Scheduler.git f:/verilog_sva_gh_scraper/data/full_repos/735714218
git clone --depth 1 --no-tags https://github.com/RSqwining/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/737164345
git clone --depth 1 --no-tags https://github.com/varadgadgil19/Multi-Drop-Bus.git f:/verilog_sva_gh_scraper/data/full_repos/736930352
git clone --depth 1 --no-tags https://github.com/andrew99154/FPGA-pingpong.git f:/verilog_sva_gh_scraper/data/full_repos/734766176
git clone --depth 1 --no-tags https://github.com/Error3ero/suffer.git f:/verilog_sva_gh_scraper/data/full_repos/735024298
git clone --depth 1 --no-tags https://github.com/zeynepiince/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737405186
git clone --depth 1 --no-tags https://github.com/KarimWalidFawzy/PIC-verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/733996631
git clone --depth 1 --no-tags https://github.com/NguQuang/RISC_SPM.git f:/verilog_sva_gh_scraper/data/full_repos/737866106
git clone --depth 1 --no-tags https://github.com/RobertChienShiba/Single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/735638306
git clone --depth 1 --no-tags https://github.com/dabinl1258/picorv_soc.git f:/verilog_sva_gh_scraper/data/full_repos/739156156
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/736431152
git clone --depth 1 --no-tags https://github.com/Josephood7/sdram.git f:/verilog_sva_gh_scraper/data/full_repos/738440750
git clone --depth 1 --no-tags https://github.com/BarryJu1999/Lab_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/738508083
git clone --depth 1 --no-tags https://github.com/fff1214/extra_labD.git f:/verilog_sva_gh_scraper/data/full_repos/738541345
git clone --depth 1 --no-tags https://github.com/Kliver0910/logic.git f:/verilog_sva_gh_scraper/data/full_repos/734817469
git clone --depth 1 --no-tags https://github.com/drkome/Verilog-ornekleri.git f:/verilog_sva_gh_scraper/data/full_repos/738210089
git clone --depth 1 --no-tags https://github.com/wzray07/FPGA_snake_game_contest.git f:/verilog_sva_gh_scraper/data/full_repos/735830706
git clone --depth 1 --no-tags https://github.com/kevin861222/SOC-Lab-D-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/738814235
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/AXI4-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/739285960
git clone --depth 1 --no-tags https://github.com/zhqnb6666/FPGA-piano.git f:/verilog_sva_gh_scraper/data/full_repos/732939500
git clone --depth 1 --no-tags https://github.com/federico-b-ee/RISCV_Intro.git f:/verilog_sva_gh_scraper/data/full_repos/734148607
git clone --depth 1 --no-tags https://github.com/manjunath-8/CRC_Generation-NB_IoT.git f:/verilog_sva_gh_scraper/data/full_repos/737793999
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/WM-Controller-Design.git f:/verilog_sva_gh_scraper/data/full_repos/735544782
git clone --depth 1 --no-tags https://github.com/AlexWalburg/control_system_coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/737600596
git clone --depth 1 --no-tags https://github.com/dodododddo/openmips.git f:/verilog_sva_gh_scraper/data/full_repos/739478256
git clone --depth 1 --no-tags https://github.com/wendadawen/mycpu.git f:/verilog_sva_gh_scraper/data/full_repos/736197512
git clone --depth 1 --no-tags https://github.com/dangwi/systolic-array-CNN-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/736876445
git clone --depth 1 --no-tags https://github.com/Hariprasath-hub/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/733130398
git clone --depth 1 --no-tags https://github.com/SilinYe2001/riscv_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/736452623
