<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='mmcfpgaconfig.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: mmcfpgaconfig
    <br/>
    Created: Dec 27, 2004
    <br/>
    Updated: Jan  9, 2005
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Other
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     IP Core for FPGA Configuration Controller from MMC Card. Can configure an FPGA in serial mode from continous blocks stored on MMC Card. Smallest version of the IP Core only needs 21 PLD Macrocells.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - FPGA Configuration modes supported
     <br/>
     - Master Serial (Xilinx) &gt; FPGA tested
     <br/>
     - Slave Serial
     <br/>
     - Small Size
     <br/>
     - Minimal Core is 20 CoolRunner PLD-Macrocells
     <br/>
     - Removable Media for Bitstream Storage
     <br/>
     - MMC Cards are supported (no SD-Cards!)
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Xilinx Master Serial mode support tested with real HW (XC9536XL as config controller configuring VP20)
     <br/>
     -
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
