# Design_Verification
Random interview question on system verilog topics such as constraint codes
