--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.362ns.
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (SLICE_X72Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D1     net (fanout=3)        0.647   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.331   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.569ns logic, 2.652ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y133.CQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X73Y134.D6     net (fanout=2)        0.520   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.331   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (1.555ns logic, 2.525ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y134.BQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X73Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.331   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.555ns logic, 2.438ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (SLICE_X72Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D1     net (fanout=3)        0.647   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.295   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (1.533ns logic, 2.652ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y133.CQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X73Y134.D6     net (fanout=2)        0.520   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.295   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.519ns logic, 2.525ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y134.BQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X73Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.295   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.519ns logic, 2.438ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (SLICE_X72Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D1     net (fanout=3)        0.647   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.291   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.529ns logic, 2.652ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y133.CQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X73Y134.D6     net (fanout=2)        0.520   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.291   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (1.515ns logic, 2.525ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y134.BQ     Tcko                  0.447   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X73Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X73Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X73Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X73Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X73Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X72Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X72Y133.CLK    Tceck                 0.291   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.515ns logic, 2.438ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/reset_o (SLICE_X73Y134.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/reset_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y134.BMUX   Tshcko                0.244   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.C6     net (fanout=3)        0.030   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X73Y134.CLK    Tah         (-Th)    -0.215   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o_rstpot1_INV_0
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.459ns logic, 0.030ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_11 (SLICE_X40Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_11 (FF)
  Destination:          clock_control_inst/cdce_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_11 to clock_control_inst/cdce_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y80.DQ      Tcko                  0.234   clock_control_inst/cdce_count<11>
                                                       clock_control_inst/cdce_count_11
    SLICE_X40Y80.D6      net (fanout=2)        0.022   clock_control_inst/cdce_count<11>
    SLICE_X40Y80.CLK     Tah         (-Th)    -0.264   clock_control_inst/cdce_count<11>
                                                       clock_control_inst/cdce_count<11>_rt
                                                       clock_control_inst/Mcount_cdce_count_xor<11>
                                                       clock_control_inst/cdce_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (SLICE_X72Y133.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y133.BQ     Tcko                  0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X72Y133.B5     net (fanout=2)        0.063   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X72Y133.CLK    Tah         (-Th)    -0.237   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<1>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_cy<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/vfat2_count<6>/CLK
  Logical resource: clock_control_inst/vfat2_count_5/CK
  Location pin: SLICE_X38Y49.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_control_inst/vfat2_count<6>/SR
  Logical resource: clock_control_inst/vfat2_count_5/SR
  Location pin: SLICE_X38Y49.SR
  Clock network: clock_control_inst/Mcount_vfat2_count_val
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/vfat2_count<6>/CLK
  Logical resource: clock_control_inst/vfat2_count_4/CK
  Location pin: SLICE_X38Y49.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_6 (SLICE_X38Y49.C1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.CQ      Tcko                  0.391   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y49.A1      net (fanout=3)        0.464   clock_control_inst/vfat2_count<1>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.C1      net (fanout=3)        0.449   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.937ns logic, 0.913ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.DQ      Tcko                  0.391   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X38Y49.A3      net (fanout=2)        0.305   clock_control_inst/vfat2_count<3>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.C1      net (fanout=3)        0.449   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.937ns logic, 0.754ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.CMUX    Tshcko                0.461   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y49.A6      net (fanout=3)        0.136   clock_control_inst/vfat2_count<2>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.C1      net (fanout=3)        0.449   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (1.007ns logic, 0.585ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_4 (SLICE_X38Y49.B4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.CQ      Tcko                  0.391   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y49.A1      net (fanout=3)        0.464   clock_control_inst/vfat2_count<1>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.B4      net (fanout=3)        0.393   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.937ns logic, 0.857ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.DQ      Tcko                  0.391   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X38Y49.A3      net (fanout=2)        0.305   clock_control_inst/vfat2_count<3>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.B4      net (fanout=3)        0.393   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.937ns logic, 0.698ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.CMUX    Tshcko                0.461   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y49.A6      net (fanout=3)        0.136   clock_control_inst/vfat2_count<2>
    SLICE_X38Y49.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y49.B4      net (fanout=3)        0.393   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y49.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (1.007ns logic, 0.529ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X39Y49.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.DMUX    Tshcko                0.461   clock_control_inst/Mcount_vfat2_count
                                                       clock_control_inst/last_vfat2
    SLICE_X39Y50.D2      net (fanout=5)        0.442   clock_control_inst/last_vfat2
    SLICE_X39Y50.D       Tilo                  0.259   clock_control_inst/Mcount_vfat2_count
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
    SLICE_X39Y49.BX      net (fanout=1)        0.548   clock_control_inst/Mcount_vfat2_count
    SLICE_X39Y49.CLK     Tdick                 0.063   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.783ns logic, 0.990ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.391   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X39Y50.D4      net (fanout=4)        0.414   clock_control_inst/vfat2_count<0>
    SLICE_X39Y50.D       Tilo                  0.259   clock_control_inst/Mcount_vfat2_count
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
    SLICE_X39Y49.BX      net (fanout=1)        0.548   clock_control_inst/Mcount_vfat2_count
    SLICE_X39Y49.CLK     Tdick                 0.063   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.713ns logic, 0.962ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_5 (SLICE_X38Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_4 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_4 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BQ      Tcko                  0.200   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/vfat2_count_4
    SLICE_X38Y49.B5      net (fanout=3)        0.086   clock_control_inst/vfat2_count<4>
    SLICE_X38Y49.CLK     Tah         (-Th)    -0.121   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.321ns logic, 0.086ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.CQ      Tcko                  0.198   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X39Y49.C5      net (fanout=3)        0.063   clock_control_inst/vfat2_count<1>
    SLICE_X39Y49.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_3 (SLICE_X39Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.DQ      Tcko                  0.198   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X39Y49.D6      net (fanout=2)        0.023   clock_control_inst/vfat2_count<3>
    SLICE_X39Y49.CLK     Tah         (-Th)    -0.215   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<3>11
                                                       clock_control_inst/vfat2_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33628 paths analyzed, 10150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_28 (SLICE_X34Y172.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR10 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A5            net (fanout=1)        2.665   gtp_wrapper_inst/rx_disperr<2>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_28
    --------------------------------------------------------  ---------------------------
    Total                                             5.733ns (1.694ns logic, 4.039ns route)
                                                              (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A3               net (fanout=1)        2.603   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X39Y164.A                Tilo                  0.259   rx_error<1>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE               net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK              Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_28
    -----------------------------------------------------------  ---------------------------
    Total                                                5.671ns (1.694ns logic, 3.977ns route)
                                                                 (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A4            net (fanout=1)        2.590   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_28
    --------------------------------------------------------  ---------------------------
    Total                                             5.658ns (1.694ns logic, 3.964ns route)
                                                              (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_31 (SLICE_X34Y172.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR10 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A5            net (fanout=1)        2.665   gtp_wrapper_inst/rx_disperr<2>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_31
    --------------------------------------------------------  ---------------------------
    Total                                             5.713ns (1.674ns logic, 4.039ns route)
                                                              (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A3               net (fanout=1)        2.603   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X39Y164.A                Tilo                  0.259   rx_error<1>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE               net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK              Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_31
    -----------------------------------------------------------  ---------------------------
    Total                                                5.651ns (1.674ns logic, 3.977ns route)
                                                                 (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A4            net (fanout=1)        2.590   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_31
    --------------------------------------------------------  ---------------------------
    Total                                             5.638ns (1.674ns logic, 3.964ns route)
                                                              (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_30 (SLICE_X34Y172.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.712ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_30
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR10 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A5            net (fanout=1)        2.665   gtp_wrapper_inst/rx_disperr<2>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.314   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_30
    --------------------------------------------------------  ---------------------------
    Total                                             5.712ns (1.673ns logic, 4.039ns route)
                                                              (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_30
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A3               net (fanout=1)        2.603   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X39Y164.A                Tilo                  0.259   rx_error<1>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE               net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK              Tceck                 0.314   link_tracking_1_inst/rx_error_counter<31>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_30
    -----------------------------------------------------------  ---------------------------
    Total                                                5.650ns (1.673ns logic, 3.977ns route)
                                                                 (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.886 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_30
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X39Y164.A4            net (fanout=1)        2.590   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X39Y164.A             Tilo                  0.259   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y172.CE            net (fanout=8)        1.374   rx_error<1>
    SLICE_X34Y172.CLK           Tceck                 0.314   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_30
    --------------------------------------------------------  ---------------------------
    Total                                             5.637ns (1.673ns logic, 3.964ns route)
                                                              (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X77Y153.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y153.BQ     Tcko                  0.198   chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<7>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X77Y153.SR     net (fanout=2)        0.134   chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<5>
    SLICE_X77Y153.CLK    Tcksr       (-Th)     0.127   chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.071ns logic, 0.134ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg (SLICE_X124Y169.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable (FF)
  Destination:          link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable to link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y169.DQ    Tcko                  0.198   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
                                                       link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
    SLICE_X124Y169.DI    net (fanout=2)        0.022   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
    SLICE_X124Y169.CLK   Tdh         (-Th)    -0.033   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/enable_reg
                                                       link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.231ns logic, 0.022ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y116.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ2.G_TW[20].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ2.G_TW[20].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y116.AMUX  Tshcko                0.244   chipscope_ila_inst/U0/iTRIG_IN<79>
                                                       chipscope_ila_inst/U0/I_TQ2.G_TW[20].U_TQ
    SLICE_X100Y116.CI    net (fanout=2)        0.019   chipscope_ila_inst/U0/iTRIG_IN<84>
    SLICE_X100Y116.CLK   Tdh         (-Th)    -0.050   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<83>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.294ns logic, 0.019ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55683 paths analyzed, 20769 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.786ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2 (SLICE_X117Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.604 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D4      net (fanout=210)      3.062   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.340   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (1.060ns logic, 10.304ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.604 - 0.645)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D3      net (fanout=211)      2.738   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.340   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_2
    -------------------------------------------------  ---------------------------
    Total                                     10.970ns (0.990ns logic, 9.980ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1 (SLICE_X117Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.604 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D4      net (fanout=210)      3.062   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.324   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (1.044ns logic, 10.304ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.954ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.604 - 0.645)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D3      net (fanout=211)      2.738   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.324   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_1
    -------------------------------------------------  ---------------------------
    Total                                     10.954ns (0.974ns logic, 9.980ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3 (SLICE_X117Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      11.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.604 - 0.641)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D4      net (fanout=210)      3.062   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.316   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3
    -------------------------------------------------  ---------------------------
    Total                                     11.340ns (1.036ns logic, 10.304ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.604 - 0.645)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D3      net (fanout=211)      2.738   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd1
    SLICE_X65Y70.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X117Y54.CE     net (fanout=45)       7.242   link_tracking_1_inst/tracking_core_inst/track_1_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X117Y54.CLK    Tceck                 0.316   link_tracking_1_inst/tracking_core_inst/track_data<1><3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_3
    -------------------------------------------------  ---------------------------
    Total                                     10.946ns (0.966ns logic, 9.980ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y28.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_223 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_223 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/data_fifo_din<223>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_223
    RAMB8_X2Y28.DIBDI9   net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/data_fifo_din<223>
    RAMB8_X2Y28.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y43.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_215 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_215 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y87.AQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/data_fifo_din<218>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_215
    RAMB8_X2Y43.DIPBDIP1 net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/data_fifo_din<215>
    RAMB8_X2Y43.CLKAWRCLKTrckd_DIPB  (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_54 (SLICE_X20Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/data_54 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.611 - 0.519)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/data_54 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.CQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<55>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_54
    SLICE_X20Y64.CX      net (fanout=2)        0.190   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<54>
    SLICE_X20Y64.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<1><55>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_54
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.248ns logic, 0.190ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   11.786|         |         |         |
fpga_test_io<1>|   11.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   11.786|         |         |         |
fpga_test_io<1>|   11.786|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89769 paths, 0 nets, and 31124 connections

Design statistics:
   Minimum period:  11.786ns{1}   (Maximum frequency:  84.846MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 21 12:10:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 533 MB



