// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_streaming_HH_
#define _fft_streaming_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bit_reverse235.h"
#include "fft_stage_1236.h"
#include "fft_stage_1237.h"
#include "fft_stage_1238.h"
#include "fft_stage_1239.h"
#include "fft_stage_1240.h"
#include "fft_stage_1241.h"
#include "fft_stage_1242.h"
#include "fft_stage_1243.h"
#include "fft_stage_1244.h"
#include "fft_stage245.h"
#include "fft_streaming_Staudo.h"
#include "fft_streaming_Stavdy.h"

namespace ap_rtl {

struct fft_streaming : public sc_module {
    // Port declarations 47
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > X_R_address0;
    sc_out< sc_logic > X_R_ce0;
    sc_out< sc_lv<32> > X_R_d0;
    sc_in< sc_lv<32> > X_R_q0;
    sc_out< sc_logic > X_R_we0;
    sc_out< sc_lv<10> > X_R_address1;
    sc_out< sc_logic > X_R_ce1;
    sc_out< sc_lv<32> > X_R_d1;
    sc_in< sc_lv<32> > X_R_q1;
    sc_out< sc_logic > X_R_we1;
    sc_out< sc_lv<10> > X_I_address0;
    sc_out< sc_logic > X_I_ce0;
    sc_out< sc_lv<32> > X_I_d0;
    sc_in< sc_lv<32> > X_I_q0;
    sc_out< sc_logic > X_I_we0;
    sc_out< sc_lv<10> > X_I_address1;
    sc_out< sc_logic > X_I_ce1;
    sc_out< sc_lv<32> > X_I_d1;
    sc_in< sc_lv<32> > X_I_q1;
    sc_out< sc_logic > X_I_we1;
    sc_out< sc_lv<10> > OUT_R_address0;
    sc_out< sc_logic > OUT_R_ce0;
    sc_out< sc_lv<32> > OUT_R_d0;
    sc_in< sc_lv<32> > OUT_R_q0;
    sc_out< sc_logic > OUT_R_we0;
    sc_out< sc_lv<10> > OUT_R_address1;
    sc_out< sc_logic > OUT_R_ce1;
    sc_out< sc_lv<32> > OUT_R_d1;
    sc_in< sc_lv<32> > OUT_R_q1;
    sc_out< sc_logic > OUT_R_we1;
    sc_out< sc_lv<10> > OUT_I_address0;
    sc_out< sc_logic > OUT_I_ce0;
    sc_out< sc_lv<32> > OUT_I_d0;
    sc_in< sc_lv<32> > OUT_I_q0;
    sc_out< sc_logic > OUT_I_we0;
    sc_out< sc_lv<10> > OUT_I_address1;
    sc_out< sc_logic > OUT_I_ce1;
    sc_out< sc_lv<32> > OUT_I_d1;
    sc_in< sc_lv<32> > OUT_I_q1;
    sc_out< sc_logic > OUT_I_we1;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<10> > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;


    // Module declarations
    fft_streaming(sc_module_name name);
    SC_HAS_PROCESS(fft_streaming);

    ~fft_streaming();

    sc_trace_file* mVcdFile;

    fft_streaming_Staudo* Stage_R_0_U;
    fft_streaming_Stavdy* Stage_R_1_U;
    fft_streaming_Stavdy* Stage_R_2_U;
    fft_streaming_Stavdy* Stage_R_3_U;
    fft_streaming_Stavdy* Stage_R_4_U;
    fft_streaming_Stavdy* Stage_R_5_U;
    fft_streaming_Stavdy* Stage_R_6_U;
    fft_streaming_Stavdy* Stage_R_7_U;
    fft_streaming_Stavdy* Stage_R_8_U;
    fft_streaming_Stavdy* Stage_R_9_U;
    fft_streaming_Staudo* Stage_I_0_U;
    fft_streaming_Stavdy* Stage_I_1_U;
    fft_streaming_Stavdy* Stage_I_2_U;
    fft_streaming_Stavdy* Stage_I_3_U;
    fft_streaming_Stavdy* Stage_I_4_U;
    fft_streaming_Stavdy* Stage_I_5_U;
    fft_streaming_Stavdy* Stage_I_6_U;
    fft_streaming_Stavdy* Stage_I_7_U;
    fft_streaming_Stavdy* Stage_I_8_U;
    fft_streaming_Stavdy* Stage_I_9_U;
    bit_reverse235* bit_reverse235_U0;
    fft_stage_1236* fft_stage_1236_U0;
    fft_stage_1237* fft_stage_1237_U0;
    fft_stage_1238* fft_stage_1238_U0;
    fft_stage_1239* fft_stage_1239_U0;
    fft_stage_1240* fft_stage_1240_U0;
    fft_stage_1241* fft_stage_1241_U0;
    fft_stage_1242* fft_stage_1242_U0;
    fft_stage_1243* fft_stage_1243_U0;
    fft_stage_1244* fft_stage_1244_U0;
    fft_stage245* fft_stage245_U0;
    sc_signal< sc_lv<32> > Stage_R_0_i_q0;
    sc_signal< sc_lv<32> > Stage_R_0_i_q1;
    sc_signal< sc_lv<32> > Stage_R_0_t_q0;
    sc_signal< sc_lv<32> > Stage_R_0_t_q1;
    sc_signal< sc_lv<32> > Stage_R_1_i_q0;
    sc_signal< sc_lv<32> > Stage_R_1_i_q1;
    sc_signal< sc_lv<32> > Stage_R_1_t_q0;
    sc_signal< sc_lv<32> > Stage_R_1_t_q1;
    sc_signal< sc_lv<32> > Stage_R_2_i_q0;
    sc_signal< sc_lv<32> > Stage_R_2_i_q1;
    sc_signal< sc_lv<32> > Stage_R_2_t_q0;
    sc_signal< sc_lv<32> > Stage_R_2_t_q1;
    sc_signal< sc_lv<32> > Stage_R_3_i_q0;
    sc_signal< sc_lv<32> > Stage_R_3_i_q1;
    sc_signal< sc_lv<32> > Stage_R_3_t_q0;
    sc_signal< sc_lv<32> > Stage_R_3_t_q1;
    sc_signal< sc_lv<32> > Stage_R_4_i_q0;
    sc_signal< sc_lv<32> > Stage_R_4_i_q1;
    sc_signal< sc_lv<32> > Stage_R_4_t_q0;
    sc_signal< sc_lv<32> > Stage_R_4_t_q1;
    sc_signal< sc_lv<32> > Stage_R_5_i_q0;
    sc_signal< sc_lv<32> > Stage_R_5_i_q1;
    sc_signal< sc_lv<32> > Stage_R_5_t_q0;
    sc_signal< sc_lv<32> > Stage_R_5_t_q1;
    sc_signal< sc_lv<32> > Stage_R_6_i_q0;
    sc_signal< sc_lv<32> > Stage_R_6_i_q1;
    sc_signal< sc_lv<32> > Stage_R_6_t_q0;
    sc_signal< sc_lv<32> > Stage_R_6_t_q1;
    sc_signal< sc_lv<32> > Stage_R_7_i_q0;
    sc_signal< sc_lv<32> > Stage_R_7_i_q1;
    sc_signal< sc_lv<32> > Stage_R_7_t_q0;
    sc_signal< sc_lv<32> > Stage_R_7_t_q1;
    sc_signal< sc_lv<32> > Stage_R_8_i_q0;
    sc_signal< sc_lv<32> > Stage_R_8_i_q1;
    sc_signal< sc_lv<32> > Stage_R_8_t_q0;
    sc_signal< sc_lv<32> > Stage_R_8_t_q1;
    sc_signal< sc_lv<32> > Stage_R_9_i_q0;
    sc_signal< sc_lv<32> > Stage_R_9_i_q1;
    sc_signal< sc_lv<32> > Stage_R_9_t_q0;
    sc_signal< sc_lv<32> > Stage_R_9_t_q1;
    sc_signal< sc_lv<32> > Stage_I_0_i_q0;
    sc_signal< sc_lv<32> > Stage_I_0_i_q1;
    sc_signal< sc_lv<32> > Stage_I_0_t_q0;
    sc_signal< sc_lv<32> > Stage_I_0_t_q1;
    sc_signal< sc_lv<32> > Stage_I_1_i_q0;
    sc_signal< sc_lv<32> > Stage_I_1_i_q1;
    sc_signal< sc_lv<32> > Stage_I_1_t_q0;
    sc_signal< sc_lv<32> > Stage_I_1_t_q1;
    sc_signal< sc_lv<32> > Stage_I_2_i_q0;
    sc_signal< sc_lv<32> > Stage_I_2_i_q1;
    sc_signal< sc_lv<32> > Stage_I_2_t_q0;
    sc_signal< sc_lv<32> > Stage_I_2_t_q1;
    sc_signal< sc_lv<32> > Stage_I_3_i_q0;
    sc_signal< sc_lv<32> > Stage_I_3_i_q1;
    sc_signal< sc_lv<32> > Stage_I_3_t_q0;
    sc_signal< sc_lv<32> > Stage_I_3_t_q1;
    sc_signal< sc_lv<32> > Stage_I_4_i_q0;
    sc_signal< sc_lv<32> > Stage_I_4_i_q1;
    sc_signal< sc_lv<32> > Stage_I_4_t_q0;
    sc_signal< sc_lv<32> > Stage_I_4_t_q1;
    sc_signal< sc_lv<32> > Stage_I_5_i_q0;
    sc_signal< sc_lv<32> > Stage_I_5_i_q1;
    sc_signal< sc_lv<32> > Stage_I_5_t_q0;
    sc_signal< sc_lv<32> > Stage_I_5_t_q1;
    sc_signal< sc_lv<32> > Stage_I_6_i_q0;
    sc_signal< sc_lv<32> > Stage_I_6_i_q1;
    sc_signal< sc_lv<32> > Stage_I_6_t_q0;
    sc_signal< sc_lv<32> > Stage_I_6_t_q1;
    sc_signal< sc_lv<32> > Stage_I_7_i_q0;
    sc_signal< sc_lv<32> > Stage_I_7_i_q1;
    sc_signal< sc_lv<32> > Stage_I_7_t_q0;
    sc_signal< sc_lv<32> > Stage_I_7_t_q1;
    sc_signal< sc_lv<32> > Stage_I_8_i_q0;
    sc_signal< sc_lv<32> > Stage_I_8_i_q1;
    sc_signal< sc_lv<32> > Stage_I_8_t_q0;
    sc_signal< sc_lv<32> > Stage_I_8_t_q1;
    sc_signal< sc_lv<32> > Stage_I_9_i_q0;
    sc_signal< sc_lv<32> > Stage_I_9_i_q1;
    sc_signal< sc_lv<32> > Stage_I_9_t_q0;
    sc_signal< sc_lv<32> > Stage_I_9_t_q1;
    sc_signal< sc_logic > bit_reverse235_U0_ap_start;
    sc_signal< sc_logic > bit_reverse235_U0_ap_done;
    sc_signal< sc_logic > bit_reverse235_U0_ap_continue;
    sc_signal< sc_logic > bit_reverse235_U0_ap_idle;
    sc_signal< sc_logic > bit_reverse235_U0_ap_ready;
    sc_signal< sc_lv<10> > bit_reverse235_U0_X_R_address0;
    sc_signal< sc_logic > bit_reverse235_U0_X_R_ce0;
    sc_signal< sc_lv<10> > bit_reverse235_U0_X_I_address0;
    sc_signal< sc_logic > bit_reverse235_U0_X_I_ce0;
    sc_signal< sc_lv<10> > bit_reverse235_U0_OUT_R_address0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_R_ce0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_R_we0;
    sc_signal< sc_lv<32> > bit_reverse235_U0_OUT_R_d0;
    sc_signal< sc_lv<10> > bit_reverse235_U0_OUT_I_address0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_I_ce0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_I_we0;
    sc_signal< sc_lv<32> > bit_reverse235_U0_OUT_I_d0;
    sc_signal< sc_logic > ap_channel_done_Stage_I_0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_0;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_0;
    sc_signal< sc_logic > ap_channel_done_Stage_R_0;
    sc_signal< sc_logic > bit_reverse235_U0_OUT_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_0;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_0;
    sc_signal< sc_logic > fft_stage_1236_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1236_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1236_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1236_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1236_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_X_R_0_address0;
    sc_signal< sc_logic > fft_stage_1236_U0_X_R_0_ce0;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_X_R_0_address1;
    sc_signal< sc_logic > fft_stage_1236_U0_X_R_0_ce1;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_X_I_0_address0;
    sc_signal< sc_logic > fft_stage_1236_U0_X_I_0_ce0;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_X_I_0_address1;
    sc_signal< sc_logic > fft_stage_1236_U0_X_I_0_ce1;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_Out_R_1_address0;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_R_1_ce0;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_R_1_we0;
    sc_signal< sc_lv<32> > fft_stage_1236_U0_Out_R_1_d0;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_Out_R_1_address1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_R_1_ce1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_R_1_we1;
    sc_signal< sc_lv<32> > fft_stage_1236_U0_Out_R_1_d1;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_Out_I_1_address0;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_I_1_ce0;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_I_1_we0;
    sc_signal< sc_lv<32> > fft_stage_1236_U0_Out_I_1_d0;
    sc_signal< sc_lv<10> > fft_stage_1236_U0_Out_I_1_address1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_I_1_ce1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_I_1_we1;
    sc_signal< sc_lv<32> > fft_stage_1236_U0_Out_I_1_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_I_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_1;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_1;
    sc_signal< sc_logic > ap_channel_done_Stage_R_1;
    sc_signal< sc_logic > fft_stage_1236_U0_Out_R_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_1;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_1;
    sc_signal< sc_logic > fft_stage_1237_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1237_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1237_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1237_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1237_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_X_R_1_address0;
    sc_signal< sc_logic > fft_stage_1237_U0_X_R_1_ce0;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_X_R_1_address1;
    sc_signal< sc_logic > fft_stage_1237_U0_X_R_1_ce1;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_X_I_1_address0;
    sc_signal< sc_logic > fft_stage_1237_U0_X_I_1_ce0;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_X_I_1_address1;
    sc_signal< sc_logic > fft_stage_1237_U0_X_I_1_ce1;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_Out_R_2_address0;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_R_2_ce0;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_R_2_we0;
    sc_signal< sc_lv<32> > fft_stage_1237_U0_Out_R_2_d0;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_Out_R_2_address1;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_R_2_ce1;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_R_2_we1;
    sc_signal< sc_lv<32> > fft_stage_1237_U0_Out_R_2_d1;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_Out_I_2_address0;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_I_2_ce0;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_I_2_we0;
    sc_signal< sc_lv<32> > fft_stage_1237_U0_Out_I_2_d0;
    sc_signal< sc_lv<10> > fft_stage_1237_U0_Out_I_2_address1;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_I_2_ce1;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_I_2_we1;
    sc_signal< sc_lv<32> > fft_stage_1237_U0_Out_I_2_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_2;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_I_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_2;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_2;
    sc_signal< sc_logic > ap_channel_done_Stage_R_2;
    sc_signal< sc_logic > fft_stage_1237_U0_Out_R_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_2;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_2;
    sc_signal< sc_logic > fft_stage_1238_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1238_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1238_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1238_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1238_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_X_R_2_address0;
    sc_signal< sc_logic > fft_stage_1238_U0_X_R_2_ce0;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_X_R_2_address1;
    sc_signal< sc_logic > fft_stage_1238_U0_X_R_2_ce1;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_X_I_2_address0;
    sc_signal< sc_logic > fft_stage_1238_U0_X_I_2_ce0;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_X_I_2_address1;
    sc_signal< sc_logic > fft_stage_1238_U0_X_I_2_ce1;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_Out_R_3_address0;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_R_3_ce0;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_R_3_we0;
    sc_signal< sc_lv<32> > fft_stage_1238_U0_Out_R_3_d0;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_Out_R_3_address1;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_R_3_ce1;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_R_3_we1;
    sc_signal< sc_lv<32> > fft_stage_1238_U0_Out_R_3_d1;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_Out_I_3_address0;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_I_3_ce0;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_I_3_we0;
    sc_signal< sc_lv<32> > fft_stage_1238_U0_Out_I_3_d0;
    sc_signal< sc_lv<10> > fft_stage_1238_U0_Out_I_3_address1;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_I_3_ce1;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_I_3_we1;
    sc_signal< sc_lv<32> > fft_stage_1238_U0_Out_I_3_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_3;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_I_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_3;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_3;
    sc_signal< sc_logic > ap_channel_done_Stage_R_3;
    sc_signal< sc_logic > fft_stage_1238_U0_Out_R_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_3;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_3;
    sc_signal< sc_logic > fft_stage_1239_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1239_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1239_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1239_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1239_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_X_R_3_address0;
    sc_signal< sc_logic > fft_stage_1239_U0_X_R_3_ce0;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_X_R_3_address1;
    sc_signal< sc_logic > fft_stage_1239_U0_X_R_3_ce1;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_X_I_3_address0;
    sc_signal< sc_logic > fft_stage_1239_U0_X_I_3_ce0;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_X_I_3_address1;
    sc_signal< sc_logic > fft_stage_1239_U0_X_I_3_ce1;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_Out_R_4_address0;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_R_4_ce0;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_R_4_we0;
    sc_signal< sc_lv<32> > fft_stage_1239_U0_Out_R_4_d0;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_Out_R_4_address1;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_R_4_ce1;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_R_4_we1;
    sc_signal< sc_lv<32> > fft_stage_1239_U0_Out_R_4_d1;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_Out_I_4_address0;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_I_4_ce0;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_I_4_we0;
    sc_signal< sc_lv<32> > fft_stage_1239_U0_Out_I_4_d0;
    sc_signal< sc_lv<10> > fft_stage_1239_U0_Out_I_4_address1;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_I_4_ce1;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_I_4_we1;
    sc_signal< sc_lv<32> > fft_stage_1239_U0_Out_I_4_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_4;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_I_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_4;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_4;
    sc_signal< sc_logic > ap_channel_done_Stage_R_4;
    sc_signal< sc_logic > fft_stage_1239_U0_Out_R_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_4;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_4;
    sc_signal< sc_logic > fft_stage_1240_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1240_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1240_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1240_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1240_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_X_R_4_address0;
    sc_signal< sc_logic > fft_stage_1240_U0_X_R_4_ce0;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_X_R_4_address1;
    sc_signal< sc_logic > fft_stage_1240_U0_X_R_4_ce1;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_X_I_4_address0;
    sc_signal< sc_logic > fft_stage_1240_U0_X_I_4_ce0;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_X_I_4_address1;
    sc_signal< sc_logic > fft_stage_1240_U0_X_I_4_ce1;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_Out_R_5_address0;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_R_5_ce0;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_R_5_we0;
    sc_signal< sc_lv<32> > fft_stage_1240_U0_Out_R_5_d0;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_Out_R_5_address1;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_R_5_ce1;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_R_5_we1;
    sc_signal< sc_lv<32> > fft_stage_1240_U0_Out_R_5_d1;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_Out_I_5_address0;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_I_5_ce0;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_I_5_we0;
    sc_signal< sc_lv<32> > fft_stage_1240_U0_Out_I_5_d0;
    sc_signal< sc_lv<10> > fft_stage_1240_U0_Out_I_5_address1;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_I_5_ce1;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_I_5_we1;
    sc_signal< sc_lv<32> > fft_stage_1240_U0_Out_I_5_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_5;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_I_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_5;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_5;
    sc_signal< sc_logic > ap_channel_done_Stage_R_5;
    sc_signal< sc_logic > fft_stage_1240_U0_Out_R_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_5;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_5;
    sc_signal< sc_logic > fft_stage_1241_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1241_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1241_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1241_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1241_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_X_R_5_address0;
    sc_signal< sc_logic > fft_stage_1241_U0_X_R_5_ce0;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_X_R_5_address1;
    sc_signal< sc_logic > fft_stage_1241_U0_X_R_5_ce1;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_X_I_5_address0;
    sc_signal< sc_logic > fft_stage_1241_U0_X_I_5_ce0;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_X_I_5_address1;
    sc_signal< sc_logic > fft_stage_1241_U0_X_I_5_ce1;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_Out_R_6_address0;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_R_6_ce0;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_R_6_we0;
    sc_signal< sc_lv<32> > fft_stage_1241_U0_Out_R_6_d0;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_Out_R_6_address1;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_R_6_ce1;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_R_6_we1;
    sc_signal< sc_lv<32> > fft_stage_1241_U0_Out_R_6_d1;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_Out_I_6_address0;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_I_6_ce0;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_I_6_we0;
    sc_signal< sc_lv<32> > fft_stage_1241_U0_Out_I_6_d0;
    sc_signal< sc_lv<10> > fft_stage_1241_U0_Out_I_6_address1;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_I_6_ce1;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_I_6_we1;
    sc_signal< sc_lv<32> > fft_stage_1241_U0_Out_I_6_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_6;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_I_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_6;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_6;
    sc_signal< sc_logic > ap_channel_done_Stage_R_6;
    sc_signal< sc_logic > fft_stage_1241_U0_Out_R_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_6;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_6;
    sc_signal< sc_logic > fft_stage_1242_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1242_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1242_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1242_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1242_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_X_R_6_address0;
    sc_signal< sc_logic > fft_stage_1242_U0_X_R_6_ce0;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_X_R_6_address1;
    sc_signal< sc_logic > fft_stage_1242_U0_X_R_6_ce1;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_X_I_6_address0;
    sc_signal< sc_logic > fft_stage_1242_U0_X_I_6_ce0;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_X_I_6_address1;
    sc_signal< sc_logic > fft_stage_1242_U0_X_I_6_ce1;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_Out_R_7_address0;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_R_7_ce0;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_R_7_we0;
    sc_signal< sc_lv<32> > fft_stage_1242_U0_Out_R_7_d0;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_Out_R_7_address1;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_R_7_ce1;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_R_7_we1;
    sc_signal< sc_lv<32> > fft_stage_1242_U0_Out_R_7_d1;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_Out_I_7_address0;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_I_7_ce0;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_I_7_we0;
    sc_signal< sc_lv<32> > fft_stage_1242_U0_Out_I_7_d0;
    sc_signal< sc_lv<10> > fft_stage_1242_U0_Out_I_7_address1;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_I_7_ce1;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_I_7_we1;
    sc_signal< sc_lv<32> > fft_stage_1242_U0_Out_I_7_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_7;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_I_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_7;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_7;
    sc_signal< sc_logic > ap_channel_done_Stage_R_7;
    sc_signal< sc_logic > fft_stage_1242_U0_Out_R_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_7;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_7;
    sc_signal< sc_logic > fft_stage_1243_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1243_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1243_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1243_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1243_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_X_R_7_address0;
    sc_signal< sc_logic > fft_stage_1243_U0_X_R_7_ce0;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_X_R_7_address1;
    sc_signal< sc_logic > fft_stage_1243_U0_X_R_7_ce1;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_X_I_7_address0;
    sc_signal< sc_logic > fft_stage_1243_U0_X_I_7_ce0;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_X_I_7_address1;
    sc_signal< sc_logic > fft_stage_1243_U0_X_I_7_ce1;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_Out_R_8_address0;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_R_8_ce0;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_R_8_we0;
    sc_signal< sc_lv<32> > fft_stage_1243_U0_Out_R_8_d0;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_Out_R_8_address1;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_R_8_ce1;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_R_8_we1;
    sc_signal< sc_lv<32> > fft_stage_1243_U0_Out_R_8_d1;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_Out_I_8_address0;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_I_8_ce0;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_I_8_we0;
    sc_signal< sc_lv<32> > fft_stage_1243_U0_Out_I_8_d0;
    sc_signal< sc_lv<10> > fft_stage_1243_U0_Out_I_8_address1;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_I_8_ce1;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_I_8_we1;
    sc_signal< sc_lv<32> > fft_stage_1243_U0_Out_I_8_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_8;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_I_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_8;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_8;
    sc_signal< sc_logic > ap_channel_done_Stage_R_8;
    sc_signal< sc_logic > fft_stage_1243_U0_Out_R_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_8;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_8;
    sc_signal< sc_logic > fft_stage_1244_U0_ap_start;
    sc_signal< sc_logic > fft_stage_1244_U0_ap_done;
    sc_signal< sc_logic > fft_stage_1244_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_1244_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_1244_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_X_R_8_address0;
    sc_signal< sc_logic > fft_stage_1244_U0_X_R_8_ce0;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_X_R_8_address1;
    sc_signal< sc_logic > fft_stage_1244_U0_X_R_8_ce1;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_X_I_8_address0;
    sc_signal< sc_logic > fft_stage_1244_U0_X_I_8_ce0;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_X_I_8_address1;
    sc_signal< sc_logic > fft_stage_1244_U0_X_I_8_ce1;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_Out_R_9_address0;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_R_9_ce0;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_R_9_we0;
    sc_signal< sc_lv<32> > fft_stage_1244_U0_Out_R_9_d0;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_Out_R_9_address1;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_R_9_ce1;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_R_9_we1;
    sc_signal< sc_lv<32> > fft_stage_1244_U0_Out_R_9_d1;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_Out_I_9_address0;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_I_9_ce0;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_I_9_we0;
    sc_signal< sc_lv<32> > fft_stage_1244_U0_Out_I_9_d0;
    sc_signal< sc_lv<10> > fft_stage_1244_U0_Out_I_9_address1;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_I_9_ce1;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_I_9_we1;
    sc_signal< sc_lv<32> > fft_stage_1244_U0_Out_I_9_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_9;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_I_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_9;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_9;
    sc_signal< sc_logic > ap_channel_done_Stage_R_9;
    sc_signal< sc_logic > fft_stage_1244_U0_Out_R_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_9;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_9;
    sc_signal< sc_logic > fft_stage245_U0_ap_start;
    sc_signal< sc_logic > fft_stage245_U0_ap_done;
    sc_signal< sc_logic > fft_stage245_U0_ap_continue;
    sc_signal< sc_logic > fft_stage245_U0_ap_idle;
    sc_signal< sc_logic > fft_stage245_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage245_U0_X_R9_address0;
    sc_signal< sc_logic > fft_stage245_U0_X_R9_ce0;
    sc_signal< sc_lv<10> > fft_stage245_U0_X_R9_address1;
    sc_signal< sc_logic > fft_stage245_U0_X_R9_ce1;
    sc_signal< sc_lv<10> > fft_stage245_U0_X_I18_address0;
    sc_signal< sc_logic > fft_stage245_U0_X_I18_ce0;
    sc_signal< sc_lv<10> > fft_stage245_U0_X_I18_address1;
    sc_signal< sc_logic > fft_stage245_U0_X_I18_ce1;
    sc_signal< sc_lv<10> > fft_stage245_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage245_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage245_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage245_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage245_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage245_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage245_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage245_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage245_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage245_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage245_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage245_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage245_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage245_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage245_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage245_U0_Out_I_d1;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Stage_R_0_i_full_n;
    sc_signal< sc_logic > Stage_R_0_t_empty_n;
    sc_signal< sc_lv<32> > Stage_R_0_t_d1;
    sc_signal< sc_logic > Stage_R_0_t_we1;
    sc_signal< sc_logic > Stage_I_0_i_full_n;
    sc_signal< sc_logic > Stage_I_0_t_empty_n;
    sc_signal< sc_lv<32> > Stage_I_0_t_d1;
    sc_signal< sc_logic > Stage_I_0_t_we1;
    sc_signal< sc_logic > Stage_R_1_i_full_n;
    sc_signal< sc_logic > Stage_R_1_t_empty_n;
    sc_signal< sc_logic > Stage_I_1_i_full_n;
    sc_signal< sc_logic > Stage_I_1_t_empty_n;
    sc_signal< sc_logic > Stage_R_2_i_full_n;
    sc_signal< sc_logic > Stage_R_2_t_empty_n;
    sc_signal< sc_logic > Stage_I_2_i_full_n;
    sc_signal< sc_logic > Stage_I_2_t_empty_n;
    sc_signal< sc_logic > Stage_R_3_i_full_n;
    sc_signal< sc_logic > Stage_R_3_t_empty_n;
    sc_signal< sc_logic > Stage_I_3_i_full_n;
    sc_signal< sc_logic > Stage_I_3_t_empty_n;
    sc_signal< sc_logic > Stage_R_4_i_full_n;
    sc_signal< sc_logic > Stage_R_4_t_empty_n;
    sc_signal< sc_logic > Stage_I_4_i_full_n;
    sc_signal< sc_logic > Stage_I_4_t_empty_n;
    sc_signal< sc_logic > Stage_R_5_i_full_n;
    sc_signal< sc_logic > Stage_R_5_t_empty_n;
    sc_signal< sc_logic > Stage_I_5_i_full_n;
    sc_signal< sc_logic > Stage_I_5_t_empty_n;
    sc_signal< sc_logic > Stage_R_6_i_full_n;
    sc_signal< sc_logic > Stage_R_6_t_empty_n;
    sc_signal< sc_logic > Stage_I_6_i_full_n;
    sc_signal< sc_logic > Stage_I_6_t_empty_n;
    sc_signal< sc_logic > Stage_R_7_i_full_n;
    sc_signal< sc_logic > Stage_R_7_t_empty_n;
    sc_signal< sc_logic > Stage_I_7_i_full_n;
    sc_signal< sc_logic > Stage_I_7_t_empty_n;
    sc_signal< sc_logic > Stage_R_8_i_full_n;
    sc_signal< sc_logic > Stage_R_8_t_empty_n;
    sc_signal< sc_logic > Stage_I_8_i_full_n;
    sc_signal< sc_logic > Stage_I_8_t_empty_n;
    sc_signal< sc_logic > Stage_R_9_i_full_n;
    sc_signal< sc_logic > Stage_R_9_t_empty_n;
    sc_signal< sc_logic > Stage_I_9_i_full_n;
    sc_signal< sc_logic > Stage_I_9_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > bit_reverse235_U0_start_full_n;
    sc_signal< sc_logic > bit_reverse235_U0_start_write;
    sc_signal< sc_logic > fft_stage_1236_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1236_U0_start_write;
    sc_signal< sc_logic > fft_stage_1237_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1237_U0_start_write;
    sc_signal< sc_logic > fft_stage_1238_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1238_U0_start_write;
    sc_signal< sc_logic > fft_stage_1239_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1239_U0_start_write;
    sc_signal< sc_logic > fft_stage_1240_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1240_U0_start_write;
    sc_signal< sc_logic > fft_stage_1241_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1241_U0_start_write;
    sc_signal< sc_logic > fft_stage_1242_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1242_U0_start_write;
    sc_signal< sc_logic > fft_stage_1243_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1243_U0_start_write;
    sc_signal< sc_logic > fft_stage_1244_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_1244_U0_start_write;
    sc_signal< sc_logic > fft_stage245_U0_start_full_n;
    sc_signal< sc_logic > fft_stage245_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_OUT_I_address0();
    void thread_OUT_I_address1();
    void thread_OUT_I_ce0();
    void thread_OUT_I_ce1();
    void thread_OUT_I_d0();
    void thread_OUT_I_d1();
    void thread_OUT_I_we0();
    void thread_OUT_I_we1();
    void thread_OUT_R_address0();
    void thread_OUT_R_address1();
    void thread_OUT_R_ce0();
    void thread_OUT_R_ce1();
    void thread_OUT_R_d0();
    void thread_OUT_R_d1();
    void thread_OUT_R_we0();
    void thread_OUT_R_we1();
    void thread_Stage_I_0_t_d1();
    void thread_Stage_I_0_t_we1();
    void thread_Stage_R_0_t_d1();
    void thread_Stage_R_0_t_we1();
    void thread_X_I_address0();
    void thread_X_I_address1();
    void thread_X_I_ce0();
    void thread_X_I_ce1();
    void thread_X_I_d0();
    void thread_X_I_d1();
    void thread_X_I_we0();
    void thread_X_I_we1();
    void thread_X_R_address0();
    void thread_X_R_address1();
    void thread_X_R_ce0();
    void thread_X_R_ce1();
    void thread_X_R_d0();
    void thread_X_R_d1();
    void thread_X_R_we0();
    void thread_X_R_we1();
    void thread_ap_channel_done_Stage_I_0();
    void thread_ap_channel_done_Stage_I_1();
    void thread_ap_channel_done_Stage_I_2();
    void thread_ap_channel_done_Stage_I_3();
    void thread_ap_channel_done_Stage_I_4();
    void thread_ap_channel_done_Stage_I_5();
    void thread_ap_channel_done_Stage_I_6();
    void thread_ap_channel_done_Stage_I_7();
    void thread_ap_channel_done_Stage_I_8();
    void thread_ap_channel_done_Stage_I_9();
    void thread_ap_channel_done_Stage_R_0();
    void thread_ap_channel_done_Stage_R_1();
    void thread_ap_channel_done_Stage_R_2();
    void thread_ap_channel_done_Stage_R_3();
    void thread_ap_channel_done_Stage_R_4();
    void thread_ap_channel_done_Stage_R_5();
    void thread_ap_channel_done_Stage_R_6();
    void thread_ap_channel_done_Stage_R_7();
    void thread_ap_channel_done_Stage_R_8();
    void thread_ap_channel_done_Stage_R_9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_Stage_I_0();
    void thread_ap_sync_channel_write_Stage_I_1();
    void thread_ap_sync_channel_write_Stage_I_2();
    void thread_ap_sync_channel_write_Stage_I_3();
    void thread_ap_sync_channel_write_Stage_I_4();
    void thread_ap_sync_channel_write_Stage_I_5();
    void thread_ap_sync_channel_write_Stage_I_6();
    void thread_ap_sync_channel_write_Stage_I_7();
    void thread_ap_sync_channel_write_Stage_I_8();
    void thread_ap_sync_channel_write_Stage_I_9();
    void thread_ap_sync_channel_write_Stage_R_0();
    void thread_ap_sync_channel_write_Stage_R_1();
    void thread_ap_sync_channel_write_Stage_R_2();
    void thread_ap_sync_channel_write_Stage_R_3();
    void thread_ap_sync_channel_write_Stage_R_4();
    void thread_ap_sync_channel_write_Stage_R_5();
    void thread_ap_sync_channel_write_Stage_R_6();
    void thread_ap_sync_channel_write_Stage_R_7();
    void thread_ap_sync_channel_write_Stage_R_8();
    void thread_ap_sync_channel_write_Stage_R_9();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bit_reverse235_U0_OUT_I_full_n();
    void thread_bit_reverse235_U0_OUT_R_full_n();
    void thread_bit_reverse235_U0_ap_continue();
    void thread_bit_reverse235_U0_ap_start();
    void thread_bit_reverse235_U0_start_full_n();
    void thread_bit_reverse235_U0_start_write();
    void thread_fft_stage245_U0_ap_continue();
    void thread_fft_stage245_U0_ap_start();
    void thread_fft_stage245_U0_start_full_n();
    void thread_fft_stage245_U0_start_write();
    void thread_fft_stage_1236_U0_Out_I_1_full_n();
    void thread_fft_stage_1236_U0_Out_R_1_full_n();
    void thread_fft_stage_1236_U0_ap_continue();
    void thread_fft_stage_1236_U0_ap_start();
    void thread_fft_stage_1236_U0_start_full_n();
    void thread_fft_stage_1236_U0_start_write();
    void thread_fft_stage_1237_U0_Out_I_2_full_n();
    void thread_fft_stage_1237_U0_Out_R_2_full_n();
    void thread_fft_stage_1237_U0_ap_continue();
    void thread_fft_stage_1237_U0_ap_start();
    void thread_fft_stage_1237_U0_start_full_n();
    void thread_fft_stage_1237_U0_start_write();
    void thread_fft_stage_1238_U0_Out_I_3_full_n();
    void thread_fft_stage_1238_U0_Out_R_3_full_n();
    void thread_fft_stage_1238_U0_ap_continue();
    void thread_fft_stage_1238_U0_ap_start();
    void thread_fft_stage_1238_U0_start_full_n();
    void thread_fft_stage_1238_U0_start_write();
    void thread_fft_stage_1239_U0_Out_I_4_full_n();
    void thread_fft_stage_1239_U0_Out_R_4_full_n();
    void thread_fft_stage_1239_U0_ap_continue();
    void thread_fft_stage_1239_U0_ap_start();
    void thread_fft_stage_1239_U0_start_full_n();
    void thread_fft_stage_1239_U0_start_write();
    void thread_fft_stage_1240_U0_Out_I_5_full_n();
    void thread_fft_stage_1240_U0_Out_R_5_full_n();
    void thread_fft_stage_1240_U0_ap_continue();
    void thread_fft_stage_1240_U0_ap_start();
    void thread_fft_stage_1240_U0_start_full_n();
    void thread_fft_stage_1240_U0_start_write();
    void thread_fft_stage_1241_U0_Out_I_6_full_n();
    void thread_fft_stage_1241_U0_Out_R_6_full_n();
    void thread_fft_stage_1241_U0_ap_continue();
    void thread_fft_stage_1241_U0_ap_start();
    void thread_fft_stage_1241_U0_start_full_n();
    void thread_fft_stage_1241_U0_start_write();
    void thread_fft_stage_1242_U0_Out_I_7_full_n();
    void thread_fft_stage_1242_U0_Out_R_7_full_n();
    void thread_fft_stage_1242_U0_ap_continue();
    void thread_fft_stage_1242_U0_ap_start();
    void thread_fft_stage_1242_U0_start_full_n();
    void thread_fft_stage_1242_U0_start_write();
    void thread_fft_stage_1243_U0_Out_I_8_full_n();
    void thread_fft_stage_1243_U0_Out_R_8_full_n();
    void thread_fft_stage_1243_U0_ap_continue();
    void thread_fft_stage_1243_U0_ap_start();
    void thread_fft_stage_1243_U0_start_full_n();
    void thread_fft_stage_1243_U0_start_write();
    void thread_fft_stage_1244_U0_Out_I_9_full_n();
    void thread_fft_stage_1244_U0_Out_R_9_full_n();
    void thread_fft_stage_1244_U0_ap_continue();
    void thread_fft_stage_1244_U0_ap_start();
    void thread_fft_stage_1244_U0_start_full_n();
    void thread_fft_stage_1244_U0_start_write();
};

}

using namespace ap_rtl;

#endif
