INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sources_1/bd/DSP_TEST/sim/DSP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sources_1/bd/DSP_TEST/hdl/DSP_TEST_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP_TEST_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol P_0, assumed default net type wire [F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v:36]
INFO: [VRFC 10-2458] undeclared symbol sin1, assumed default net type wire [F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v:38]
INFO: [VRFC 10-2458] undeclared symbol sin2, assumed default net type wire [F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net aclk_0 is not permitted [F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v:32]
ERROR: [VRFC 10-2787] module tb_top ignored due to previous errors [F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.srcs/sim_1/new/tb_top.v:23]
