Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 17:33:07 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2505 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.174        0.000                      0                 7368        0.046        0.000                      0                 7368        3.000        0.000                       0                  2511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.174        0.000                      0                 7368        0.178        0.000                      0                 7368        6.642        0.000                       0                  2507  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.176        0.000                      0                 7368        0.178        0.000                      0                 7368        6.642        0.000                       0                  2507  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.174        0.000                      0                 7368        0.046        0.000                      0                 7368  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.174        0.000                      0                 7368        0.046        0.000                      0                 7368  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 6.338ns (48.203%)  route 6.810ns (51.797%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.528 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.493    11.021    packetgen/checksum2[10]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629    11.650 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.650    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.831 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.713    12.544    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.233    12.777 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.777    packetgen/checksum[15]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.098    14.951    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 6.000ns (45.956%)  route 7.056ns (54.044%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.440 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    packet_reg[155]_i_2_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.620 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.554    11.174    packetgen/checksum2[14]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.217    11.391 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.391    packetgen/packet[159]_i_17_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.690 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.897    12.587    packetgen/checksum1
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.684 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.684    packetgen/checksum[13]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.069    14.922    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[17]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[18]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[19]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[20]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[21]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[22]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[28]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 srx/data_q_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X37Y79         FDRE                                         r  srx/data_q_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[187]/Q
                         net (fo=3, routed)           0.120    -0.342    srx/incomingpacket[187]
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.831    -0.842    srx/clk_out_65mhz
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.047    -0.520    srx/data_q_reg[186]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/C
                         clock pessimism              0.254    -0.554    
    SLICE_X7Y81          FDSE (Hold_fdse_C_D)         0.066    -0.488    kbdexport1/messageoutarray4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.273%)  route 0.113ns (40.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[77]/Q
                         net (fo=1, routed)           0.113    -0.314    stx/data[68]
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.844    -0.829    stx/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070    -0.505    stx/data_q_reg[77]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.453%)  route 0.094ns (36.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y92         FDRE                                         r  packetgen/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[19]/Q
                         net (fo=1, routed)           0.094    -0.332    stx/data[17]
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.047    -0.527    stx/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[237]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[176]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.025    -0.559    stx/data_q_reg[237]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/C
                         clock pessimism              0.254    -0.554    
    SLICE_X6Y81          FDSE (Hold_fdse_C_D)         0.052    -0.502    kbdexport1/messageoutarray0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.790%)  route 0.142ns (50.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X4Y95          FDRE                                         r  kbdexport1/cstring_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[117]/Q
                         net (fo=6, routed)           0.142    -0.278    kbdexport1/currentkeyboard[117]
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.874    -0.799    kbdexport1/clk_out_65mhz
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y93          FDSE (Hold_fdse_C_D)         0.066    -0.479    kbdexport1/messageoutarray1_reg[117]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.679%)  route 0.110ns (46.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[235]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[174]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.022    -0.562    stx/data_q_reg[235]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.109%)  route 0.100ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X13Y94         FDRE                                         r  packetgen/packet_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  packetgen/packet_reg[76]/Q
                         net (fo=1, routed)           0.100    -0.361    stx/data[67]
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.846    -0.827    stx/clk_out_65mhz
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.010    -0.563    stx/data_q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.614%)  route 0.121ns (42.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X2Y101         FDRE                                         r  kbdexport1/cstring_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  kbdexport1/cstring_reg[20]/Q
                         net (fo=6, routed)           0.121    -0.281    kbdexport1/currentkeyboard[20]
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.066    -0.483    kbdexport1/messageoutarray3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y43     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y33     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y38     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y36     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y39     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 6.338ns (48.203%)  route 6.810ns (51.797%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.528 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.493    11.021    packetgen/checksum2[10]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629    11.650 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.650    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.831 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.713    12.544    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.233    12.777 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.777    packetgen/checksum[15]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.130    14.855    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.098    14.953    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 6.000ns (45.956%)  route 7.056ns (54.044%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.440 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    packet_reg[155]_i_2_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.620 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.554    11.174    packetgen/checksum2[14]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.217    11.391 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.391    packetgen/packet[159]_i_17_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.690 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.897    12.587    packetgen/checksum1
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.684 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.684    packetgen/checksum[13]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.130    14.855    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.069    14.924    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[17]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[18]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[19]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[20]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[21]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[22]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.130    14.845    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.531    packetrcv/highestSNreceived_reg[28]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 srx/data_q_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X37Y79         FDRE                                         r  srx/data_q_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[187]/Q
                         net (fo=3, routed)           0.120    -0.342    srx/incomingpacket[187]
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.831    -0.842    srx/clk_out_65mhz
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.047    -0.520    srx/data_q_reg[186]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/C
                         clock pessimism              0.254    -0.554    
    SLICE_X7Y81          FDSE (Hold_fdse_C_D)         0.066    -0.488    kbdexport1/messageoutarray4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.273%)  route 0.113ns (40.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[77]/Q
                         net (fo=1, routed)           0.113    -0.314    stx/data[68]
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.844    -0.829    stx/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070    -0.505    stx/data_q_reg[77]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.453%)  route 0.094ns (36.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y92         FDRE                                         r  packetgen/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[19]/Q
                         net (fo=1, routed)           0.094    -0.332    stx/data[17]
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.047    -0.527    stx/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[237]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[176]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.025    -0.559    stx/data_q_reg[237]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/C
                         clock pessimism              0.254    -0.554    
    SLICE_X6Y81          FDSE (Hold_fdse_C_D)         0.052    -0.502    kbdexport1/messageoutarray0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.790%)  route 0.142ns (50.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X4Y95          FDRE                                         r  kbdexport1/cstring_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[117]/Q
                         net (fo=6, routed)           0.142    -0.278    kbdexport1/currentkeyboard[117]
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.874    -0.799    kbdexport1/clk_out_65mhz
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y93          FDSE (Hold_fdse_C_D)         0.066    -0.479    kbdexport1/messageoutarray1_reg[117]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.679%)  route 0.110ns (46.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[235]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[174]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.022    -0.562    stx/data_q_reg[235]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.109%)  route 0.100ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X13Y94         FDRE                                         r  packetgen/packet_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  packetgen/packet_reg[76]/Q
                         net (fo=1, routed)           0.100    -0.361    stx/data[67]
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.846    -0.827    stx/clk_out_65mhz
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.010    -0.563    stx/data_q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.614%)  route 0.121ns (42.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X2Y101         FDRE                                         r  kbdexport1/cstring_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  kbdexport1/cstring_reg[20]/Q
                         net (fo=6, routed)           0.121    -0.281    kbdexport1/currentkeyboard[20]
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.066    -0.483    kbdexport1/messageoutarray3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y43     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y33     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y38     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y36     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y39     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y73      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y74      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 6.338ns (48.203%)  route 6.810ns (51.797%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.528 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.493    11.021    packetgen/checksum2[10]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629    11.650 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.650    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.831 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.713    12.544    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.233    12.777 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.777    packetgen/checksum[15]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.098    14.951    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 6.000ns (45.956%)  route 7.056ns (54.044%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.440 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    packet_reg[155]_i_2_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.620 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.554    11.174    packetgen/checksum2[14]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.217    11.391 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.391    packetgen/packet[159]_i_17_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.690 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.897    12.587    packetgen/checksum1
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.684 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.684    packetgen/checksum[13]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.069    14.922    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[17]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[18]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[19]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[20]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[21]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[22]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[28]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 srx/data_q_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X37Y79         FDRE                                         r  srx/data_q_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[187]/Q
                         net (fo=3, routed)           0.120    -0.342    srx/incomingpacket[187]
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.831    -0.842    srx/clk_out_65mhz
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.047    -0.388    srx/data_q_reg[186]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/C
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X7Y81          FDSE (Hold_fdse_C_D)         0.066    -0.356    kbdexport1/messageoutarray4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.273%)  route 0.113ns (40.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[77]/Q
                         net (fo=1, routed)           0.113    -0.314    stx/data[68]
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.844    -0.829    stx/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070    -0.373    stx/data_q_reg[77]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.453%)  route 0.094ns (36.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y92         FDRE                                         r  packetgen/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[19]/Q
                         net (fo=1, routed)           0.094    -0.332    stx/data[17]
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.047    -0.395    stx/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[237]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[176]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.025    -0.427    stx/data_q_reg[237]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/C
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X6Y81          FDSE (Hold_fdse_C_D)         0.052    -0.370    kbdexport1/messageoutarray0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.790%)  route 0.142ns (50.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X4Y95          FDRE                                         r  kbdexport1/cstring_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[117]/Q
                         net (fo=6, routed)           0.142    -0.278    kbdexport1/currentkeyboard[117]
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.874    -0.799    kbdexport1/clk_out_65mhz
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.132    -0.413    
    SLICE_X4Y93          FDSE (Hold_fdse_C_D)         0.066    -0.347    kbdexport1/messageoutarray1_reg[117]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.679%)  route 0.110ns (46.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[235]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[174]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.022    -0.430    stx/data_q_reg[235]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.109%)  route 0.100ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X13Y94         FDRE                                         r  packetgen/packet_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  packetgen/packet_reg[76]/Q
                         net (fo=1, routed)           0.100    -0.361    stx/data[67]
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.846    -0.827    stx/clk_out_65mhz
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.010    -0.431    stx/data_q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.614%)  route 0.121ns (42.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X2Y101         FDRE                                         r  kbdexport1/cstring_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  kbdexport1/cstring_reg[20]/Q
                         net (fo=6, routed)           0.121    -0.281    kbdexport1/currentkeyboard[20]
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.066    -0.351    kbdexport1/messageoutarray3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 6.338ns (48.203%)  route 6.810ns (51.797%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.528 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.493    11.021    packetgen/checksum2[10]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629    11.650 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.650    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.831 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.713    12.544    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.233    12.777 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.777    packetgen/checksum[15]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.098    14.951    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 6.000ns (45.956%)  route 7.056ns (54.044%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.246    -0.371    statemachine/clk_out_65mhz
    SLICE_X29Y79         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.030 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.927     0.897    statemachine/Q[1]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.097     0.994 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.994    statemachine/packet[126]_i_13_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.373 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.373    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.465 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.465    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.557 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.557    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.649 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.649    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.741 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.741    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.833 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.833    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.990 f  statemachine/packet_reg[126]_i_15/O[0]
                         net (fo=1, routed)           0.490     2.479    packetgen/p_0_in[6]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.209     2.688 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.296     2.984    packetgen/packet[126]_i_16_n_0
    SLICE_X15Y89         LUT5 (Prop_lut5_I4_O)        0.097     3.081 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.457    packetgen/packet[126]_i_6_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.097     3.554 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.544     4.098    kbdexport1/SN_reg[20]
    SLICE_X15Y89         LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_122/O
                         net (fo=2, routed)           0.335     4.530    kbdexport1/packet[159]_i_122_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.097     4.627 r  kbdexport1/packet[159]_i_126/O
                         net (fo=1, routed)           0.000     4.627    kbdexport1/packet[159]_i_126_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.006 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.006    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.186 r  kbdexport1/packet_reg[147]_i_73/O[2]
                         net (fo=2, routed)           0.597     5.783    statemachine/SN_reg[23]_0[2]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.217     6.000 r  statemachine/packet[159]_i_74/O
                         net (fo=2, routed)           0.388     6.388    statemachine/packet[159]_i_74_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.097     6.485 r  statemachine/packet[159]_i_78/O
                         net (fo=1, routed)           0.000     6.485    statemachine/packet[159]_i_78_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.784 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.784    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.943 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.366     7.308    statemachine_n_127
    SLICE_X10Y89         LUT3 (Prop_lut3_I1_O)        0.224     7.532 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.488     8.021    packet[159]_i_49_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.097     8.118 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.372     8.490    packet[159]_i_33_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.097     8.587 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.587    packet[159]_i_37_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.989 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.989    packet_reg[159]_i_21_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.212 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.426     9.638    p_1_in12_in[1]
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.216     9.854 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.854    packet[147]_i_6_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.256 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    packet_reg[147]_i_2_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.348 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    packet_reg[151]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.440 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    packet_reg[155]_i_2_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.620 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.554    11.174    packetgen/checksum2[14]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.217    11.391 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.391    packetgen/packet[159]_i_17_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.690 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.897    12.587    packetgen/checksum1
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.684 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.684    packetgen/checksum[13]
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X12Y92         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.985    
                         clock uncertainty           -0.132    14.853    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.069    14.922    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[17]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[17]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[18]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[18]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[19]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[19]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.240ns (41.630%)  route 7.347ns (58.370%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.626    12.206    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X36Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[20]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[20]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[21]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[21]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[22]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[22]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 srx/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 5.240ns (41.641%)  route 7.344ns (58.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 14.627 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.235    -0.381    srx/clk_out_65mhz
    SLICE_X45Y77         FDRE                                         r  srx/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.341    -0.040 r  srx/data_q_reg[24]/Q
                         net (fo=8, routed)           0.884     0.844    srx/data[24]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.097     0.941 r  srx/state[1]_i_343/O
                         net (fo=2, routed)           0.465     1.406    srx/state[1]_i_343_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.239     1.645 r  srx/state[1]_i_347/O
                         net (fo=1, routed)           0.000     1.645    srx/state[1]_i_347_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.122 r  srx/state_reg[1]_i_255/O[3]
                         net (fo=2, routed)           0.719     2.841    srx_n_207
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.241     3.082 r  state[1]_i_157/O
                         net (fo=2, routed)           0.425     3.506    state[1]_i_157_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.253     3.759 r  state[1]_i_161/O
                         net (fo=1, routed)           0.000     3.759    state[1]_i_161_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.138 r  state_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.138    state_reg[1]_i_100_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  state_reg[1]_i_56/O[0]
                         net (fo=3, routed)           0.480     4.775    state_reg[1]_i_56_n_7
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.209     4.984 r  state[1]_i_112/O
                         net (fo=2, routed)           0.444     5.428    srx/data_q_reg[191]_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.097     5.525 r  srx/state[1]_i_58/O
                         net (fo=2, routed)           0.430     5.955    srx/state[1]_i_58_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.052 r  srx/state[1]_i_62/O
                         net (fo=1, routed)           0.000     6.052    srx/state[1]_i_62_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.464 r  srx/state_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.464    srx/state_reg[1]_i_33_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.651 r  srx/highestSNreceived_reg[31]_i_13/CO[0]
                         net (fo=2, routed)           0.572     7.223    srx/packetrcv/p_1_in17_in[4]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.279     7.502 r  srx/highestSNreceived[31]_i_17/O
                         net (fo=1, routed)           0.000     7.502    srx/highestSNreceived[31]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     7.908 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.520     8.429    packetrcv/checksum2[6]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619     9.048 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.048    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.285 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.810    10.095    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.222    10.317 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.420    10.736    s1/data_q_reg[271]_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.833 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.206    11.039    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.097    11.136 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.347    11.482    packetrcv/out_reg
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.097    11.579 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.623    12.202    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        1.147    14.627    packetrcv/clk_out_65mhz
    SLICE_X37Y86         FDRE                                         r  packetrcv/highestSNreceived_reg[28]/C
                         clock pessimism              0.348    14.975    
                         clock uncertainty           -0.132    14.843    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[28]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 srx/data_q_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X37Y79         FDRE                                         r  srx/data_q_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[187]/Q
                         net (fo=3, routed)           0.120    -0.342    srx/incomingpacket[187]
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.831    -0.842    srx/clk_out_65mhz
    SLICE_X33Y79         FDRE                                         r  srx/data_q_reg[186]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.047    -0.388    srx/data_q_reg[186]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X7Y81          FDSE                                         r  kbdexport1/messageoutarray4_reg[3]/C
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X7Y81          FDSE (Hold_fdse_C_D)         0.066    -0.356    kbdexport1/messageoutarray4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.273%)  route 0.113ns (40.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[77]/Q
                         net (fo=1, routed)           0.113    -0.314    stx/data[68]
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.844    -0.829    stx/clk_out_65mhz
    SLICE_X13Y89         FDRE                                         r  stx/data_q_reg[77]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070    -0.373    stx/data_q_reg[77]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.453%)  route 0.094ns (36.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y92         FDRE                                         r  packetgen/packet_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[19]/Q
                         net (fo=1, routed)           0.094    -0.332    stx/data[17]
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X13Y92         FDRE                                         r  stx/data_q_reg[19]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.047    -0.395    stx/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[237]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[176]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[237]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.025    -0.427    stx/data_q_reg[237]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y82          FDRE                                         r  kbdexport1/cstring_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[3]/Q
                         net (fo=6, routed)           0.123    -0.304    kbdexport1/currentkeyboard[3]
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.865    -0.808    kbdexport1/clk_out_65mhz
    SLICE_X6Y81          FDSE                                         r  kbdexport1/messageoutarray0_reg[3]/C
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X6Y81          FDSE (Hold_fdse_C_D)         0.052    -0.370    kbdexport1/messageoutarray0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.790%)  route 0.142ns (50.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.603    -0.561    kbdexport1/clk_out_65mhz
    SLICE_X4Y95          FDRE                                         r  kbdexport1/cstring_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  kbdexport1/cstring_reg[117]/Q
                         net (fo=6, routed)           0.142    -0.278    kbdexport1/currentkeyboard[117]
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.874    -0.799    kbdexport1/clk_out_65mhz
    SLICE_X4Y93          FDSE                                         r  kbdexport1/messageoutarray1_reg[117]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.132    -0.413    
    SLICE_X4Y93          FDSE (Hold_fdse_C_D)         0.066    -0.347    kbdexport1/messageoutarray1_reg[117]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.679%)  route 0.110ns (46.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X13Y78         FDRE                                         r  packetgen/packet_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  packetgen/packet_reg[235]/Q
                         net (fo=1, routed)           0.110    -0.361    stx/data[174]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[235]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.022    -0.430    stx/data_q_reg[235]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.109%)  route 0.100ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X13Y94         FDRE                                         r  packetgen/packet_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  packetgen/packet_reg[76]/Q
                         net (fo=1, routed)           0.100    -0.361    stx/data[67]
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.846    -0.827    stx/clk_out_65mhz
    SLICE_X14Y94         FDRE                                         r  stx/data_q_reg[76]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.010    -0.431    stx/data_q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.614%)  route 0.121ns (42.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X2Y101         FDRE                                         r  kbdexport1/cstring_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  kbdexport1/cstring_reg[20]/Q
                         net (fo=6, routed)           0.121    -0.281    kbdexport1/currentkeyboard[20]
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2505, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X3Y100         FDRE                                         r  kbdexport1/messageoutarray3_reg[20]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.066    -0.351    kbdexport1/messageoutarray3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.070    





