================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sat Apr 14 20:29:43 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Resetting target device to 'xc7z100ffg900-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/csim/build'
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
         2        21       103       234        43       140       182       135        27       100       245        97       171        28       231
       121       228       254         9        27       163       111       243       183       244       136       121        44       240       189
       182       169       235        10        72        90       168       150       132       190        73        14       193        87       224
       152       128       240        29        67       247       212       157        41       230       193       157        63       142       203
       253       105       244       148        55        87       228       173        96         2       119        36        10        69       161
       173       124       225       193       224       149        69       252        37       115        60       217       209        85       246
       191        98       148       243        45        44        10       176        96       134       105       230       242        92       198
       166       102       195       105        43        87        51        87       251        14       154       166       170       241       112
        81       158       138       151       186       102        27        33       133       149        63        44       155       232       151
       153        84        76       207       213        31       180        48       184        95       141        38        22       218        24
       113       167       175       221        14       182       107        72        69        42        68       120       101       237        70
Reference Output 
4294951281        89        97       104       104       110       107       108       106       111       114       116       111       104        96
     27215        95       100        98        96       104       110       116       115       117       116       115       114       114       114
4294948185       105       103        94        89       100       114       123       123       120       114       110       112       120       128
       105       116       110        94        89       100       117       124       121       113       102        95        96       109       123
       119       127       120       104        99       107       119       121       113       103        94        90        93       108       123
       122       129       127       114       108       108       112       110       100        93        91        94        99       110       120
       118       127       128       118       106        99        99       100        94        93        97       106       114       118       115
       108       119       124       115        98        83        82        88        90        93       100       113       126       125       113
        95       106       116       111        95        77        74        81        89        95       101       112       125       125       112
        84        99       112       109        97        80        73        77        85        88        89        97       110       115       108
        83       100       116       116       106        89        78        78        83        86        86        93       102       106       102
        87       105       119       119       108        93        82        81        84        87        88        92        95        96        92
   Hipacc Output 
        43        39        34        33        42        56        61        64        64        72        73        75        74        78        82
        76        67        56        52        65        83        87        84        82        91        99       105       105       106       105
        95        85        74        71        88       105       103        94        89       100       114       123       123       120       114
        99        90        85        87       105       116       110        94        89       100       117       124       121       113       102
        88        85        92       101       119       127       120       104        99       107       119       121       113       103        94
        88        91       102       110       122       129       127       114       108       108       112       110       100        93        91
        92        96       104       111       118       127       128       118       106        99        99       100        94        93        97
       101       100       101       103       108       119       124       115        98        83        82        88        90        93       100
       106       100        94        91        95       106       116       111        95        77        74        81        89        95       101
       108        95        83        78        84        99       112       109        97        80        73        77        85        88        89
       113        98        82        76        83       100       116       116       106        89        78        78        83        86        86
       113       100        83        78        87       105       119       119       108        93        82        81        84        87        88
Test FAILED, at (2,2): 103 vs. 74
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 4525 ; free virtual = 40543
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 4525 ; free virtual = 40543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4484).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4477).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4502).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4494).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4521).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 716.621 ; gain = 386.758 ; free physical = 4228 ; free virtual = 40245
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../include/hipacc_vivado_filter.hpp:4496: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 822.121 ; gain = 492.258 ; free physical = 4105 ; free virtual = 40123
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IMG_COLS' (../../include/hipacc_vivado_filter.hpp:4427) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:4443) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:4445) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:4455) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:4475) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:4476) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:4482) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:4483) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../include/hipacc_vivado_filter.hpp:4493) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../include/hipacc_vivado_filter.hpp:4495) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../include/hipacc_vivado_filter.hpp:4501) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (../../include/hipacc_vivado_filter.hpp:4503) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../include/hipacc_vivado_filter.hpp:4514) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1' (../../include/hipacc_vivado_filter.hpp:4516) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1.1' (../../include/hipacc_vivado_filter.hpp:4517) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-102] Partitioning array 'win_small' (../../include/hipacc_vivado_filter.hpp:4515) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.0' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.1' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.2' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.3' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.4' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.V' (../../include/hipacc_vivado_filter.hpp:4409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.0' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.1' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.2' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.3' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.4' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.0' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.1' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.2' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.3' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.4' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.0' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.1' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.2' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.3' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.4' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[0].V' in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[1].V' in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[2].V' in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[3].V' in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-11] Balancing expressions in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4399)...96 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1142.660 ; gain = 812.797 ; free physical = 3848 ; free virtual = 39866
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_ROWS' (../../include/hipacc_vivado_filter.hpp:4424:59) in function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'processVECT<1, 1020, 1020, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:63) into processVECT.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 1172.289 ; gain = 842.426 ; free physical = 3725 ; free virtual = 39743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IMG_ROWS_IMG_COLS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.91 seconds; current allocated memory: 780.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18487.2
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     384    156    18487.2 
INFO: [BIND 205-100]   1     43     43      0      0     384    156    18487.2 
INFO: [BIND 205-100]   2     42     42      0      0     384    156    18487.2 
INFO: [BIND 205-100]   3     43     43      0      0     384    156    18487.2 
INFO: [BIND 205-100] Final cost: 18487.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.16906 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 782.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 782.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18326
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      18326  
INFO: [BIND 205-100] Final cost: 18326
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.304327 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 782.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 782.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18326
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      18326  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      18326  
INFO: [BIND 205-100] Final cost: 18326
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.304353 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 783.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_0_V' to 'processVECT_lineBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_1_V' to 'processVECT_lineBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_2_V' to 'processVECT_lineBdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_3_V' to 'processVECT_lineBeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_3' to 'hipaccRun_mul_32sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_3' to 'hipaccRun_mul_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_3' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_3' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sg8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processVECT'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 785.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 792.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 792.252 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'processVECT_lineBbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1172.289 ; gain = 842.426 ; free physical = 3726 ; free virtual = 39729
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 20:30:57 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sat Apr 14 20:31:06 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Apr 14 20:31:06 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12677 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.836 ; gain = 77.750 ; free physical = 3253 ; free virtual = 39257
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'processVECT' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state15 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:49]
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 255 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2268]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1473]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1697]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1809]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1859]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state14_pp0_stage0_iter12_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1879]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state5_pp0_stage0_iter3_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1889]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1881_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:661]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1886_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:676]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1900_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:691]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1905_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:706]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1919_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:721]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1924_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:736]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1938_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:751]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1943_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:766]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1948_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:781]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1953_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:796]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1958_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:811]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1963_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:826]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1968_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:841]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1973_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:856]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1978_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:871]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1983_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:886]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1988_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:901]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1993_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:916]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1998_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:931]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_2003_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:946]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_2008_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:961]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_2013_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:976]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_2018_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:991]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:598]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:599]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:611]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:614]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:615]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:627]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:630]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:631]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1867]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_2_fu_2202_p5_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2279]
INFO: [Synth 8-256] done synthesizing module 'processVECT' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32sg8j has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sfYi has unconnected port reset
WARNING: [Synth 8-3331] design processVECT_lineBbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1264.344 ; gain = 127.258 ; free physical = 3253 ; free virtual = 39258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1264.344 ; gain = 127.258 ; free physical = 3255 ; free virtual = 39259
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1671.945 ; gain = 3.000 ; free physical = 2840 ; free virtual = 38845
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.195 ; gain = 535.109 ; free physical = 3010 ; free virtual = 39015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.195 ; gain = 535.109 ; free physical = 3010 ; free virtual = 39015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.195 ; gain = 535.109 ; free physical = 3010 ; free virtual = 39015
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_V_addr_reg_2644_reg[7:0]' into 'lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1246]
INFO: [Synth 8-4471] merging register 'lineBuff_2_V_addr_reg_2650_reg[7:0]' into 'lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1247]
INFO: [Synth 8-4471] merging register 'lineBuff_3_V_addr_reg_2656_reg[7:0]' into 'lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1248]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter3_lineBuff_1_V_addr_reg_2644_reg[7:0]' into 'ap_reg_pp0_iter3_lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:597]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter3_lineBuff_2_V_addr_reg_2650_reg[7:0]' into 'ap_reg_pp0_iter3_lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:613]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter3_lineBuff_3_V_addr_reg_2656_reg[7:0]' into 'ap_reg_pp0_iter3_lineBuff_0_V_addr_reg_2638_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:629]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_lineBuff_1_V_addr_reg_2644_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:597]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_lineBuff_2_V_addr_reg_2650_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:613]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_lineBuff_3_V_addr_reg_2656_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:629]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_addr_reg_2644_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1246]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_addr_reg_2650_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1247]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_addr_reg_2656_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1248]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_colv_mid2_reg_2594_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_505_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element col_assign_1_reg_429_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1143]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_418_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1167]
WARNING: [Synth 8-6014] Unused sequential element colv_mid2_reg_2594_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1234]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1672.195 ; gain = 535.109 ; free physical = 3001 ; free virtual = 39006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 19    
	               32 Bit    Registers := 176   
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Multipliers : 
	                15x32  Multipliers := 4     
	                14x32  Multipliers := 8     
	                13x32  Multipliers := 8     
	                12x32  Multipliers := 4     
+---RAMs : 
	              31K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processVECT_lineBbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module hipaccRun_mul_32sfYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module processVECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 15    
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_V_fu_110_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1369]
INFO: [Synth 8-5546] ROM "exitcond_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U11/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U14/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U19/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U18/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_198_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_174_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_186_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_4_1_V_fu_210_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_126_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_0_1_V_fu_162_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_4_1_V_fu_210_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_126_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_0_1_V_fu_162_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (col_reg_2609_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (col_assign_reg_440_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U21/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module processVECT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1672.195 ; gain = 535.109 ; free physical = 2929 ; free virtual = 38934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1716.945 ; gain = 579.859 ; free physical = 2783 ; free virtual = 38789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1739.945 ; gain = 602.859 ; free physical = 2760 ; free virtual = 38766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2745 ; free virtual = 38751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2743 ; free virtual = 38749
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2743 ; free virtual = 38749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2742 ; free virtual = 38747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2742 ; free virtual = 38747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2742 ; free virtual = 38747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2742 ; free virtual = 38747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter4_or_cond_reg_2662_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_326_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_262_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_294_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_126_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_1_fu_330_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_5_1_fu_266_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_5_1_fu_298_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_5_1_fu_122_reg[0]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter11_reg             | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   357|
|2     |DSP48E1   |    24|
|3     |DSP48E1_2 |    24|
|4     |LUT1      |   320|
|5     |LUT2      |   404|
|6     |LUT3      |   985|
|7     |LUT4      |   460|
|8     |LUT5      |   612|
|9     |LUT6      |   649|
|10    |RAMB36E1  |     8|
|11    |SRL16E    |   258|
|12    |FDRE      |  5146|
|13    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                |  9249|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer            |  9249|
|3     |    grp_processVECT_fu_18              |processVECT                     |  9237|
|4     |      hipaccRun_mul_32sfYi_U1          |hipaccRun_mul_32sfYi            |    33|
|5     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_45 |    33|
|6     |      hipaccRun_mul_32sfYi_U3          |hipaccRun_mul_32sfYi_0          |    33|
|7     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_44 |    33|
|8     |      hipaccRun_mul_32sfYi_U5          |hipaccRun_mul_32sfYi_1          |    33|
|9     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_43 |    33|
|10    |      hipaccRun_mul_32sfYi_U7          |hipaccRun_mul_32sfYi_2          |    33|
|11    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0    |    33|
|12    |      hipaccRun_mul_32sg8j_U2          |hipaccRun_mul_32sg8j            |    32|
|13    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_42 |    32|
|14    |      hipaccRun_mul_32sg8j_U21         |hipaccRun_mul_32sg8j_3          |    32|
|15    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_41 |    32|
|16    |      hipaccRun_mul_32sg8j_U22         |hipaccRun_mul_32sg8j_4          |    32|
|17    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_40 |    32|
|18    |      hipaccRun_mul_32sg8j_U23         |hipaccRun_mul_32sg8j_5          |    32|
|19    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_39 |    32|
|20    |      hipaccRun_mul_32sg8j_U24         |hipaccRun_mul_32sg8j_6          |    32|
|21    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_38 |    32|
|22    |      hipaccRun_mul_32sg8j_U4          |hipaccRun_mul_32sg8j_7          |    32|
|23    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_37 |    32|
|24    |      hipaccRun_mul_32sg8j_U6          |hipaccRun_mul_32sg8j_8          |    32|
|25    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_36 |    32|
|26    |      hipaccRun_mul_32sg8j_U8          |hipaccRun_mul_32sg8j_9          |    32|
|27    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1    |    32|
|28    |      hipaccRun_mul_32shbi_U10         |hipaccRun_mul_32shbi            |    31|
|29    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_35 |    31|
|30    |      hipaccRun_mul_32shbi_U12         |hipaccRun_mul_32shbi_10         |    31|
|31    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_34 |    31|
|32    |      hipaccRun_mul_32shbi_U13         |hipaccRun_mul_32shbi_11         |    31|
|33    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_33 |    31|
|34    |      hipaccRun_mul_32shbi_U15         |hipaccRun_mul_32shbi_12         |    31|
|35    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_32 |    31|
|36    |      hipaccRun_mul_32shbi_U16         |hipaccRun_mul_32shbi_13         |    31|
|37    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_31 |    31|
|38    |      hipaccRun_mul_32shbi_U18         |hipaccRun_mul_32shbi_14         |    32|
|39    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_30 |    32|
|40    |      hipaccRun_mul_32shbi_U19         |hipaccRun_mul_32shbi_15         |    31|
|41    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_29 |    31|
|42    |      hipaccRun_mul_32shbi_U9          |hipaccRun_mul_32shbi_16         |    31|
|43    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2    |    31|
|44    |      hipaccRun_mul_32sibs_U11         |hipaccRun_mul_32sibs            |    30|
|45    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_28 |    30|
|46    |      hipaccRun_mul_32sibs_U14         |hipaccRun_mul_32sibs_17         |    30|
|47    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_27 |    30|
|48    |      hipaccRun_mul_32sibs_U17         |hipaccRun_mul_32sibs_18         |    30|
|49    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_26 |    30|
|50    |      hipaccRun_mul_32sibs_U20         |hipaccRun_mul_32sibs_19         |    30|
|51    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3    |    30|
|52    |      lineBuff_0_V_U                   |processVECT_lineBbkb            |     4|
|53    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_25     |     4|
|54    |      lineBuff_1_V_U                   |processVECT_lineBbkb_20         |     2|
|55    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_24     |     2|
|56    |      lineBuff_2_V_U                   |processVECT_lineBbkb_21         |     2|
|57    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_23     |     2|
|58    |      lineBuff_3_V_U                   |processVECT_lineBbkb_22         |     6|
|59    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram        |     6|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.680 ; gain = 680.594 ; free physical = 2742 ; free virtual = 38747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1315 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1817.680 ; gain = 272.742 ; free physical = 2824 ; free virtual = 38830
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1817.688 ; gain = 680.594 ; free physical = 2826 ; free virtual = 38832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

180 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1817.930 ; gain = 724.320 ; free physical = 2830 ; free virtual = 38836
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1823.695 ; gain = 0.000 ; free physical = 2830 ; free virtual = 38836
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 20:32:01 2018...
[Sat Apr 14 20:32:03 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:57 . Memory (MB): peak = 1150.441 ; gain = 8.000 ; free physical = 3533 ; free virtual = 39539
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.336 ; gain = 357.895 ; free physical = 3180 ; free virtual = 39187
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1508.336 ; gain = 0.000 ; free physical = 3180 ; free virtual = 39187
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.941 ; gain = 531.605 ; free physical = 2718 ; free virtual = 38724
[Sat Apr 14 20:32:19 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sat Apr 14 20:32:19 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.352 ; gain = 0.000 ; free physical = 2572 ; free virtual = 38580
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-12857-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-12857-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.168 ; gain = 415.816 ; free physical = 2159 ; free virtual = 38168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1525.203 ; gain = 30.031 ; free physical = 2154 ; free virtual = 38162
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b4ff20ab

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1779 ; free virtual = 37787
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 317 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b4ff20ab

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1776 ; free virtual = 37784
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c339b128

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1775 ; free virtual = 37783
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c339b128

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1775 ; free virtual = 37783
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c339b128

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1775 ; free virtual = 37783
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1775 ; free virtual = 37783
Ending Logic Optimization Task | Checksum: 1c339b128

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2016.750 ; gain = 0.000 ; free physical = 1775 ; free virtual = 37783

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 25b1f55d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.867 ; gain = 0.000 ; free physical = 1753 ; free virtual = 37761
Ending Power Optimization Task | Checksum: 25b1f55d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.867 ; gain = 195.117 ; free physical = 1760 ; free virtual = 37769
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2211.867 ; gain = 718.699 ; free physical = 1760 ; free virtual = 37769
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2211.871 ; gain = 0.000 ; free physical = 1739 ; free virtual = 37749
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19ef7264

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.871 ; gain = 0.000 ; free physical = 1739 ; free virtual = 37749
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.871 ; gain = 0.000 ; free physical = 1751 ; free virtual = 37760

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7574c5bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.871 ; gain = 0.000 ; free physical = 1734 ; free virtual = 37743

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12221b87a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.883 ; gain = 8.012 ; free physical = 1719 ; free virtual = 37728

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12221b87a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.883 ; gain = 8.012 ; free physical = 1719 ; free virtual = 37728
Phase 1 Placer Initialization | Checksum: 12221b87a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.883 ; gain = 8.012 ; free physical = 1719 ; free virtual = 37728

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10fd4db80

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1660 ; free virtual = 37669

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10fd4db80

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1661 ; free virtual = 37670

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20c551bd8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1656 ; free virtual = 37665

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18066e9af

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1655 ; free virtual = 37665

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 211cc5a60

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1655 ; free virtual = 37665

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d325acb2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1655 ; free virtual = 37665

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f16b19d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1644 ; free virtual = 37654

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13f9e86be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1645 ; free virtual = 37655

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13f9e86be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1645 ; free virtual = 37655
Phase 3 Detail Placement | Checksum: 13f9e86be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1645 ; free virtual = 37655

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f397f1c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/we1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp10_i_1_reg_27540, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f397f1c7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1611 ; free virtual = 37621
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.626. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2780e7970

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1612 ; free virtual = 37621
Phase 4.1 Post Commit Optimization | Checksum: 2780e7970

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1612 ; free virtual = 37621

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2780e7970

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1622 ; free virtual = 37631

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2780e7970

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1622 ; free virtual = 37631

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2136ceb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1623 ; free virtual = 37633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2136ceb95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1623 ; free virtual = 37633
Ending Placer Task | Checksum: 120f05cdb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1688 ; free virtual = 37698
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.910 ; gain = 22.039 ; free physical = 1688 ; free virtual = 37698
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2233.910 ; gain = 0.000 ; free physical = 1678 ; free virtual = 37697
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2233.914 ; gain = 0.000 ; free physical = 1667 ; free virtual = 37679
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2233.914 ; gain = 0.000 ; free physical = 1684 ; free virtual = 37696
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2233.914 ; gain = 0.000 ; free physical = 1684 ; free virtual = 37696
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2233.914 ; gain = 0.000 ; free physical = 1693 ; free virtual = 37714
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a80ea138 ConstDB: 0 ShapeSum: 78e1bba3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1a14fc8bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2412.980 ; gain = 179.066 ; free physical = 1384 ; free virtual = 37398

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a14fc8bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2412.984 ; gain = 179.070 ; free physical = 1382 ; free virtual = 37396

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a14fc8bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2456.980 ; gain = 223.066 ; free physical = 1335 ; free virtual = 37349

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a14fc8bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2456.980 ; gain = 223.066 ; free physical = 1335 ; free virtual = 37349
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1752486e2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1332 ; free virtual = 37346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.626  | TNS=0.000  | WHS=-0.206 | THS=-82.050|

Phase 2 Router Initialization | Checksum: 103bdc9b1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1329 ; free virtual = 37343

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f3aeeab3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1313 ; free virtual = 37327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 649
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 115973078

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14fc5bf0a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326
Phase 4 Rip-up And Reroute | Checksum: 14fc5bf0a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14fc5bf0a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14fc5bf0a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326
Phase 5 Delay and Skew Optimization | Checksum: 14fc5bf0a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a020972c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.334  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18f63f158

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326
Phase 6 Post Hold Fix | Checksum: 18f63f158

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1312 ; free virtual = 37326

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.408475 %
  Global Horizontal Routing Utilization  = 0.563201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 195af8cb3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1310 ; free virtual = 37324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 195af8cb3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1309 ; free virtual = 37323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c353dd0b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1310 ; free virtual = 37324

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.334  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c353dd0b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1313 ; free virtual = 37327
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1380 ; free virtual = 37394

Routing Is Done.
70 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:02 . Memory (MB): peak = 2485.676 ; gain = 251.762 ; free physical = 1380 ; free virtual = 37394
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2485.676 ; gain = 0.000 ; free physical = 1366 ; free virtual = 37393
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 20:34:13 2018...
[Sat Apr 14 20:34:16 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:01:57 . Memory (MB): peak = 2058.953 ; gain = 7.996 ; free physical = 2711 ; free virtual = 38732
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-12599-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-12599-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2170.266 ; gain = 9.000 ; free physical = 2577 ; free virtual = 38612
Restored from archive | CPU: 0.310000 secs | Memory: 9.632675 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2170.266 ; gain = 9.000 ; free physical = 2577 ; free virtual = 38612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2298.285 ; gain = 0.000 ; free physical = 2504 ; free virtual = 38525


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sat Apr 14 20:34:19 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1319
LUT:           2616
FF:            5148
DSP:             48
BRAM:            16
SRL:            130
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    5.325
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 20:34:19 2018...
INFO: [HLS 200-112] Total elapsed time: 276.65 seconds; peak allocated memory: 792.252 MB.
