Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,1473
design__instance__area,23737.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00047809514217078686
power__switching__total,0.00008444759441772476
power__leakage__total,5.779803586847265E-7
power__total,0.0005631207604892552
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27332600845168403
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.5582258702178113
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09807432921155622
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.056056383344034
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098074
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.629652
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.49000105360168017
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.9900009980905273
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5954614747603556
timing__setup__ws__corner:nom_slow_1p08V_125C,14.062969853336204
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.595461
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.690588
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28615802204436697
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.7200511501966371
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2758806594591726
timing__setup__ws__corner:nom_typ_1p20V_25C,14.687538712090184
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.275881
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.583496
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.49000105360168017
clock__skew__worst_setup,0.5582258702178113
timing__hold__ws,0.09807432921155622
timing__setup__ws,14.062969853336204
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098074
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.690588
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1473
design__instance__area__stdcell,23737.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.820199
design__instance__utilization__stdcell,0.820199
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,13
design__instance__area__class:buffer,94.3488
design__instance__count__class:inverter,31
design__instance__area__class:inverter,170.554
design__instance__count__class:sequential_cell,197
design__instance__area__class:sequential_cell,9293.36
design__instance__count__class:multi_input_combinational_cell,814
design__instance__area__class:multi_input_combinational_cell,8072.27
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,358
design__instance__area__class:timing_repair_buffer,5602.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,37323.4
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,299
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1678
route__net__special,2
route__drc_errors__iter:0,794
route__wirelength__iter:0,40297
route__drc_errors__iter:1,425
route__wirelength__iter:1,40127
route__drc_errors__iter:2,356
route__wirelength__iter:2,39957
route__drc_errors__iter:3,22
route__wirelength__iter:3,39740
route__drc_errors__iter:4,3
route__wirelength__iter:4,39709
route__drc_errors__iter:5,0
route__wirelength__iter:5,39709
route__drc_errors,0
route__wirelength,39709
route__vias,8856
route__vias__singlecut,8856
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,365.785
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,211
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,211
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,211
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,211
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000146689
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000137257
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000610978
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000137257
design_powergrid__voltage__worst,0.0000137257
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000146689
design_powergrid__drop__worst__net:VPWR,0.0000146689
design_powergrid__voltage__worst__net:VGND,0.0000137257
design_powergrid__drop__worst__net:VGND,0.0000137257
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000068199999999999999243161831474768774796757497824728488922119140625
ir__drop__worst,0.000014699999999999999864192835874465714596226462163031101226806640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
