Project Information             d:\180905188\week6\m3b\hierarchial16u2and8.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 08/31/2019 11:25:13

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

hierarchial16u2and8
      EPM7032LC44-6        20       1        0      3       8           9  %

User Pins:                 20       1        0  



Project Information             d:\180905188\week6\m3b\hierarchial16u2and8.rpt

** FILE HIERARCHY **



|mux8to1:stage0|
|mux8to1:stage1|
|mux2to1:stage2|


Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

***** Logic for device 'hierarchial16u2and8' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
              h  h                             
              w  w  h  V  G  G  G  G  G  h  h  
              1  1  w  C  N  N  N  N  N  w  w  
              3  2  5  C  D  D  D  D  D  9  8  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    hw14 |  7                                39 | hf 
    hw15 |  8                                38 | RESERVED 
     hw4 |  9                                37 | hw7 
     GND | 10                                36 | hw6 
     hw3 | 11                                35 | VCC 
     hw2 | 12         EPM7032LC44-6          34 | RESERVED 
     hw1 | 13                                33 | RESERVED 
     hw0 | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
     hs3 | 16                                30 | GND 
     hs2 | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              h  h  h  h  G  V  R  R  R  R  R  
              s  s  w  w  N  C  E  E  E  E  E  
              1  0  1  1  D  C  S  S  S  S  S  
                    1  0        E  E  E  E  E  
                                R  R  R  R  R  
                                V  V  V  V  V  
                                E  E  E  E  E  
                                D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  16/16(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     3/16( 18%)   5/16( 31%)  10/16( 62%)  22/36( 61%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            21/32     ( 65%)
Total logic cells used:                          3/32     (  9%)
Total shareable expanders used:                  8/32     ( 25%)
Total Turbo logic cells used:                    3/32     (  9%)
Total shareable expanders not available (n/a):   2/32     (  6%)
Average fan-in:                                  8.33
Total fan-in:                                    25

Total input pins required:                      20
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      3
Total flipflops required:                        0
Total product terms required:                   20
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           8

Synthesized logic cells:                         2/  32   (  6%)



Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  19   (14)  (A)      INPUT               0      0   0    0    0    0    2  hs0
  18   (13)  (A)      INPUT               0      0   0    0    0    0    2  hs1
  17   (12)  (A)      INPUT               0      0   0    0    0    0    2  hs2
  16   (11)  (A)      INPUT               0      0   0    0    0    1    0  hs3
  14   (10)  (A)      INPUT               0      0   0    0    0    0    1  hw0
  13    (9)  (A)      INPUT               0      0   0    0    0    0    1  hw1
  12    (8)  (A)      INPUT               0      0   0    0    0    0    1  hw2
  11    (7)  (A)      INPUT               0      0   0    0    0    0    1  hw3
   9    (6)  (A)      INPUT               0      0   0    0    0    0    1  hw4
   4    (1)  (A)      INPUT               0      0   0    0    0    0    1  hw5
  36   (22)  (B)      INPUT               0      0   0    0    0    0    1  hw6
  37   (21)  (B)      INPUT               0      0   0    0    0    0    1  hw7
  40   (18)  (B)      INPUT               0      0   0    0    0    0    1  hw8
  41   (17)  (B)      INPUT               0      0   0    0    0    0    1  hw9
  21   (16)  (A)      INPUT               0      0   0    0    0    0    1  hw10
  20   (15)  (A)      INPUT               0      0   0    0    0    0    1  hw11
   5    (2)  (A)      INPUT               0      0   0    0    0    0    1  hw12
   6    (3)  (A)      INPUT               0      0   0    0    0    0    1  hw13
   7    (4)  (A)      INPUT               0      0   0    0    0    0    1  hw14
   8    (5)  (A)      INPUT               0      0   0    0    0    0    1  hw15


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  39     19    B     OUTPUT      t        0      0   0    1    2    0    0  hf


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (38)    20    B      LCELL    s t        5      0   1   11    0    1    0  |mux8to1:stage0|~66~1
 (33)    24    B      LCELL    s t        5      0   1   11    0    1    0  |mux8to1:stage1|~66~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

               Logic cells placed in LAB 'B'
        +----- LC19 hf
        | +--- LC20 |mux8to1:stage0|~66~1
        | | +- LC24 |mux8to1:stage1|~66~1
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'B'
LC      | | | | A B |     Logic cells that feed LAB 'B':
LC20 -> * - - | - * | <-- |mux8to1:stage0|~66~1
LC24 -> * - - | - * | <-- |mux8to1:stage1|~66~1

Pin
19   -> - * * | - * | <-- hs0
18   -> - * * | - * | <-- hs1
17   -> - * * | - * | <-- hs2
16   -> * - - | - * | <-- hs3
14   -> - * - | - * | <-- hw0
13   -> - * - | - * | <-- hw1
12   -> - * - | - * | <-- hw2
11   -> - * - | - * | <-- hw3
9    -> - * - | - * | <-- hw4
4    -> - * - | - * | <-- hw5
36   -> - * - | - * | <-- hw6
37   -> - * - | - * | <-- hw7
40   -> - - * | - * | <-- hw8
41   -> - - * | - * | <-- hw9
21   -> - - * | - * | <-- hw10
20   -> - - * | - * | <-- hw11
5    -> - - * | - * | <-- hw12
6    -> - - * | - * | <-- hw13
7    -> - - * | - * | <-- hw14
8    -> - - * | - * | <-- hw15


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    d:\180905188\week6\m3b\hierarchial16u2and8.rpt
hierarchial16u2and8

** EQUATIONS **

hs0      : INPUT;
hs1      : INPUT;
hs2      : INPUT;
hs3      : INPUT;
hw0      : INPUT;
hw1      : INPUT;
hw2      : INPUT;
hw3      : INPUT;
hw4      : INPUT;
hw5      : INPUT;
hw6      : INPUT;
hw7      : INPUT;
hw8      : INPUT;
hw9      : INPUT;
hw10     : INPUT;
hw11     : INPUT;
hw12     : INPUT;
hw13     : INPUT;
hw14     : INPUT;
hw15     : INPUT;

-- Node name is 'hf' 
-- Equation name is 'hf', location is LC019, type is output.
 hf      = LCELL( _EQ001 $  GND);
  _EQ001 =  hs3 &  _LC024
         # !hs3 &  _LC020;

-- Node name is '|mux8to1:stage0|~66~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ002 $  _EQ003);
  _EQ002 =  hs0 &  hs1 &  hs2 & !hw7 &  _X001 &  _X002 &  _X003 &  _X004
         #  hs0 &  hs1 & !hs2 & !hw3 &  _X001 &  _X002 &  _X003 &  _X004
         #  hs0 & !hs1 &  hs2 & !hw5 &  _X001 &  _X002 &  _X003 &  _X004
         # !hs0 &  hs1 &  hs2 & !hw6 &  _X001 &  _X002 &  _X003 &  _X004;
  _X001  = EXP(!hs0 &  hs1 & !hs2 & !hw2);
  _X002  = EXP( hs0 & !hs1 & !hs2 & !hw1);
  _X003  = EXP(!hs0 & !hs1 &  hs2 & !hw4);
  _X004  = EXP(!hs0 & !hs1 & !hs2 & !hw0);
  _EQ003 =  _X001 &  _X002 &  _X003 &  _X004;
  _X001  = EXP(!hs0 &  hs1 & !hs2 & !hw2);
  _X002  = EXP( hs0 & !hs1 & !hs2 & !hw1);
  _X003  = EXP(!hs0 & !hs1 &  hs2 & !hw4);
  _X004  = EXP(!hs0 & !hs1 & !hs2 & !hw0);

-- Node name is '|mux8to1:stage1|~66~1' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ004 $  _EQ005);
  _EQ004 =  hs0 &  hs1 &  hs2 & !hw15 &  _X005 &  _X006 &  _X007 &  _X008
         #  hs0 &  hs1 & !hs2 & !hw11 &  _X005 &  _X006 &  _X007 &  _X008
         #  hs0 & !hs1 &  hs2 & !hw13 &  _X005 &  _X006 &  _X007 &  _X008
         # !hs0 &  hs1 &  hs2 & !hw14 &  _X005 &  _X006 &  _X007 &  _X008;
  _X005  = EXP(!hs0 &  hs1 & !hs2 & !hw10);
  _X006  = EXP( hs0 & !hs1 & !hs2 & !hw9);
  _X007  = EXP(!hs0 & !hs1 &  hs2 & !hw12);
  _X008  = EXP(!hs0 & !hs1 & !hs2 & !hw8);
  _EQ005 =  _X005 &  _X006 &  _X007 &  _X008;
  _X005  = EXP(!hs0 &  hs1 & !hs2 & !hw10);
  _X006  = EXP( hs0 & !hs1 & !hs2 & !hw9);
  _X007  = EXP(!hs0 & !hs1 &  hs2 & !hw12);
  _X008  = EXP(!hs0 & !hs1 & !hs2 & !hw8);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information             d:\180905188\week6\m3b\hierarchial16u2and8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,801K
