Pepijn de Langen , Ben Juurlink, Limiting the number of dirty cache lines, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Nathaniel Pettis , Le Cai , Yung-Hsiang Lu, Dynamic power management for streaming data, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
Le Cai , Yung-Hsiang Lu, Joint Power Management of Memory and Disk, Proceedings of the conference on Design, Automation and Test in Europe, p.86-91, March 07-11, 2005
Soontae Kim , Narayanan Vijaykrishnan , Mary J. Irwin, Reducing non-deterministic loads in low-power caches via early cache set resolution, Microprocessors & Microsystems, v.31 n.5, p.293-301, August, 2007
Carole-Jean Wu , Margaret Martonosi, Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.1, p.1-26, April 2011
Jianhua Li , Liang Shi , Qingan Li , Chun Jason Xue , Yiran Chen , Yinlong Xu , Wei Wang, Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-23, December 2013
Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005
Tilak Agerwala , Siddhartha Chatterjee, Computer Architecture: Challenges and Opportunities for the Next Decade, IEEE Micro, v.25 n.3, p.58-69, May 2005
A. Bardine , P. Foglia , G. Gabrielli , C. A. Prete , P. Stenström, Improving power efficiency of D-NUCA caches, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
Aoxiang Tang , Niraj K. Jha, Design space exploration of FinFET cache, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-16, September 2013
Jaume Abella , Antonio González , Xavier Vera , Michael F. P. O'Boyle, IATAC: a smart predictor to turn-off L2 cache lines, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.55-77, March 2005
Pietro Cicotti , Laura Carrington , Andrew Chien, Toward application-specific memory reconfiguration for energy efficiency, Proceedings of the 1st International Workshop on Energy Efficient Supercomputing, p.1-8, November 17-21, 2013, Denver, Colorado
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Way adaptable D-NUCA caches, International Journal of High Performance Systems Architecture, v.2 n.3/4, p.215-228, August 2010
Philo Juang , Kevin Skadron , Margaret Martonosi , Zhigang Hu , Douglas W. Clark , Philip W. Diodato , Stefanos Kaxiras, Implementing branch-predictor decay using quasi-static memory cells, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.180-219, June 2004
Rui Min , Wen-Ben Jone , Yiming Hu, Location cache: a low-power L2 cache system, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
Pierfrancesco Foglia , Manuel Comparetti, A workload independent energy reduction strategy for D-NUCA caches, The Journal of Supercomputing, v.68 n.1, p.157-182, April     2014
Nathaniel Pettis , Le Cai , Yung-Hsiang Lu, Statistically Optimal Dynamic Power Management for Streaming Data, IEEE Transactions on Computers, v.55 n.7, p.800-814, July 2006
