Fitter Route Stage Report for pcie_ed
Wed Mar 20 17:27:06 2024
Quartus Prime Version 23.4.1 Build 205 02/08/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Congestion Hotspot Summary
  9. Global Router Wire Utilization Map
 10. Peak Wire Demand Summary
 11. Peak Wire Demand Details
 12. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------------------------------------+
; Nets with Highest Wire Count                                                                                    ;
+---------------------------------------------------------------------------------+----------------------+--------+
; Net                                                                             ; Number of Wires Used ; Fanout ;
+---------------------------------------------------------------------------------+----------------------+--------+
; pio0|pio0|g_pipeline_en.pio|bam_rw|Mux_31~196_ERTM3                             ; 407                  ; 817    ;
; pio0|pio0|altpcied_rx_adaptor_inst|i48467                                       ; 404                  ; 1160   ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM2                     ; 377                  ; 482    ;
; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[4]                         ; 365                  ; 609    ;
; ~GND                                                                            ; 362                  ; 32029  ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_addr_reg5[3]                            ; 335                  ; 546    ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|dout_rptr[4] ; 334                  ; 392    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM3                     ; 332                  ; 482    ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_hi|dout_rptr[4] ; 326                  ; 389    ;
; pio0|pio0|g_pipeline_en.pio|bam_rw|Mux_31~196_ERTM4                             ; 318                  ; 513    ;
+---------------------------------------------------------------------------------+----------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                      ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                    ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; hip_serial_tx_n_out0    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_n_out1    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_n_out2    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_n_out3    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_p_out0    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_p_out1    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_p_out2    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_tx_p_out3    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; hip_serial_rx_n_in0     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_p_in0     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk0_clk             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_n_in1     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_p_in1     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_n_in2     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_p_in2     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_n_in3     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hip_serial_rx_p_in3     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_clk              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; pin_perst_n_reset_n     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; i_gpio_perst0_n_reset_n ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk0_clk(n)          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------------------+
; Routing Usage Summary                                               ;
+--------------------------------------+------------------------------+
; Routing Resource Type                ; Usage                        ;
+--------------------------------------+------------------------------+
; Block Input Mux Wrapbacks            ; 269 / 197,400 ( < 1 % )      ;
; Block Input Muxes                    ; 83,281 / 2,278,560 ( 4 % )   ;
; Block interconnects                  ; 63,825 / 2,391,360 ( 3 % )   ;
; C1 interconnects                     ; 30,348 / 1,071,360 ( 3 % )   ;
; C4 interconnects                     ; 9,958 / 1,049,040 ( < 1 % )  ;
; C8 interconnects                     ; 29 / 104,904 ( < 1 % )       ;
; DCM_muxes                            ; 5 / 456 ( 1 % )              ;
; DELAY_CHAINs                         ; 0 / 4,306 ( 0 % )            ;
; Direct links                         ; 10,448 / 2,391,360 ( < 1 % ) ;
; HIO Buffers                          ; 283 / 31,584 ( < 1 % )       ;
; IO12PHYTOP_LOGIC_INPUTs              ; 1 / 416 ( < 1 % )            ;
; IO12PHYTOP_LOGIC_OUTPUTs             ; 1 / 960 ( < 1 % )            ;
; IO75XDDRFMXCKTREE_CLKDRV_BIG_VCO_REs ; 0 / 16 ( 0 % )               ;
; IO75XDDRFMXCKTREE_CLKDRV_GM0_REs     ; 0 / 16 ( 0 % )               ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_INPUTs  ; 0 / 8 ( 0 % )                ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_OUTPUTs ; 0 / 8 ( 0 % )                ;
; IO75XDDRFMXCKTREE_FB_MUX31_REs       ; 0 / 48 ( 0 % )               ;
; IOFBRADAPT_C2P_BUF_INPUTs            ; 0 / 132 ( 0 % )              ;
; IOFBRADAPT_C2P_BUF_OUTPUTs           ; 0 / 132 ( 0 % )              ;
; IOFBRADAPT_FRZ_BUFS_REs              ; 0 / 616 ( 0 % )              ;
; IOFBRADAPT_P2C_BUF_INPUTs            ; 0 / 284 ( 0 % )              ;
; IOFBRADAPT_P2C_BUF_OUTPUTs           ; 0 / 284 ( 0 % )              ;
; Programmable Invert Buffers          ; 0 / 320 ( 0 % )              ;
; Programmable Invert Inputs           ; 2,877 / 214,170 ( 1 % )      ;
; Programmable Inverts                 ; 2,877 / 214,170 ( 1 % )      ;
; R0 interconnects                     ; 40,047 / 1,835,820 ( 2 % )   ;
; R1 interconnects                     ; 24,998 / 1,049,040 ( 2 % )   ;
; R12 interconnects                    ; 73 / 157,356 ( < 1 % )       ;
; R2 interconnects                     ; 10,977 / 527,340 ( 2 % )     ;
; R4 interconnects                     ; 8,324 / 532,980 ( 2 % )      ;
; R6 interconnects                     ; 8,264 / 535,800 ( 2 % )      ;
; Redundancy Muxes                     ; 603 / 62,248 ( < 1 % )       ;
; Row Clock Tap-Offs                   ; 2,002 / 157,356 ( 1 % )      ;
; Switchbox_clock_muxes                ; 39 / 5,120 ( < 1 % )         ;
; VIO Buffers                          ; 3 / 12,800 ( < 1 % )         ;
; Vertical_seam_tap_muxes              ; 34 / 2,304 ( 1 % )           ;
+--------------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.4.1 Build 205 02/08/2024 SC Pro Edition
    Info: Processing started: Wed Mar 20 17:21:04 2024
    Info: System process ID: 26860
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off pcie_ed -c pcie_ed
Info: Using INI file C:/Users/152249/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = pcie_ed
Info: Revision = pcie_ed
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 50% of up directional wire in region X48_Y32 to X59_Y39
    Info (20265): Estimated peak short right directional wire demand : 25% in region X12_Y32 to X23_Y39
    Info (20265): Estimated peak short left directional wire demand : 34% in region X36_Y40 to X47_Y47
    Info (20265): Estimated peak short up directional wire demand : 50% in region X48_Y32 to X59_Y39
    Info (20265): Estimated peak short down directional wire demand : 39% in region X24_Y32 to X35_Y39
Info (20215): Router estimated peak long high speed interconnect demand : 96% of left directional wire in region X36_Y32 to X47_Y39
    Info (20265): Estimated peak long high speed right directional wire demand : 81% in region X48_Y8 to X59_Y15
    Info (20265): Estimated peak long high speed left directional wire demand : 96% in region X36_Y32 to X47_Y39
    Info (20265): Estimated peak long high speed up directional wire demand : 95% in region X36_Y32 to X47_Y39
    Info (20265): Estimated peak long high speed down directional wire demand : 94% in region X0_Y24 to X11_Y31
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.02 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (11888): Total time spent on timing analysis during Routing is 8.10 seconds.
Warning (18291): Timing characteristics of device A5ED065BB32AE4SR0 are preliminary
Warning (335091): The Timing Analyzer found 2 latches that cannot be analyzed as synchronous elements. For more details, run the Check Timing command in the Timing Analyzer to see the list of unsupported latches.
Critical Warning (22304): SDC_ENTITY_FILE 'pcie_ed/altera_reset_controller_1922/synth/altera_reset_controller.sdc' was not applied. No matching entity: 'altera_reset_controller' in library: 'altera_reset_controller_1922'.
Info: TEST SOURCE FOUND dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg
Info: Getting top level source clock from node _col103 => iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]
Info: IP SDC: srcssip|srcssip
Info: Constrained clock divider output clock pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 to dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info: Constrained clock divider output clock pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 to dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:44


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                       ;
+----------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                ; Destination Clock(s)                                           ; Delay Added in ns ;
+----------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; dut|dut|coreclkout_hip_pld_clk                                 ; iopll0|iopll0_outclk1                                          ; 6.5               ;
; iopll0|iopll0_outclk1                                          ; dut|dut|coreclkout_hip_pld_clk                                 ; 3.6               ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; dut|dut|coreclkout_hip_pld_clk                                 ; 3.0               ;
; dut|dut|coreclkout_hip_pld_clk                                 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 3.0               ;
; iopll0|iopll0_outclk1                                          ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.9               ;
+----------------------------------------------------------------+----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                     ; Destination Register                                                                                                                        ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|din_gry[2]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]                                       ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[1]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[1]                                                                                               ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[16]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[16]                                                                                              ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[4]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[4]                                ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|din_gry[1]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]                                       ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[2]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[2]                                ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[9]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[9]                                                                                               ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[3] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[3] ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[4]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[4]           ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[6] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[6] ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[5]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[5]                                                                     ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[10]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[10]                                                                    ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[15]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15]                                                                                              ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[17]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17]                                                                                              ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[2] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[2] ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[3]                   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[3]           ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[2]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[2]                                                                     ; 0.150             ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[4]                                            ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]                                            ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|din_gry[3]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]                                       ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[2]                   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[2]           ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[18]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[18]                                                                    ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[11]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11]                                                                                              ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[16]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[16]                                                                    ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[13]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[13]                                                                    ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]                                               ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]                                               ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[6]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[6]                                ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[2]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[2]                                                                                               ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[0]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[0]                                                                     ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[1]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[1]                                ; 0.150             ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[2]                                            ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]                                            ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[5]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5]           ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[4]                   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]           ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[17]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[17]                                                                    ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[9]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[9]                                                                     ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[3]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[3]           ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[0]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[0]                                ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[1]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[1]                                                                     ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[3]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[3]                                                                     ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[5]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[5]                                ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[4]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[4]                                ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdptr_g[4]         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[0]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[0]                                ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[2]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[2]                                ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[5] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[5] ; 0.150             ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[3]                                            ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]                                            ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[5]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[5]                                ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[3]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[3]                                ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[14]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[14]                                                                    ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[7]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7]                                                                                               ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[1]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[1]                                ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|din_gry[1]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]                                       ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[0]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[0]                                                                                               ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[1]                                               ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]                                               ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[13]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13]                                                                                              ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdptr_g[3]         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|din_gry[4]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[4]                                       ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[11]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[11]                                                                    ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[3]                                               ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]                                               ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[1] ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[0] ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[2]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[2]           ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[4]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[4]                                                                     ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[4]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4]                                                                                               ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[0]                   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[0]           ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|din_gry[4]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]                                       ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[14]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14]                                                                                              ; 0.150             ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[0]                                            ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]                                            ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g[3]                                                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[3]                                               ; 0.150             ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[1]                                            ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]                                            ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rdptr_g[4]                                        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe10|dffe11a[4]                              ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rdptr_g[2]                                        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe10|dffe11a[2]                              ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[4]                                               ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]                                               ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[6]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[6]                                                                     ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[0]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[0]           ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[4] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe8|dffe9a[4] ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[7]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[7]                                                                     ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[8]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8]                                                                                               ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|din_gry[2]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                                       ; 0.150             ;
; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[2]                                               ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]                                               ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[6]                                                                                     ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[6]                                                                                               ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[8]                                                           ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[8]                                                                     ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|din_gry[0]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]                                       ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|din_gry[0]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                                       ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[12]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[12]                                                                    ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[10]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[10]                                                                                              ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g[1]           ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[1]           ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g[6]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe7|dffe8a[6]                                ; 0.150             ;
; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[12]                                                                                    ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[12]                                                                                              ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g[3]                                ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe8|dffe9a[3]                                ; 0.150             ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdptr_g[5]         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] ; 0.150             ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|din_gry[3]                                                   ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]                                       ; 0.150             ;
; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_in_d1[15]                                                          ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out[15]                                                                    ; 0.150             ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|pcie_lines_cntr[2]                                                                              ; pio0|pio0|g_pipeline_en.pio|bam_cpl|pcie_lines_cntr[2]                                                                                      ; 0.137             ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|dw_len_reg[6]                                                                                   ; pio0|pio0|g_pipeline_en.pio|bam_cpl|pcie_lines_cntr[2]                                                                                      ; 0.137             ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 94 path(s) that have the largest delay added for hold.


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(12, 32), (23, 39)]              ; 25.000 %    ;
; short           ; left      ; [(36, 40), (47, 47)]              ; 34.554 %    ;
; short           ; up        ; [(48, 32), (59, 39)]              ; 50.556 %    ;
; short           ; down      ; [(24, 32), (35, 39)]              ; 39.028 %    ;
; long high speed ; right     ; [(48, 8), (59, 15)]               ; 81.250 %    ;
; long high speed ; left      ; [(36, 32), (47, 39)]              ; 96.875 %    ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 95.238 %    ;
; long high speed ; down      ; [(0, 24), (11, 31)]               ; 94.048 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                          ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                         ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(12, 32), (23, 39)]              ; 25.000 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q[2]                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q[1]~_Duplicate                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[0]~_Duplicate_3                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[1]~_Duplicate_5                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]~_Duplicate_7                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk3_n_sync|dreg[1]                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[242]                                                               ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[0]                                                                 ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[1]                                                                 ;
; short           ; right     ; [(12, 32), (23, 39)]              ; 25.000 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q[2]                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q[1]~_Duplicate                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[0]~_Duplicate_3                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[1]~_Duplicate_5                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]~_Duplicate_7                                     ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk3_n_sync|dreg[1]                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[825]                                                               ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[24]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[25]                                                                ;
; short           ; left      ; [(36, 40), (47, 47)]              ; 34.554 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[3]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[0]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[1]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[2]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[3]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[4]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[5]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[6]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[7]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[8]                                                                        ;
; short           ; left      ; [(36, 40), (47, 47)]              ; 34.554 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[5]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[0]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[1]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[2]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[3]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[4]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[328]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[6]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[7]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[8]                                                                        ;
; short           ; up        ; [(48, 32), (59, 39)]              ; 50.556 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|pio_rstn_d2~xsyn                                                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|rd_data_valid_reg                                                                       ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_wraddr_cntr[0]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[1]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[2]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[3]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[4]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[5]                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|cplram_rdaddr_cntr[6]                                                                   ;
; short           ; up        ; [(48, 32), (59, 39)]              ; 50.556 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|pio_rstn_d2~xsyn                                                                                                        ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[480]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[482]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[484]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[485]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[486]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[487]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[489]                           ;
;     --          ;           ;                                   ;             ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[492]                           ;
; short           ; down      ; [(24, 32), (35, 39)]              ; 39.028 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[21]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[23]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[83]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[14]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[18]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[15]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[16]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[20]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[13]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[17]                                                                ;
; short           ; down      ; [(24, 32), (35, 39)]              ; 39.028 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[516]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data1[23]                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[261]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[517]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[262]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[518]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[263]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[519]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[265]           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|q_b[256]           ;
; long high speed ; right     ; [(48, 8), (59, 15)]               ; 81.250 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_rdreq                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|pio_rstn_d2                                                                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[4]                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rtl~3                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rtl~5                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rdptr_g1p|q[0]~xsyn_3                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[5]                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|wraclr|dffe4a[0]                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rdptr_g[2]                                      ;
; long high speed ; right     ; [(48, 8), (59, 15)]               ; 81.250 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; ~GND                                                                                                                              ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[5]                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|pio_rstn_d2                                                                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[4]                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_rw|Mux_383~9_ERTM2                                                                                ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_rdreq                                                             ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rtl~3                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rtl~5                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rdptr_g1p|q[0]~xsyn_3                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[201]~ERTM0                                                          ;
; long high speed ; left      ; [(36, 32), (47, 39)]              ; 96.875 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[3]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[7]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[6]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[5]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[4]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[8]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buff_wr_reg6                                                                          ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[0]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[1]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[4]                                                                        ;
; long high speed ; left      ; [(36, 32), (47, 39)]              ; 96.875 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[3]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[7]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[6]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[5]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[4]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[8]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buff_wr_reg6                                                                          ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[0]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[1]                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[4]                                                                        ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 95.238 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; pio0|pio0|pio_rstn_d2~xsyn                                                                                                        ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM2                                                                       ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|dout_rptr[1]                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|dout_rptr[0]                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|din_wptr[1]                                                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|din_wptr[2]                                                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|din_wptr[0]                                                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|dout_rptr[2]                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|din_wptr[3]                                                    ;
;     --          ;           ;                                   ;             ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|dout_rptr[3]                                                   ;
; long high speed ; up        ; [(36, 32), (47, 39)]              ; 95.238 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; pio0|pio0|crdt_intf|bam_tx_signal_ready_o~ERTM0                                                                                   ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM2                                                                       ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[328]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[329]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[425]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[423]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[422]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[419]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[359]                                                                            ;
;     --          ;           ;                                   ;             ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_data_reg5[482]                                                                            ;
; long high speed ; down      ; [(0, 24), (11, 31)]               ; 94.048 %    ;    High Routing Fan-Out                                                                                                           ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]       ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]       ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[4]       ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rtl~5            ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[0]       ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]       ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|dc_fifo_wrreq~0                                  ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdptr_g1p|q[4]   ;
;     --          ;           ;                                   ;             ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rtl~1            ;
; long high speed ; down      ; [(0, 24), (11, 31)]               ; 94.048 %    ;    Long Distance                                                                                                                  ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|in_ready                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[59]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[42]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[51]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[44]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[56]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[55]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[49]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[61]                           ;
;     --          ;           ;                                   ;             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[63]                           ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                       ;
+----------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                 ; Total Grid Crossings ;
+----------------------------------------------------------------------------------------------------------+----------------------+
; iopll0|iopll0|tennm_ph2_iopll~O_LOCK                                                                     ; 27                   ;
; ~GND                                                                                                     ; 18                   ;
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                       ; 16                   ;
; pio0|pio0|pio_rstn_d2                                                                                    ; 13                   ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|srst_reg                                                        ; 8                    ;
; pio0|pio0|pio_rstn_d2~xsyn                                                                               ; 8                    ;
; dut|dut|u_pciess_p0|u_ss_rst_seq|init_reset_n[0]                                                         ; 7                    ;
; i_gpio_perst0_n_reset_n~input                                                                            ; 7                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|i2094~0                                       ; 6                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|i11520~0                                      ; 6                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|coreclk_warm_rst_n3|dreg[1]                                           ; 6                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|i10752~0xsyn                                  ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[8]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[7]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[6]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[5]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[4]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[3]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[2]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[1]                                               ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|cplram_rd_addr[0]                                               ; 6                    ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_rdreq                                    ; 6                    ;
; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[5]                                                  ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[5]~_Duplicate_2                                     ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM3                                              ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_addr_reg4[4]                                                     ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|shift_right_0~446_ERTM2                                              ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_addr_reg4[5]                                                     ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_addr_reg5[2]                                                     ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_addr_reg5[3]                                                     ; 5                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|ready_pipeline_inst0|i1559~287_ERTM0          ; 5                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|ready_pipeline_inst0|data1[25]~ERTM0          ; 5                    ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]                                    ; 5                    ;
; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[2]                                              ; 5                    ;
; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]                                              ; 5                    ;
; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[0]                                              ; 5                    ;
; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|in_ready                                          ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_rw|avmm_address_reg2[4]                                                  ; 5                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|ready_pipeline_inst0|data0[66]~ERTM0          ; 5                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1768~0_ERTM2                              ; 5                    ;
; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1768~0_ERTM1                              ; 5                    ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_rdreq_q~xsyn                             ; 5                    ;
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d~xsyn                  ; 5                    ;
; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|wrptr_g_gray2bin|rtl~6 ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[8]                                               ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[7]                                               ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[6]                                               ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[5]                                               ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[4]                                               ; 5                    ;
; pio0|pio0|g_pipeline_en.pio|bam_cpl|tx_data_buf_wr_addr[1]                                               ; 5                    ;
+----------------------------------------------------------------------------------------------------------+----------------------+


