Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May  8 18:28:49 2025
| Host         : stud209-6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  clk_div_inst/clkdiv | spi_inst/rx_data[2]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/FSM_onehot_state_reg_n_0_[1] | spi_inst/resetn  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[5]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[0]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[1]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[3]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[4]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[6]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv | spi_inst/rx_data[7]_i_1_n_0           |                  |                1 |              1 |         1.00 |
|  clk_div_inst/clkdiv |                                       | spi_inst/resetn  |                2 |              4 |         2.00 |
|  clk_div_inst/clkdiv | spi_inst/bit_count[3]_i_1_n_0         | spi_inst/resetn  |                2 |              4 |         2.00 |
|  clk_div_inst/clkdiv | spi_inst/led[7]_i_1_n_0               | spi_inst/resetn  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG       |                                       | spi_inst/resetn  |                2 |              8 |         4.00 |
+----------------------+---------------------------------------+------------------+------------------+----------------+--------------+


