var annotated_dup =
[
    [ "AF_SectionDef", "struct_a_f___section_def.html", "struct_a_f___section_def" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "CAN_MSG_Type", "struct_c_a_n___m_s_g___type.html", "struct_c_a_n___m_s_g___type" ],
    [ "CAN_PinCFG_Type", "struct_c_a_n___pin_c_f_g___type.html", "struct_c_a_n___pin_c_f_g___type" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "EFF_Entry", "struct_e_f_f___entry.html", "struct_e_f_f___entry" ],
    [ "EFF_GPR_Entry", "struct_e_f_f___g_p_r___entry.html", "struct_e_f_f___g_p_r___entry" ],
    [ "FullCAN_Entry", "struct_full_c_a_n___entry.html", "struct_full_c_a_n___entry" ],
    [ "InterruptType_Type", "struct_interrupt_type___type.html", "struct_interrupt_type___type" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "LPC_ADC_TypeDef", "struct_l_p_c___a_d_c___type_def.html", "struct_l_p_c___a_d_c___type_def" ],
    [ "LPC_CAN_TypeDef", "struct_l_p_c___c_a_n___type_def.html", "struct_l_p_c___c_a_n___type_def" ],
    [ "LPC_CANAF_RAM_TypeDef", "struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html", "struct_l_p_c___c_a_n_a_f___r_a_m___type_def" ],
    [ "LPC_CANAF_TypeDef", "struct_l_p_c___c_a_n_a_f___type_def.html", "struct_l_p_c___c_a_n_a_f___type_def" ],
    [ "LPC_CANCR_TypeDef", "struct_l_p_c___c_a_n_c_r___type_def.html", "struct_l_p_c___c_a_n_c_r___type_def" ],
    [ "LPC_DAC_TypeDef", "struct_l_p_c___d_a_c___type_def.html", "struct_l_p_c___d_a_c___type_def" ],
    [ "LPC_EMAC_TypeDef", "struct_l_p_c___e_m_a_c___type_def.html", "struct_l_p_c___e_m_a_c___type_def" ],
    [ "LPC_GPDMA_TypeDef", "struct_l_p_c___g_p_d_m_a___type_def.html", "struct_l_p_c___g_p_d_m_a___type_def" ],
    [ "LPC_GPDMACH_TypeDef", "struct_l_p_c___g_p_d_m_a_c_h___type_def.html", "struct_l_p_c___g_p_d_m_a_c_h___type_def" ],
    [ "LPC_GPIO_TypeDef", "struct_l_p_c___g_p_i_o___type_def.html", "struct_l_p_c___g_p_i_o___type_def" ],
    [ "LPC_GPIOINT_TypeDef", "struct_l_p_c___g_p_i_o_i_n_t___type_def.html", "struct_l_p_c___g_p_i_o_i_n_t___type_def" ],
    [ "LPC_I2C_TypeDef", "struct_l_p_c___i2_c___type_def.html", "struct_l_p_c___i2_c___type_def" ],
    [ "LPC_I2S_TypeDef", "struct_l_p_c___i2_s___type_def.html", "struct_l_p_c___i2_s___type_def" ],
    [ "LPC_MCPWM_TypeDef", "struct_l_p_c___m_c_p_w_m___type_def.html", "struct_l_p_c___m_c_p_w_m___type_def" ],
    [ "LPC_PINCON_TypeDef", "struct_l_p_c___p_i_n_c_o_n___type_def.html", "struct_l_p_c___p_i_n_c_o_n___type_def" ],
    [ "LPC_PWM_TypeDef", "struct_l_p_c___p_w_m___type_def.html", "struct_l_p_c___p_w_m___type_def" ],
    [ "LPC_QEI_TypeDef", "struct_l_p_c___q_e_i___type_def.html", "struct_l_p_c___q_e_i___type_def" ],
    [ "LPC_RIT_TypeDef", "struct_l_p_c___r_i_t___type_def.html", "struct_l_p_c___r_i_t___type_def" ],
    [ "LPC_RTC_TypeDef", "struct_l_p_c___r_t_c___type_def.html", "struct_l_p_c___r_t_c___type_def" ],
    [ "LPC_SC_TypeDef", "struct_l_p_c___s_c___type_def.html", "struct_l_p_c___s_c___type_def" ],
    [ "LPC_SPI_TypeDef", "struct_l_p_c___s_p_i___type_def.html", "struct_l_p_c___s_p_i___type_def" ],
    [ "LPC_SSP_TypeDef", "struct_l_p_c___s_s_p___type_def.html", "struct_l_p_c___s_s_p___type_def" ],
    [ "LPC_TIM_TypeDef", "struct_l_p_c___t_i_m___type_def.html", "struct_l_p_c___t_i_m___type_def" ],
    [ "LPC_UART0_TypeDef", "struct_l_p_c___u_a_r_t0___type_def.html", "struct_l_p_c___u_a_r_t0___type_def" ],
    [ "LPC_UART1_TypeDef", "struct_l_p_c___u_a_r_t1___type_def.html", "struct_l_p_c___u_a_r_t1___type_def" ],
    [ "LPC_UART_TypeDef", "struct_l_p_c___u_a_r_t___type_def.html", "struct_l_p_c___u_a_r_t___type_def" ],
    [ "LPC_USB_TypeDef", "struct_l_p_c___u_s_b___type_def.html", "struct_l_p_c___u_s_b___type_def" ],
    [ "LPC_WDT_TypeDef", "struct_l_p_c___w_d_t___type_def.html", "struct_l_p_c___w_d_t___type_def" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "PINSEL_CFG_Type", "struct_p_i_n_s_e_l___c_f_g___type.html", "struct_p_i_n_s_e_l___c_f_g___type" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SFF_Entry", "struct_s_f_f___entry.html", "struct_s_f_f___entry" ],
    [ "SFF_GPR_Entry", "struct_s_f_f___g_p_r___entry.html", "struct_s_f_f___g_p_r___entry" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "UART1_RS485_CTRLCFG_Type", "struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html", "struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type" ],
    [ "UART_AB_CFG_Type", "struct_u_a_r_t___a_b___c_f_g___type.html", "struct_u_a_r_t___a_b___c_f_g___type" ],
    [ "UART_CFG_Type", "struct_u_a_r_t___c_f_g___type.html", "struct_u_a_r_t___c_f_g___type" ],
    [ "UART_FIFO_CFG_Type", "struct_u_a_r_t___f_i_f_o___c_f_g___type.html", "struct_u_a_r_t___f_i_f_o___c_f_g___type" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];