<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 19 12:35:39 2019

/usr/local/diamond/3.10_x64/ispfpga/bin/lin64/par -f data_transfer_impl1.p2t
data_transfer_impl1_map.ncd data_transfer_impl1.dir data_transfer_impl1.prf
-gui -msgset /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/promote.xml


Preference file: data_transfer_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            -0.318       616          0.306        0            08           Success

* : Design saved.

Total (real) run time for 1-seed: 8 secs 

par done!

Lattice Place and Route Report for Design &quot;data_transfer_impl1_map.ncd&quot;
Mon Aug 19 12:35:39 2019


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF data_transfer_impl1_map.ncd data_transfer_impl1.dir/5_1.ncd data_transfer_impl1.prf
Preference file: data_transfer_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file data_transfer_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application par from file &apos;xo2c2000.nph&apos; in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   56+4(JTAG)/216     28% used
                  56+4(JTAG)/80      75% bonded
   IOLOGIC            5/216           2% used

   SLICE            229/1056         21% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   CLKDIV             1/4            25% used
   EBR                8/8           100% used
   DQSDLL             1/2            50% used
   DLLDEL             1/8            12% used
   ECLKSYNC           1/4            25% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 825
Number of Connections: 2222

Pin Constraint Summary:
   50 out of 50 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    sclk (driver: deser_inst/ddrx4_inst/Inst7_CLKDIVC, clk load #: 187)
    clk_int (driver: oscinst0, clk load #: 12)


The following 7 signals are selected to use the secondary clock routing resources:
    rx_rdy (driver: deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_205, clk load #: 0, sr load #: 35, ce load #: 0)
    sclk_enable_97 (driver: SLICE_276, clk load #: 0, sr load #: 0, ce load #: 35)
    deser_inst/n2857 (driver: deser_inst/SLICE_253, clk load #: 0, sr load #: 25, ce load #: 0)
    FT601_CLK_c (driver: FT601_CLK, clk load #: 9, sr load #: 0, ce load #: 0)
    sync_prng (driver: SLICE_221, clk load #: 0, sr load #: 17, ce load #: 0)
    tx_active_N_629 (driver: ft601_comp/SLICE_204, clk load #: 0, sr load #: 0, ce load #: 16)
    deser_inst/sclk_enable_84 (driver: deser_inst/SLICE_116, clk load #: 0, sr load #: 0, ce load #: 10)

Signal deser_inst/ddrx4_inst/rx_reset is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 129511.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  129064
Finished Placer Phase 2.  REAL time: 4 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY &quot;sclk&quot; from CDIVX on comp &quot;deser_inst/ddrx4_inst/Inst7_CLKDIVC&quot; on CLKDIV site &quot;BCLKDIV0&quot;, clk load = 187
  PRIMARY &quot;clk_int&quot; from OSC on comp &quot;oscinst0&quot; on site &quot;OSC&quot;, clk load = 12
  SECONDARY &quot;rx_rdy&quot; from Q0 on comp &quot;deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_205&quot; on site &quot;R9C13C&quot;, clk load = 0, ce load = 0, sr load = 35
  SECONDARY &quot;sclk_enable_97&quot; from F1 on comp &quot;SLICE_276&quot; on site &quot;R9C13D&quot;, clk load = 0, ce load = 35, sr load = 0
  SECONDARY &quot;deser_inst/n2857&quot; from F0 on comp &quot;deser_inst/SLICE_253&quot; on site &quot;R9C13B&quot;, clk load = 0, ce load = 0, sr load = 25
  SECONDARY &quot;FT601_CLK_c&quot; from comp &quot;FT601_CLK&quot; on CLK_PIN site &quot;63 (PR7A)&quot;, clk load = 9, ce load = 0, sr load = 0
  SECONDARY &quot;sync_prng&quot; from F0 on comp &quot;SLICE_221&quot; on site &quot;R9C15C&quot;, clk load = 0, ce load = 0, sr load = 17
  SECONDARY &quot;tx_active_N_629&quot; from F1 on comp &quot;ft601_comp/SLICE_204&quot; on site &quot;R9C13A&quot;, clk load = 0, ce load = 16, sr load = 0
  SECONDARY &quot;deser_inst/sclk_enable_84&quot; from F0 on comp &quot;deser_inst/SLICE_116&quot; on site &quot;R9C15A&quot;, clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 7 out of 8 (87%)

Edge Clocks:
  ECLK &quot;deser_inst/ddrx4_inst/eclko&quot;: BECLK0
    - From CLK_PIN &quot;34&quot;, driver &quot;CLK_LANE&quot;.




I/O Usage Summary (final):
   56 + 4(JTAG) out of 216 (27.8%) PIO sites used.
   56 + 4(JTAG) out of 80 (75.0%) bonded PIO sites used.
   Number of PIO comps: 50; differential: 6.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 19 ( 52%) | 2.5V       | -         |
| 1        | 18 / 21 ( 85%) | 2.5V       | -         |
| 2        | 12 / 20 ( 60%) | 2.5V       | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 5 / 6 ( 83%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.

0 connections routed; 2222 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at Mon Aug 19 12:35:44 IST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Mon Aug 19 12:35:44 IST 2019

Start NBR section for initial routing at Mon Aug 19 12:35:45 IST 2019
Level 1, iteration 1
38(0.03%) conflicts; 1588(71.47%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.284ns/0.000ns; real time: 6 secs 
Level 2, iteration 1
51(0.04%) conflicts; 1397(62.87%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.324ns/0.000ns; real time: 6 secs 
Level 3, iteration 1
38(0.03%) conflicts; 1082(48.69%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.324ns/0.000ns; real time: 6 secs 
Level 4, iteration 1
71(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.324ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Mon Aug 19 12:35:45 IST 2019
Level 1, iteration 1
29(0.02%) conflicts; 58(2.61%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.362ns/0.000ns; real time: 6 secs 
Level 1, iteration 2
24(0.02%) conflicts; 84(3.78%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.362ns/0.000ns; real time: 6 secs 
Level 2, iteration 1
22(0.02%) conflicts; 88(3.96%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.286ns/0.000ns; real time: 6 secs 
Level 3, iteration 1
26(0.02%) conflicts; 55(2.48%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.306ns/0.000ns; real time: 6 secs 
Level 4, iteration 1
60(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.306ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
28(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.108ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
16(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.108ns/0.000ns; real time: 7 secs 
Level 4, iteration 4
8(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.108ns/0.000ns; real time: 7 secs 
Level 4, iteration 5
6(0.00%) conflicts; 0(0.00%) untouched conn; 126 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.018ns/-0.126ns; real time: 7 secs 
Level 4, iteration 6
8(0.01%) conflicts; 0(0.00%) untouched conn; 126 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.018ns/-0.126ns; real time: 7 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 1656 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.234ns/-1.656ns; real time: 7 secs 
Level 4, iteration 8
5(0.00%) conflicts; 0(0.00%) untouched conn; 1656 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.234ns/-1.656ns; real time: 7 secs 
Level 4, iteration 9
5(0.00%) conflicts; 0(0.00%) untouched conn; 1642 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.232ns/-1.642ns; real time: 7 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 1642 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.232ns/-1.642ns; real time: 7 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 1918 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.270ns/-1.918ns; real time: 7 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 1918 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.270ns/-1.918ns; real time: 7 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 3334 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.318ns/-3.334ns; real time: 7 secs 

Start NBR section for performance tuning (iteration 1) at Mon Aug 19 12:35:46 IST 2019
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 196 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.028ns/-0.196ns; real time: 7 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 3336 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.318ns/-3.336ns; real time: 7 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 210 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.030ns/-0.210ns; real time: 7 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 210 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.030ns/-0.210ns; real time: 7 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 8443 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.686ns/-8.443ns; real time: 7 secs 

Start NBR section for re-routing at Mon Aug 19 12:35:46 IST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 3334 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -0.318ns/-3.334ns; real time: 7 secs 

Start NBR section for post-routing at Mon Aug 19 12:35:46 IST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 12 (0.54%)
  Estimated worst slack&lt;setup&gt; : -0.318ns
  Timing score&lt;setup&gt; : 616
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 7 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  2222 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 616 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = -0.318
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.616
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.306
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
