set tool_name "QuestaSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {qlab5.vo qlab5_v.sdo}}
	{{"Fast Model"} {qlab5_fast.vo qlab5_v_fast.sdo}}
}
