# EECS217 - VLSI Design Project Report - image

## Project Requirement
![Requirement](images/image23.png)

## Design

### Memory Cell
#### Gate-level memory cell draft
![gate](images/image6.jpg)
#### Memory cell circuit
![MC Circuit](images/image30.png)
#### Memory cell layout
![](images/image7.png)

### Column Decoder
#### Column decoder circuit
![](images/image33.png)
#### Column decoder layout
![](images/image17.png)

### Row Decoder
#### Row decoder circuit
![](images/image29.png)
#### Row decoder layout
![](images/image25.png)

### Overall
#### Gate level
![](images/image32.png)
#### Layout
![](images/image19.png)

## Evaluation
### Single Cell Simulation Waveforms
#### 1 -> 0 
![](images/image28.png)
#### 0 -> 1
![](images/image10.png)
### Extracted Simulation
![](images/image9.png)
![](images/image13.png)
### Component Area

|Components|Length/μm|Width/μm|Area/μm^2|
|----------|---------|---------|---------|
|SRAM Cell| 4.375 | 3.695 | 16.1656 |
|Row Decoder|67.69|11.965|809.9109|
|Column Decoder|2.555|10.52|26.8786|
|16x16 Memory Block|79.69|89.79|7155.3651|




