Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
Fri Feb 12 18:08:43 2016

All signals are completely routed.

=======
Fri Feb 12 16:51:13 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN<1>_IBUF
>>>>>>> 630b3c809d841df307fd43bf506cad21e555d16d


