# 4-bit-adder-verilog_
A simple 4-bit binary adder implemented in Verilog HDL with testbench simulation.
