{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566584114624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566584114627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:15:14 2019 " "Processing started: Fri Aug 23 15:15:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566584114627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584114627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito -c circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito -c circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584114627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566584114927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCUITO-ESTRUTURAL " "Found design unit 1: CIRCUITO-ESTRUTURAL" {  } { { "circuito.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134825 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito " "Found entity 1: circuito" {  } { { "circuito.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A_AND_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file A_AND_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_AND_B-LOGICA " "Found design unit 1: A_AND_B-LOGICA" {  } { { "A_AND_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_AND_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134826 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_AND_B " "Found entity 1: A_AND_B" {  } { { "A_AND_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_AND_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A_NAND_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file A_NAND_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_NAND_B-LOGICA1 " "Found design unit 1: A_NAND_B-LOGICA1" {  } { { "A_NAND_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_NAND_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134827 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_NAND_B " "Found entity 1: A_NAND_B" {  } { { "A_NAND_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_NAND_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A_OR_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file A_OR_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_OR_B-LOGICA2 " "Found design unit 1: A_OR_B-LOGICA2" {  } { { "A_OR_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_OR_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134828 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_OR_B " "Found entity 1: A_OR_B" {  } { { "A_OR_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_OR_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A_NOR_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file A_NOR_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_NOR_B-LOGICA " "Found design unit 1: A_NOR_B-LOGICA" {  } { { "A_NOR_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_NOR_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134828 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_NOR_B " "Found entity 1: A_NOR_B" {  } { { "A_NOR_B.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/A_NOR_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOT_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NOT_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_A-LOGICA2 " "Found design unit 1: NOT_A-LOGICA2" {  } { { "NOT_A.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/NOT_A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134829 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_A " "Found entity 1: NOT_A" {  } { { "NOT_A.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/NOT_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566584134829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584134829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito " "Elaborating entity \"circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566584134899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_AND_B A_AND_B:G1 " "Elaborating entity \"A_AND_B\" for hierarchy \"A_AND_B:G1\"" {  } { { "circuito.vhd" "G1" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566584134913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_NAND_B A_NAND_B:G2 " "Elaborating entity \"A_NAND_B\" for hierarchy \"A_NAND_B:G2\"" {  } { { "circuito.vhd" "G2" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566584134915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_A NOT_A:G3 " "Elaborating entity \"NOT_A\" for hierarchy \"NOT_A:G3\"" {  } { { "circuito.vhd" "G3" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566584134916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_OR_B A_OR_B:G6 " "Elaborating entity \"A_OR_B\" for hierarchy \"A_OR_B:G6\"" {  } { { "circuito.vhd" "G6" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566584134918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566584135842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566584136644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566584136644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "No output dependent on input pin \"d\"" {  } { { "circuito.vhd" "" { Text "/home/juniorcampos/VHDL/Aula6Exercicio3/Estrutural/circuito.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566584136705 "|circuito|d"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566584136705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566584136706 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566584136706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566584136706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566584136706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566584136715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:15:36 2019 " "Processing ended: Fri Aug 23 15:15:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566584136715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566584136715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566584136715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566584136715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566584145340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566584145341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:15:45 2019 " "Processing started: Fri Aug 23 15:15:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566584145341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566584145341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp circuito -c circuito --netlist_type=sgate " "Command: quartus_npp circuito -c circuito --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566584145341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566584145473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:15:45 2019 " "Processing ended: Fri Aug 23 15:15:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566584145473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566584145473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566584145473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1566584145473 ""}
