<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv</a>


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:1</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: Exiting due to 8 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc &#39;-I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*&#39; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv</a>


</pre>