// Seed: 1353333110
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_6,
    input tri id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wire id_1;
  assign module_3.id_2 = 0;
  always @(*) id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  assign id_2 = 1;
  initial begin : LABEL_0
    id_2 <= id_1;
    id_3 <= id_3;
  end
  module_2 modCall_1 ();
  wire id_5;
  assign id_2 = 1'h0;
endmodule
