.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000011000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
010100000000000000
000000000000100000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000001011000000010
000000000000000000

.io_tile 19 0
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000010000000010110
000010110000010000
001000000000011100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
111100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
010000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000011010
000100000000000000
000000000000000000
000000000000011001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000001110000000100
000011111000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000111000011110101011110110000110010001000
000000010000000000100111100011010000110000110000000000
111000000000000000000000010011011100110000110000001001
000000000000000111000011011001110000110000110000000000
000000000010000000000111100001011110110000110010001000
000000000000001111000000001111000000110000110000000000
000000000000001111000000011111111000110000110000001001
000000000000000111100011110011110000110000110000000000
000000000000000111100011100101101110110000110000001001
000000000000001111000110011101000000110000110000000000
000000000000000111000011101111001000110000110001001000
000000000000000000100111111101010000110000110000000000
000000000000001001000111101011101100110000110000001000
000000000000000111100100000101100000110000110000000010
000000000000000001000111010111111000110000110000001000
000000000000001111100011101011000000110000110010000000

.logic_tile 1 1
000000000010100111000000000111101110111000000000000000
000000000000000111100011110101011001010000000000000001
000000000000000000000000000001011110100000010001000000
000000000000000111000011100001001111100000100000000000
000000000000000111100000001111011111101000010000000000
000000000000010000100000001001101101000000010000000001
000000000000000111000111001001111010110000010000000010
000000100000000000100011010111011111100000000000000000
000000000000001000000000000111101111111000000000000000
000000000000000011000000001111011111010000000010000000
000000000000000000000000001000000001000000100000000100
000010101100000000000011100111001011000000000000000100
000001000000000000000011100101111110000000000000000000
000000000000000000000110010000100000001000000000000100
000000000000000001000111000101101101101001000000000000
000000000000001001100100001111001110010000000000000001

.logic_tile 2 1
000000000000000000000010000111011011101000010000000000
000000000000000000000000001011001100000100000010000000
000000000000000000000000001111100000000001000000000000
000010100000000000000000001011000000000000000001000000
000000000000000000000000001011000000000001000000000000
000000000000000000000000000011000000000000000001000000
000001000110101000000000000111100000000000100000000001
000000100001011111000000000000001100000000000000000000
000000000000000011100111000000001101010000000010000000
000000000000000000000011100000011100000000000000000000
000101001110100000000010001011101100111000000000000000
000010000000010111000100000111011001010000000000000100
000000000000001000000000000000001101000100000000000000
000000000000001111000000000000011110000000000000000010
000000000000001111000000001011100000000000000000000000
000000100000001111000000001011000000000010000001000000

.logic_tile 3 1
000000000000000001000011100001011100000000000010000000
000000000000000000100000000000010000001000000000000000
000000000000001000000000000000000001000000000000000000
000000000000001011000000000111001101000010000001000000
000000000000000000000000000101111100000000000010000000
000000000000000000000000000000110000001000000000000000
000000000000000000000000001000011100000100000000000000
000000000000000000000011101011010000000000000001000000
000000000000000000000000000011111010000100000000000000
000000000000000000000000000000110000000000000001000000
000000000000000000000011101111011000101000000000000000
000000000000000000000010001011001001100000010000000001
000000000000001001000000000011101110000000000000000000
000000000000000011100000000000100000001000000010000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000000001001101000010000001000000

.logic_tile 4 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000100000000000
000000000000000000000000001111001001000000000001000000
000000000000000000000000000101011110000000000010000000
000000000000000000000000000000110000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011110000000000010000000
000000000000000000000000000000000000001000000000000000
000000000000000011000000000011000000000000000000000000
000000000000000000100000000000101100000000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001110000000000010000000
000000000000000111000000000011010000000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111100100000010000000000
000000000000000000000011110011101010101000000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000110000000
000000001100000000000000000000100000000001000000000110
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000001
000000001100000000000000000000001101000000000000000000
110000000000000000000000000000000000000000000100000001
010000000000000000000000000011000000000010000000000100
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000000011000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000011100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000011100000000000000110000000
000000000000000001000000000000100000000001000010000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
110000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000000000011100000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000001100110100000000
000000000000000000000000000011001110110011000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 1
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
111000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000011100000001000001100111110000000
110000000000000000000000000000001101110011000000000000
000010000000001000000000000000001000001100111100000000
000001000000000001000000000000001101110011000000000100
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010111101000001100111110000000
000000000000000000000010000000000000110011000000000000
000000000000000000000010100000001001001100111100000000
000000000000000000000100000000001101110011000000000010
110000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 18 1
000000000000000000000000000101000001000000000000000000
000000001100000000000000000000001111000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000001000000000000000000000011100001000000000000000000
000000000000000000000000000000001110000000010001000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000111100000000000000001000010000100000000
000000001010000000100000001011001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 22 1
000001000000000000000000001011111011110000010000000001
000000000000001111000000001011011100010000000000000000
000000000000000011100011101101100000000000000000000000
000000000000000000100000000011100000000001000010000000
000001000000001000000000000000011100000000000000000000
000010000000001111000000000001000000000010000010000000
000000000000000000000011110101100001000000000010000000
000000000000000000000111010000101100000000010000000000
000001000100100000000000001001111101100001010000000100
000000000110000000000011100011101111010000000000000000
000000000000001111000000010001000001000000000000000000
000000000000001011000011010000001100000000010010000000
000000000000000000000000001101011101101000010000000000
000000000000000000000000000011001110000000100001000000
000000000000000001000011101011101101101001000000000000
000000000000000000000000000001011100100000000000000010

.logic_tile 23 1
000000000000000000000000000111011100000000000000000000
000000000000000000000000000000000000000001000010000000
000000000000000111000000011000000001000000000000000000
000000000000000000100011110001001100000000100001000000
000000001010001001000111100011101110000000000000000001
000000000000011111000100000000000000001000000000000000
000000000000000000000000001101000000000001000000000000
000000000000000000000000000011100000000000000000000010
000000000000000000000000000011111000000100000000000000
000010000000000000000000000000000000000000000000000100
000000000000000111000000000101001111101000000000100000
000000000000000000000000000101011100100100000000000000
000000000000000000000011101111111100100000010000000100
000000000000001111000000001001101111100000100000000000
000000000000000000000000000101000001000000000000000001
000000000000000000000011110000101100000001000000000100

.logic_tile 24 1
000000000000100111100000000011101111101000000001000000
000000000000000000000000000111111111100100000000000000
000000000000000000000111100101111110100001010000000000
000000000000001001000000001111111011010000000000000100
000000000000000000000000000111000001000000000000000000
000010000000000000000010010000001111000001000000000000
000000000000001111100111101111101100100000000000000000
000000000000001011100100001001111111110000100000000100
000001000000100000000010001001001111101000000000000000
000000000000000000000010010001011111011000000000000100
000000000000000000000111000000011110000000000000000000
000000000000000000000100000111010000000100000000000000
000000000000001001000011111111011010100000010000000100
000000000000000111000011001111101111101000000000000000
000000000000000000000010000101111110100000010000000100
000000000000000000000000001011011111010000010000000000

.ipcon_tile 25 1
000001010000000000000111101101111110110000110000001000
000000010000001111000100000011110000110000110001000000
111000000000000011100111110001111010110000110000001000
000000000000000111100011011001110000110000110001000000
000000000000000000000111111001101100110000110010001000
000000000000000111000010101111000000110000110000000000
000000000000100111100111011111101110110000110000001000
000000000001000000100111100011000000110000110000100000
000000000000000111100111001111001010110000110000001000
000000000000000000100100000001000000110000110001000000
000001000000000011110111100101101110110000110010001000
000000100000001111000011111011010000110000110000000000
000000000001000011100111000101011100110000110000001000
000000000001101111000000001101110000110000110000100000
000000000000000011100111111001011100110000110000001000
000000001000000000100111101001010000110000110001000000

.ipcon_tile 0 2
000000000000000000000010001011101010110000110000001000
000000000000000000000000000011100000110000110000000001
111010000000010000000000000011011010110000110010001000
000001000000100000000010011001100000110000110000000000
000000100000001111100111101011001110110000110000001000
000000000000001111000000001001110000110000110000000010
000000000000001001000000010011001110110000110000001000
000000000000001101100011100011010000110000110010000000
000000000000001011100011110011111010110000110000001000
000000000000001111100111110101010000110000110000000010
000010100001010011100011010011101010110000110000001000
000001000000100111000111010111110000110000110000000010
000000100000000111100010101101111110110000110000001000
000000000000001001000010011111010000110000110000000010
000000000000001101100011001111011110110000110000001100
000000000000000111000110100111000000110000110000000000

.logic_tile 1 2
000000000000000000000010000011000000000001000000000000
000000000000000000000111100111000000000000000000000100
000000000110000000000000010001111011100000000000000000
000000000000000111000011000011011010111000000010000000
000000000000001000000000011101101101100001010000000000
000000000000000011000011011101101001010000000010000000
000000000000101000000010010000000000000000000010000000
000000000001011011000111011011001001000010000000000000
000000000000001001000111101011001010101000000000000000
000000000000000011100100001101001100010000100000000001
000000001010000000000000000111000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000011100000000011001100000000000000000000
000000000000000000000000000000100000001000000000000100
000000000000000000000000000101101000100000010000000000
000000000000000000000000000011111011101000000000000001

.logic_tile 2 2
000000000000000000000000001011011001110000010000000000
000000000000000000000000001011001111010000000000100000
000000000000000001000011101011000000000001000000000000
000000000000000000100100001001000000000000000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000010000000000000011000000000000100000000000
000010000000100000000000000000001111000000000000000100
000000000000001011100000000011000000000000100010000000
000000000000001011100000000000001011000000000000000000
000001000000000000000000000011001010000000000010000000
000010000000000000000011110000010000001000000000000000
000000000000000000000000000111000000000001000010000000
000000000000000000000010010011100000000000000000000000
000100000001010000000111000000001101000000100000000100
000110100000100000000000000000001001000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000010000000010000000000000000010000000000000000100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
111000000000001000000000000011000000000000000100000001
000000000000001011000000000000100000000001000000000100
010000001000000000000000000000000001000000100110000000
010000000000000000000000000000001000000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000001000000000000000100000000
000001000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000001
000000000000000000000000000000010000000000000010000100
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000010000000000000000101100000000000000110000001
000000000000000000000000000000100000000001000010000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111101000000000001100000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000001101110000000000100000000
000000000000000000000000000000000000001000000000000000
000000000001010000000000000001100001001100110000000000
000000000000100000000000000000101010110011000000000000
000001000010001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
110000000100010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000111001000000000100000000000
000000000000000000000000000000011111010000000100000000
000000000000000000000010110000001011000000000000000000
000011000000000101000010101101100000000001000100000000
000011000000001101100110110111000000000000000000000000
000000000000000000000000000101011110000000000100000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000111111010000000000100000000
000000000000000000000000000000000000001000000000000000
110000000000000000000000001000000001000000000100000000
000000000000000011000000001101001110000000100000000000

.logic_tile 12 2
000000000110000111000000000000000000000010000000000000
000000000000000000100000000101000000000000000000000100
111000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000100
110000000000001101000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000110000010
000000000000000000000000000101000000000010000010000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000110000010
000000001100000000000000000001000000000010000010000000

.logic_tile 13 2
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000001110000100000110000001
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110010001000100000000000000000000000000000100100100000
000001001011000000000000000000001100000000000001000000

.logic_tile 14 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000011100000000000000110100001
000000000000000000100000000000100000000001000000100001
010000000000010000000011100000000000000000100110000001
110000000000100000000000000000001100000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000001000000000000000000100000001
000001000000000000000000000001000000000010000000000011

.logic_tile 15 2
000000000000001000000000000000000000000000000000000000
000001000000000111000011100000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000000000111111001010111100000000000
010000000000001111000011110001001100000111010000000100
000000000000000001100000001101111100001111110000000000
000000000000000000000000000111011010001001010000000100
000001000000000000000000001011101011010111100000000000
000000000000000000000000000011111101001011100000000100
000000000000000000000111000000000000000000100100000000
000000000000001111000110000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 16 2
000000001000001000000110010111001100100000000000000000
000000001100000111000110011111101100000000000000000000
111000000000010000000110010001011001100000000000000000
000000000000100000000110000111011101000000000000000100
110000000000000000000110000011011010010111100000000000
010000000000000101000000001101011110001011100000000001
000000000000000000000000010101000000000010000100000000
000000000000000000000011010000100000000000000000000000
000000000000001101100010000101111001010111100000000100
000000000000000101000111110111111111000111010000000000
000000000000001000000110000011100000000000010010000000
000000000000000111000000000101001101000000110000000000
000000000000001111100110111111111111100000000000000000
000000000000000001100010100111011111000000000000000000
110000000000001101100110110001001010100000000000000000
000000000000000101000010100101111001000000000000000000

.logic_tile 17 2
000000000000000000000000000101001000001100111100000000
000010100000000000000000000000000000110011000001010000
111000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
110000000010001001100110010101001000001100111100000000
110000000000000001000010000000100000110011000000000000
000000000000001000000000010101001000001100111100000001
000000000000000001000010000000100000110011000000000000
000000100000000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000000000000111000101101000001100111100000100
000000000001000000000100000000100000110011000000000000
110000001010000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 18 2
000000001000000111100000011011111101100000000000000000
000000000000000000100010101011101100000000000001000000
111000000000001111100000001000000000000010000010000001
000000000000000101000000000101001000000000000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000111000000011110000100000100000000
000000001110011011000100000000000000000000000000000000
000000000000000000000110000111100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000001001100110011001111100000110100010000000
000000000000001001100110010001001111001111110000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000001000000001101101000010111100000000001
000000001000000001000000000001111101001011100000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000100000000000000000000000000000001000000000
000000000000010000000011100000001101000000000000001000
111000000000101001100000000101100000000000001000000000
000000000001010001000000000000000000000000000000000000
010000000000000000000000000011101000001100111000000000
010000000000000000000000000000100000110011000000000000
000000000000000101000000000001101000001100110000000000
000000001010000000000011100000000000110011000000000000
000000000000000000000110010011011010000000000100000000
000000001100000111000010100000110000000001000000000000
000000000000000000000110000001111011000000000000000000
000000000000000000000000000000001101000001000000000000
000000000000000000000000010101111000010100100110000000
000000000000000000000010000000101100000000001000000000
110010000000000000000000000000000001000000000100000000
000001000000000000000000001111001011000010000000000000

.logic_tile 22 2
000001100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000111101100001100110000000000
000000000000000000000000000000110000110011000000000000
010000000000000000000000000101001100000100000100000000
010101000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000001010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 23 2
000001000010000000000011100111001100000100000000000000
000010000000000000000100000000010000000000000001000000
000000000000000000000000000111000000000001000000000000
000000000000000000000000000111100000000000000010000000
000001000010000000000000001111000000000000000000000000
000000000000000000000000001111000000000010000000000100
000000000000000000000000000000011110010000000000000000
000000000100000000000000000000011110000000000000000001
000000000000000000000111000001001110000000000000000000
000000000000100000000100000000100000001000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011001110000000100000000001
000000000000101000000011100001001110000000000000000000
000000000000011011000000000000100000000001000000000001
000000000000000000000011100111000000000000000010000000
000000000110000000000000000000101110000001000000000000

.logic_tile 24 2
000000000000000111100011100000000000000000000000000000
000000001000000000100110001011001100000000100010000000
000000000000000111000011100011001100000100000000000000
000000000000000000000100000000100000000000000000000010
000000000110000000000000000111111000100000000000000010
000000000000000000000000001011001110111000000000000000
000000000000000000000000001111001100101000010000000000
000000000000000000000000000001111101000000100000100000
000000000000100000000010000001000000000001000000000000
000000000001001111000010001011000000000000000000000010
000000000000000000000000001011101100101000010010000000
000000000000000000000010010001111001000000100000000000
000001000010000001000010000001111000100000000000000000
000000100000000000100000001011101001111000000001000000
000000000000001000000000000011000000000000000000000000
000000000000000111000000000001100000000010000001000000

.ipcon_tile 25 2
000010100001011000000011100111101000110000110000001000
000001000001101011000111101011110000110000110001000000
111000000100001111100110100001011010110000110010001000
000000000000001111100111111011000000110000110000000000
000000000001010111100000001011001110110000110000101000
000010000000100000100011110111010000110000110000000000
000000000000000111100111101001011100110000110000001000
000000000000000000000100001011100000110000110001000000
000000000001010111000111000111011000110000110000001000
000010000000100000100111100101000000110000110001000000
000000000000001001100111001101111000110000110000001000
000000000000001011100011100111100000110000110001000000
000000000000000000000111101001111100110000110000001000
000000000000001111000011111011100000110000110010000000
000000000000000011100000000111011000110000110000001000
000000000000000111000011101101110000110000110010000000

.ipcon_tile 0 3
000000000000000000000110101111011000110000110000001000
000000000000000000000111100111000000110000110000000001
000000000000000111100011101001111000110000110000001000
000000000000000111000011011011010000110000110000000010
000000000000000000000000000001011000110000110010001000
000000000000000000000011100111110000110000110000000000
000000000000000001000000011101101100110000110000001000
000000000000000001100011010101000000110000110000000010
000000000000001011100000010111111010110000110000001000
000000001000001011100011111111010000110000110000000010
000000000000000011100111001011111110110000110000001000
000000000000001111100110000011010000110000110000100000
000000000000001111100011100101001100110000110000001000
000000000000000111100010001011100000110000110000000010
000000000000000111000010000001011100110000110000001000
000000000000001111000000001111110000110000110000000010

.logic_tile 1 3
000000000000000000000000010111100000000000100000000000
000000000000001111000011100000001000000000000000100000
000000000000000000000000001000001000000000000010000000
000000000000000111000000000111010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000000000111101000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000011110010000000000000001
000000000000000000000011010000001101000000000000000000
000100000010001000000000000111100000000000000000000000
000000000000000011000000000000001010000000010000100000
000000000000000000000000000000011110000000100000000000
000000000000000000000010000000001101000000000000000000
000000000000000001000000001011111000100000000000000000
000000000000000001000000000111001111110000010010000000

.logic_tile 2 3
000000000000000000000000000000011010000100000110000011
000000001010000000000000000000000000000000000011000011
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
110010100000100000000000000000000000000000000000000000
110001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000011000000000000000100000000
000000000000000000100000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000011100000000000000000000000000000
000000001010000000000111110000000000000000000000000000
111000000000000111100000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
010000000000000000000000000001000000000000000100000000
010010000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000101100000000000000000111100000000000000100000000
000011100000000000000000000000100000000001000001000000
010010000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000011000000000000000100000000
000000000110000000000000000000100000000001000000000001
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
110000001010000000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000100100000000
000000000011010000000000000000001010000000000000100001
010010100000001000000010100000000000000000000000000000
110000000001000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 8 3
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000010000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000001011100000000010000010000000
000000000000000000000000000111000000000000000010000000
111000000000000000000000000000000000000000000110000001
000000000001000000000000000111000000000010000000000010
110000000000000000000000000000001110000100000110000000
110000000000000000000000000000010000000000000000100100
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010011001000110000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 10 3
000000000000100111100000000000011111001100110000000000
000010000000000000100000000000011011110011000000000000
111000000110000111000000000111000001000000000110000000
000000000000000000000000000000101000000000010000000000
000000001100000000000111100001011101111110000000000000
000000000000010000000000000011011110111111100000000000
000000000000000000000011100000001010010000100100000000
000000000000000000000100001111011101000000100000000100
000000000000001000000111000001111100000000000100000000
000000000000001011000100000000000000001000000000000000
000000101110000101000111000000000000000000000000000000
000001000000000001000100000000000000000000000000000000
000000000000001101000110111000001110000000000100000000
000010000000000001000010000011000000000100000000000010
110000100000000111000000011000001110000000000100000000
000000000000000000000010000001000000000100000000000000

.logic_tile 11 3
000000000000101111100111100001000001000000001000000000
000000000000000111100011100000101100000000000000000000
000100000000000000000011100101001001001100111000000000
000000000000000000000100000000001100110011000000000000
000100000110001101000010100101101000001100111000000000
000010000001001001000010100000001001110011000000000000
000001000000000000000010100111101000001100111000000000
000010000000000101000010100000101000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101000110011000000000000
000001000000001101100000000101001001001100111000000000
000010100000001001000000000000101001110011000000000000
000000000000000001000000000101001001001100111000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000011100111001000001100111000000000
000000000000000000000100000000001011110011000000000000

.logic_tile 12 3
000000100001000101000000000101100000000000000100000000
000000100000100000100000000000101100000000010000000001
111000101101000101000000001000000000000000000100000000
000000000001011101100010111101001000000000100000000000
000000001000000000000010101101100000000001000100000000
000000000001000000000110110001100000000000000000000000
000000000000001000000000001000000001000000000100000000
000000000000001011000011101101001000000000100000000000
000000000000001000000000000101100000000000000100000000
000000000001001011000000000000101011000000010000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000001000011010000000000001000011010000000000100000000
000000000000110000000000001001010000000100000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000001101001011000000100000000000

.logic_tile 13 3
000000000000100000000010010000000001000000100100000000
000000100000010000000010010000001011000000000000000000
111000000000000111100000000111100000000000000100000000
000000000001010000100000000000000000000001000001000000
110000000000001001100000000101111000010000000000000000
010000000000000111000000000000101100100001010010000000
000000000100001111100111111111001110111100010000000000
000000000000000111100111110111101010111100000001100100
000000000000001000000011110101001100101001010010000001
000000000000000001000011010111011111110110100000000010
000000000000001000000000000000000000000000100100000000
000000000000001011000000000000001111000000000010000000
000001000000000111000111000011011111011111100000000000
000010000000000000000011110101111010001111100000000000
110000000000001111000000011001011100011011110000000000
000000000000001111100010100101101001010111110001000000

.logic_tile 14 3
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000010
000000000000000000000000000000001101000000000000000100
010011000000000000000011100000000000000000000000000000
110011100001000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000010000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000011110000000000000000000
000000000000001111000000000101000000000100000000000000
000010001100000000000000000000001100000010000000000000
000001000000000001000000000000011110000000000000000010

.logic_tile 15 3
000000000110000001100010010011011011010111100000000000
000010000001000001000010110001001001000111010000000001
111000001100001111100011110001011010010111100000000000
000000000000000111000111011111111010001011100000000000
010010000000001111000111110000011000000100000110000000
110001100000101111000111010000000000000000000001000000
000000000000000000000111100101000000000010000010000000
000000000000101111000100000000001011000000000001000000
000000000000001111100000000000000000000000100100000000
000010001110001011000010010000001111000000000000000000
000000000010101000000000000111001101010111100000000000
000000000000000101000000000111001111000111010000000000
000000000000001111100110000001011111010111100000000000
000010001010010011100011111011101000000111010000000000
000000100000001001100000001111111100100000000000000000
000000000000011111000010001001001000000000000000000100

.logic_tile 16 3
000000000000100111100000000111001100100000000000000000
000000100000000000000000000111111100000000000000000000
000000000000000111000110001111101011100000000000000000
000000000000001111100000001011001110000000000000000000
000010100000011111100010000001111001100000000000000000
000001000000101011100100001111101111000000000000000001
000000000000000000000110101101011100000111010000000000
000000000000000000000100001111101110101011010000000000
000000000000001000000110110001001101010111100000000000
000000001001000101000011011011011101001011100000000000
000000001110000111000110100011001100010111100000000000
000000100000000101100010000001101010000111010000000000
000000000000001101100110010011111101000110100000000000
000000100001010011000010101011101000001111110000000000
000000000000001101100111011011011011011110100000000000
000000000000000101000111000011111110011101000000000000

.logic_tile 17 3
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000000000000110010101001000001100111100000000
000001000000000000000010000000000000110011000000000100
010000000000000001100111100111001000001100111100000000
110000000000000000000000000000100000110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000110000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000111001100000000000001001001100111100000000
000000100001110001000000000000001100110011000001000000
000000001000001000000000010000001001001100111110000000
000000000000010001000010000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 18 3
000000000000010000000000000000000000000000000000000000
000000001011100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
110000000100000000000000000000000001000000100100000001
000000000000000000000000000000001101000000000000000000

.ramb_tile 19 3
000001000000000000000000000000000000000000
000010101010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000100000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000111100011001011111111000000100000
000000100001000000000000001011101100101001000000000000
111000000000000000000000001011101100001011100010000000
000000000000000000000000001111011100010111100000000000
010000000000001000000111100000000000000000100100000000
110000000000000111000100000000001111000000000000000000
000010000110000111100000010000011010000100000100000000
000001000000010000000011100000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001001110000000000111100011100001000010110000000000
000000100000001001000111111001101101000000100010000000
000000000000100000000111100000011011000010000100000000
000000000000010000000000000000011110000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000

.logic_tile 21 3
000000000000000000000111110011001000000010000000000000
000000001110000000000010010000110000000000000000000000
111000000000000101000111000111000001000010110000000000
000000000000000000000100000101101110000001010010000001
110000000000001000000000000101011110110110100000000000
010000000000000001000000001111001001010110100010000000
000000001000000111100000000000000001000000100101000000
000000000100000000000000000000001001000000000000000000
000000000000000000000011110001111110100000000000000000
000000000010000000000111011001001111000000000010000000
000001000000000000000000000000011010000100000100000000
000010100001000101000000000000000000000000000000000100
000000000000110000000111100111000000000000000100000000
000000001110000000000010010000100000000001000010000000
110000000000000000000000001111011100001111000000000000
000000000000000101000000000001101010101111000010000000

.logic_tile 22 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001111000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011100011101100001001000010000000
000000000000000000100000000111110000000101000000000000
000001000000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 3
000001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001010101000000111000000000000000000000000000000
110100000000010111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101000000000000000100100000
000000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000010000000000001001100000000000000000000000
000010100000100000000000000111100000000001000000000010
000000000000000000000111110011111110000000000000000000
000000000000000000000011100000000000000001000000000100
000000000001000000000000000001100001000000000000000000
000000001110010000000010010000101110000000010000000010
000000000000000000000000000111100000000000000000000000
000000000000000000000000001101000000000010000001000000
000000001101010000000000001000000001000000000000000001
000010000000100000000000000111001001000000100000000000
000000000001010000000000000000011110000000000000000000
000000000000000111000000001101000000000100000000000010
000000000000000000000000001000000001000000100000000000
000000000000000000000000000111001001000000000000000010
000000000000010001000000000011111110000000000000000000
000000000100000000000000000000000000001000000000000001

.ipcon_tile 25 3
000000000000001011100111100101011100110000110000001000
000000000000001111100111100011010000110000110000000100
000000000000001000000000000001011010110000110000101000
000000000000001011000011101101100000110000110000000000
000010000000000011100011111101111100110000110000101000
000001000000010111100011111011000000110000110000000000
000000000000001111000011111111011010110000110000101000
000000000000001101100011011111010000110000110000000000
000000000000000111110000010001011110110000110000001000
000000001010001111100011010101100000110000110000100000
000000000000000111000011100001011000110000110000001000
000000000000000000100111110001000000110000110000100000
000000000000000011100000010101101100110000110000001000
000000000000000000100011011011100000110000110000000100
000000000000000000000000000101011000110000110000001000
000000000000001111000011111111110000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000001010110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000111000000001010110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000111000000000000001010110000110000001001
000000000000101111100000000000000000110000110000000000
000000000000000000000111000000001010110000110010001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000011000110000110000001000
000000010100000000000000000000010000110000110000100000
000000010000000000000000000000011010110000110000001000
000000010000000000000000000000010000110000110000000010
000000110000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000001000000000000000000100000000
000000001010000000000010011001000000000010000010000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000010000001010000100000110000000
010001000000000000000011110000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000100
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010100101100000000000000100000000
000000000000000000100100000000100000000001000000000000
000001110001000000000000010000000000000000000000000000
000010110010000000000011100000000000000000000000000000
000010110000000101000000000111001101000000010000000000
000000010000000000000000000111111100010000100010000000
000000010000001000000110001000000000000000000100000000
000001010000001011000000000101000000000010000000000000
110000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 3 4
000000100001000111000010011000011011000110100000000000
000001000000000000000110010011001101000100000000000000
111010000000010000000011110011011010000001000100000000
000001001100100000000111000001010000000111000000000001
000000000001011001000111100101011100010111100000000000
000000000000100001000011111111111001000111010000000000
000000000000000000000110010001101100000101000100000000
000000000000001101000010100101100000001001000000000000
000010110000001000000000000001111010000110100000000000
000000010000001001000000001111111110001111110000000100
000000010000001000000111000001001100000100000110000000
000000011010001111000010100000101110001001010000000001
000000011110101011100010010111101110010000000010000000
000000010010000101100010000101011011110000000000000000
110000010000001000000111000111100001000010100000000000
000000010000000101000000001001101010000010010000000000

.logic_tile 4 4
000001000000000101000110100101111110000110000000000000
000010100010000111000000000000001000000001010000000000
111010101000000000000111100111011101000110100000000000
000011100000000000000010010000001111001000000000000100
110000000000000101100011110000000001000000100100000000
110000000010000111000010000000001010000000000000000000
000010001110100111100000000000000000000000100100000000
000001000001000111000000000000001001000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000001001000000000000001010000000000000000000
000000011000000000000000000001111110010111100000000000
000000010000001101000000000101101011001011100010000000
000000010001000001000111100001011000010111100000000000
000000010000100000000000000111011011001011100010000000
110000011010100001000000010000001100000100000100000000
000000010001001001000011010000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000001011011100110101111011110001001010100000000
000001000000101011100000000011111101101001010010000000
000000000000001000000011100101101011110001110000000000
000000000000001111000000000111101100110000110001000000
000010000000000000000000001001111101010111100000000000
000011100000000000000011101001011101001011100000000000
000000010000000000000110000111011110000100000110000000
000010010000000000000000001101100000001101000000000000
000010110000001001000010010000000000000000000000000000
000000010010000011100011000000000000000000000000000000
000000010000000001000011110000000000000000000000000000
000000010000100000100111100000000000000000000000000000
110000011110000000000111101011100001000001010000000100
000000010000000001000100001101001000000001110011100001

.ramt_tile 6 4
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 7 4
000000000010000111000010010101111110000100000110000000
000000000000000000100010001001100000001101000001000010
111000000000100001000000000000000000000000000110000001
000000000000010000100000001001000000000010000001000101
000000000010000000000000000111111011010010100000000000
000000000000100000000010110000101011000001000000000000
000000100000001000000111000111000000000001010000000100
000000100001000111000111110001001011000010110000000001
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010100000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000001000000001111011001010000110100000000
000000010000001111000000001111001101110000110000000100
110001010000001000000111100000000000000000000000000000
000000110000001011000111110000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000100100010
000000000000000000000000000101000000000010000010100100
111000001000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001011000000000000000000000001000000100010000000
000000000000011101000000000111001010000000000001000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110011110000000000000000000000000000000000000000
000011010001010000000000000000000000000000000000000000
000000010001001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 9 4
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
010001000010000000000111100000000000000000000000000000
110000100000000101000010010000000000000000000000000000
000000100000000000000010000000001110000010000010000000
000000000000000000000100000000000000000000000000100000
000000010010000111000000000101000001000000000010000110
000010110000000000100000000000101101000001000000000001
000000111100001000000000000111111010111000110000000100
000001010000000011000010001111011100110000110000000000
000001011010000001100000010101000000000000000100000000
000000110000000000000011010000000000000001000000000010
000000010000100111000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 10 4
000001000000100000000000000111001010000000000100000000
000010100000000000000000000000000000001000000000000000
111001001000000000000000001000000001000000000100000001
000010000000000000000000001101001010000010000000000000
000000000000101000000000001000001010000000000100000000
000000000000000111000000001011000000000100000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000010011011001010000000100000000000
000000010100000000000110110101000000000001000100000000
000000011100100000000010100111000000000000000000000000
000000010000001000000000010011100000000001000100000000
000000010000000101000010100101000000000000000000000000
000000010000001101000000001000001010000000000100000000
000000010000000101000000001111000000000100000000000000
110000010001000000000110100000001100010000000100000000
000000110001000000000000000000011010000000000000000000

.logic_tile 11 4
000000000000001000000111010111101000001100111000000000
000000001000000101000010100000101000110011000000010000
000000000000010101100011100111101000001100111000000000
000001000000100000000000000000101001110011000000000000
000001000000001111000110100101101001001100111000000000
000010000000001101000000000000001011110011000000000000
000001000000100111100110110101001000001100111000000000
000010100001001111000010100000101100110011000000000000
000001010000000111100000000001101000001100111000000000
000010111000000000000000000000001010110011000000000000
000000010000001000000000000011101000001100111000000000
000000010000001001000000000000001010110011000000000000
000100010100000000000000000001101000001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000000000110000101101001001100111000000000
000000010000000000000110000000001011110011000000000000

.logic_tile 12 4
000001000000001101000111100001000001000000001000000000
000000000000001011000110100000101001000000000000000000
000000001010000111100000010101101000001100111000000000
000000000000000101000011110000001000110011000000000000
000000000000000000000010110101001001001100111000000000
000000000000000000000011110000101011110011000000000000
000000000001010101000010100001101001001100111000000000
000000100000100000000010100000001100110011000000000000
000000010000000001000000000011001000001100111000000000
000000010000000000100000000000001001110011000000000000
000001010000110011100000000101001001001100111000000000
000010010000110000000000000000101000110011000000000000
000000011101000011100000000101101000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010000001000000000000111001001001100111000000000
000000010100100101000000000000001110110011000000000000

.logic_tile 13 4
000000000000000111100111111011100001000000100100000000
000000000001000101000111101111101001000000110000000000
111000001000000111100110111101000000000000010100000000
000000000000000000000011010001001111000000000000000010
000000000000001101000110000001111010100001010100000000
000010100000000001000000000001011101000001010000000100
000000000000001101000111100101101101000000000100000000
000000000000000111000110100000011000100000000000000000
000000010110000011100000000001101000000000000100000000
000000110000000000000011100000110000001000000000000000
000000010000100000000110100001001010000010000010000000
000000010001000000000010000001111010000000000000000000
000000011000000000000000000101100000000010000010000000
000010010001010000000011100000000000000000000000000000
110000010000100000000110001101111100111010110000000000
000000010000000000000000000101111100110110110000000000

.logic_tile 14 4
000000000000000000000111010101100000000010000000000001
000000000000010001000111110000000000000000000000000001
111000000100001111100111110101111110010111100000000000
000000000000000001000011011001001111001011100000000000
010000000000000001100000001101101111011011110000000000
010010100000000001000000001111001001101011110000000100
000010000000001111000011110101011001100000000000000000
000000000000001001000111100101001000000000000010000000
000000010000000000000000001101111100010111100000000000
000000010000000000000000001101101110001011100000000000
000010010000000001000000010000011100000010000000000000
000001010001000000000010000000010000000000000001000000
000000011011011011100000000000000000000000100100000000
000000010000101011100011100000001000000000000000000000
000001010000000111000010001011111000101111010000000000
000000110001000000000000001001111110101111100000000000

.logic_tile 15 4
000000000000000000000000001000000000000010000001000000
000000000000001111000011100101000000000000000000100000
111000001000001001100000010000001110010000000000000000
000010001100001011100011100000011010000000000000000000
000001000000001000000000001011101110111100010010000000
000000001110000111000000001001111101111100000000000110
000000000000011111000000000000011110000100000110000000
000000000110100111100010100000010000000000000011000001
000000010100000001000110110101101101100000000000000000
000000010000000000000011010001101101000000000000100000
000000010000000001100011111001001110000001000000000000
000000010000000000010010001111101101000010100000000000
000010110000100001100010000101111110000110100000000000
000001010000000000000011101111001001001111110000000000
110000010000100000000111001001101101011100000100000000
000000010000000111000110100001011100111100000001000000

.logic_tile 16 4
000000000000000101000011111001011111000110100000000000
000000000000000111000011111111111010001111110000000000
111000000110001000000111110101111000100000000000000000
000000000000000001000111100101101000000000000000000000
110000000000100001100010110111011010100000000000000000
110000000101000101000111010001011011000000000001000000
000000000000000011100110000000000001000000100100000000
000000000001010000100010100000001100000000000000000000
000000010010001000000110101111111101100000000000000000
000000010000000101000000000111011101000000000000000000
000011110000000111000110110001001011111001110000000001
000011010001000000000010101101101001101001110000000011
000000110000001101100010110000000001000000100100000000
000000010000100001000110100000001001000000000000000000
110000010000001101100110110011001110100000000000000000
000000010000000101000010001011001111000000000000000000

.logic_tile 17 4
000000000000000001100110000111001000001100111100000000
000000000001010000000000000000000000110011000001010000
111001000000000001100110000000001000001100111100000000
000010001100000000000000000000001000110011000000000000
010000000000000000000111000000001000001100111100000000
110000000000000000000100000000001101110011000001000000
000000000000001000000000010000001000001100111110000000
000000000010000001000010000000001001110011000000000000
000000010100000000000000010101101000001100111100000000
000000010000000000000010000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000001000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000100000110011000000000000
110000010000000000000000001000001000001100110100000000
000000010000000000000000001001000000110011000000000000

.logic_tile 18 4
000000000000010000000000000000000000000000000000000000
000000000001100000000011100000000000000000000000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000001000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011010000111000000000000001100000100000100000000
000010010000000000000000000000000000000000000001000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010001010011100000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000010110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000010010000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000010110000000000000110000000000000000000000000000000
000001011001010000000011100000000000000000000000000000
000000010001010000000000000011111110110011110000000000
000000010000100000000000000101111001100001010001000000
000010110000000000000000000011100000000000000100000000
000011110000000000000011110000100000000001000000000000

.logic_tile 21 4
000000000100010000000000010101100000000000001000000000
000000000000100000000011110000000000000000000000001000
111000000100000000000000000111100000000000001000000000
000000000000100101000000000000000000000000000000000000
010000000000000000000110000111001000001100111100000000
010000000000010101000000000000100000110011000000100000
000000000000001000000000000101001000001100110100000001
000000000000000001000000000000100000110011000000000000
000000011001010000000000000101100000001100110110000000
000000010000100000000000001111000000110011000000000000
000000010000000000000000000000011000000110000000000000
000000010000000000000000000101000000000100000000000010
000000010000000000000111110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000011100000100000110000001
000000011000100000000000000000010000000000000001000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
111000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010001110000000000000000000000000000000000000000
110010011100000000000000000101000000000010000100000000
000000010000000000000000000000100000000000000000000000

.logic_tile 24 4
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110100000000000000001000000000000000000000000001
000000010000000000000011110001001101000000100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000000000000
000000010000000000000000000001001101000010000000000010
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000010000001010110000110000001000
000000001100000000000011110000010000110000110000100000
000000000000000111000000000000001000110000110000101000
000000000000000000100000000000010000110000110000000000
000000100000010000000000010000001010110000110010001000
000001000000110000000011110000010000110000110000000000
000000000000000111000000000000001000110000110000001000
000000000000000000100000000000010000110000110001000000
000000110000000000000000000000011000110000110000001000
000001011100000000000000000000000000110000110001000000
000000010000000000000000000000011010110000110000001000
000000010000000000000000000000000000110000110001000000
000000010001000000000000000000000000110000110000001000
000000011100100000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000000
110000000000010000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000001010000100000110000000
000000010000000000000011100000010000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
110000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000

.logic_tile 2 5
000000000000001101000000001000011001000010100000000000
000000000000000101100000000011001001000110000000000000
111000000000000011100110111001000000000001100100000000
000000000000000000100111101101001100000001010000100000
000000001100001101100111101000001100000100000110000000
000000000000000101000011110111001100000110100000000000
000000000000000111100111010011101110000010000000000000
000000000000000000100110001101000000001011000000000000
000000010000001001000011000011101011010111100000000000
000000010000000001000000001101101010001011100000000000
000000010000001000000010000111000000000001100100000000
000000011100000101000100001011101100000010100000000010
000000011100000101000110001000011001010010100000000000
000000010000000000100000001101011100000010000000000000
110000010000010011100000000000001010010100000100000000
000000010010100000100000000011001000000110000000000010

.logic_tile 3 5
000000000000000101100110011001011000000010000000000000
000000000000001111000110101001011010000000000000000000
111000000000000111100010100101011011000010000000000000
000001001100001101100110111101101100000000000000000000
110001000000000101000010100000000000000000100110000000
110000000100000111000010010000001101000000000010000000
000000000001010101100011110111111111010111100000000000
000000000000000111000011011001101010000111010000000100
000000010000000001000000001011000000000010000010000111
000000011000000000100010011011000000000011000010000110
000000010000000011100110011001011100010111100000000000
000000010000001111100010000001001111000111010000000000
000001010000101001100010000011101111100000000000000000
000010110001000001000111110111101000000000000000000000
110000011010000111000011101101101000000010000000000000
000000010000000000100000001101111010000000000000000000

.logic_tile 4 5
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001111000000000000001000
000000000000001000000000010001100000000000001000000000
000000000000001011000011110000001100000000000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001100110011000000000000
000001000001011000000000000111001001001100111000000000
000010000000001001000000000000001110110011000001000000
000000110010000111000110010101101000001100111000000000
000010010000000000000111000000001110110011000010000000
000000011010000000000000000001101000001100111010000000
000000011111010101000000000000101100110011000000000000
000000010000000111000000000011001000001100111000000000
000000010000000000000000000000101110110011000000000000
000001010000001000000010000011001000001100111000000000
000000111110001111000100000000101100110011000000100000

.logic_tile 5 5
000000100000000000000000010000000000000000000100000000
000000000010000000000011110101000000000010000000000000
111000000000010111000000001101101010010111100000000000
000001000000100111100000001101011110001011100001000000
110001000000001011100011110000011000000100000100000000
110010001001011111100010100000000000000000000000000000
000000000111000011100000010011011110000010100000000000
000000000001010000100010000000001011001001000000000000
000000010000001000000000000000000001000000100110000000
000001010100100111000000000000001000000000000000000000
000000110000000000000000000000011100000100000000000001
000001010001010000000010000101010000000000000001000100
000010110000001000000111000000000001000000100100000000
000000010000100001000100000000001111000000000000000000
110010011110000011100010000001000000000000000100000000
000001010000000000100000000000100000000001000000100000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010001100000000000000000000000000000
000010011000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010001110000000000000000000000000000
000000010000110000000000000000000000000000

.logic_tile 7 5
000001000001010000000000000101001110000100000010100000
000010000000100000000000000000010000000000000001100001
111000001010100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
010000001010001101000011110101001100000100000010000000
110000100000001001000111010000010000000000000001000000
000000100000010111000000000011101111010111100000000001
000000000000101111000000001101111111000111010000000000
000010110000000000000110100111000000000000000110100000
000000010000000000000000000000000000000001000000000000
000000011001010000000000000000001010000100000110000000
000000011110000000000010010000000000000000000000000000
000000010000001000000111110000000001000000100110000000
000000011110001011000110100000001111000000000000000000
110000010001010111100011110101111111000110100010000000
000001010000000000100010100000001010000000010000000000

.logic_tile 8 5
000000000000000000000000000101000000000000100010000000
000000000000001001000000000000001110000000000001000001
111001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110000000000000000000000000001111010000000000010000000
010000000100000101000000000001100000000100000010000100
000000000010101000000010101001000001000000000010000000
000000000000001001000100000101001001000010000010000001
000000010000000001100010100011011000000001000010000001
000000010000000000100010000001110000000000000010000000
000000010000000000000000000001011011010000000000000000
000000010010000000000000000101011010000000000001000000
000000010000000101000000000101011110000100000000000100
000000010000000000000000000000010000000000000011000010
110000010000000000000000000000000000000000000100000000
000000010000010000000010100011000000000010000000000000

.logic_tile 9 5
000000000000010000000011101001100001000000010100000010
000000000000000000000000000011101011000000000000000000
111000001110000111000110110000000001000010000000000001
000000000000000000000011100000001011000000000010000000
000000000000100000000011100000011101000000000100000000
000000000001010000000100001101011101000110100001000000
000000000000001000000011100000000000000000000000000000
000000001010001011000010100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010001000000000110011011111010101001010000000000
000000010000001001000010000001011110110110100010100000
000000010000001101000000000011011011101111010000000000
000000010000001011000000000011001001101011110000000000
110000010000100000000000001111001100011110100000000000
000000010001010001000000000111001001011111110000000000

.logic_tile 10 5
000000000010000000000000000011100001000000000100000000
000000000000000000000000000000001111000000010000000000
111000000000000000000000000011000001000000000100000000
000000000100000000000000000000101100000000010000000000
000000100000000000000000000101100000000000000100000000
000001000000000000000000000000101110000000010010000000
000000000000010000000000010011100001000000000100000000
000010101000000000000011110000101100000000010000000000
000001010001011000000110111011100000000001000100000000
000010110001010101000010100111000000000000000000000000
000000110000000111000000011000000001000000000100000000
000000010000000000000010100011001110000000100000000000
000000010001010001000000000011011100000000000100000000
000000010110000000000000000000100000001000000000000000
110000010000001101100110100011000001000000000100000000
000000011000000101000000000000001100000000010000000000

.logic_tile 11 5
000001000000101101100110100001101000001100111000000000
000010000000011111000000000000101010110011000000010000
000000000000001101100110100101101001001100111000000000
000001000000000101000000000000101110110011000000000000
000000000000001111000000000001001001001100111000000000
000000000000000101100000000000001110110011000000000000
000000000000000000000011110111001001001100111000000000
000000000000001111000010100000101011110011000000000000
000000011010000000000000000001101000001100111000000000
000000011011010000000011110000001000110011000000000000
000000011110000000000000000001101001001100111000000000
000000010000000000000010000000001010110011000000000000
000000010000000000000010000001001000001100111000000000
000000010000000000000000000000101101110011000000000000
000000110000001111000000000011101000001100111000000000
000001010000001001100000000000101010110011000000000000

.logic_tile 12 5
000000000100001000000111000101101000001100111000000000
000010100000001111000011110000101111110011000000010010
000000000000000000000111110111001000001100111000000000
000000000000000000000110010000001001110011000001000000
000000001010001011100000010101001001001100111010000000
000000000000000111000011100000001001110011000000000000
000000000000000000000000010001001000001100111000000000
000000100000000000000011110000001111110011000000000010
000000010000001001000000000011001000001100111000000000
000000111000000011000000000000001010110011000000100000
000000010000000000000000000001001001001100111000000000
000000010000000000000000000000101001110011000000000010
000001010000000111100110110101001001001100111000000000
000010010000100000000011000000101111110011000001000000
000001010000000000000010000011001001001100111000000000
000010110000001111000000000000001110110011000001000000

.logic_tile 13 5
000001001100000111000000001011011001111111100000000000
000010000000000000000000000111111011111001010000000100
111000000000000111000111000111101010101001010010000000
000000000000000000000100000001111111110110100000000101
000011000000011000000011101011111001110110100000000000
000000001010001011000100000111001011111111010000000100
000001000000000000000010000011000000000010000010000000
000000100000000000000000000000100000000000000000000000
000010111100000001000111100011000000000010000000000000
000000010000000000100110000000000000000000000001000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000001000000100100000000
000010011101000000000011100000001110000000000000000001
000000010000000001000111001111111010101111110000000100
000000010000000000000010001111011010101101010000000000

.logic_tile 14 5
000000001100000000000000010111100001000000000100000000
000010000000001111000011100000001100000000010001000000
111000000001001111100000010000011101010000000100000000
000000000000100111000011110000001000000000000001000000
000010100110000000000000010101100000000010000000000001
000000000000000111000011110000000000000000000001000000
000000000000001111000000000011101000000000000100000000
000000000000000011000000000000010000001000000010000000
000000010000010000000000001101000000000001000100000000
000000010100100000000000000011100000000000000001000000
000000011010000000000000000011111000000000000110000000
000000010000001001000000000000010000001000000000000000
000000011000000000000000000101011011011111000000000000
000000010000000000000000000001001010111111100000000000
110011010000001000000000000001111100000000000100000000
000011010000001111000000000000000000001000000001000000

.logic_tile 15 5
000010000000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000001010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001001100000001000110000000
000000000000000000000011100111100000000110000000000000
000000000100000000000000001111011111111100010010000000
000000000000000000000000000111011001111100000010000011
000000010001010101100000000000000000000000000000000000
000000011101110000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000001000000001101011000101001010010000000
000000010000000000000000001111111110110110100000000100
110000010010001000000111000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 16 5
000010101000000001100010000101001011010000110100000000
000001000000001001100100000011101011110000110000000001
111000000000001111100011111001111001001000000000000000
000000000000000001100110011111101000010100000000000000
000000000000000011100011111001011000010111100000000000
000000000001010001100010000101001011000111010000000000
000001000000000111100011101001001010010111100000000000
000000100000000111000011111101011110001011100000000000
000010110110001000000000000111001110000001000000000000
000001010000000101000010000101100000000110000000000000
000000010000001000000000010011101101000110100000000000
000000011000001011000011010111111001001111110000000000
000001010000100000000000001111011011010111100000000000
000000011111000001000011101111001100001011100000000000
110000010000000000000111110000000000000000100100000101
000000010000000000000110100000001001000000000000000000

.logic_tile 17 5
000000000000001011100110011011001000001000000000000000
000000000000001111100011100011010000000110000000000000
111010000000001101100000010000000000000000000000000000
000001000000001111000011110000000000000000000000000000
010000001000000000000000000000000000000000000000000000
010010001101010000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000010110001111100000000001111110001000000000000000
000000010000000011100000000001000000001001000000000000
000000010000001000000000000011000000000000000100000000
000000010000000001000000000000000000000001000000000000
000000011110000000000010000001001101010010100000000000
000000010000000000000000001111001110110011110000000000
000000011010001001100000000001100000000010000000000000
000000010000000011000000000000100000000000000000000010

.logic_tile 18 5
000000000000000000000000010011100000000000000100000000
000000000000000000000011110000000000000001000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000111000000000000000000000000000000000000
000000011110000000100000000000000000000000000000000000
000000010000000001000000000000000000000010000000000000
000000010000000000000000000000001100000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000011000000000
000000010000000000000000000000010000000000
111000000000000101100011110000011100000000
000010000000000000000011100000000000000000
110000000000000000000000000000011000000000
110000000000000000000000000000010000000000
000000000000000101100011100000011110000000
000000000000000000000100000000010000000000
000011010000000111100011101000011000000000
000001010000000000000000001001010000000000
000000010000000000000000000000011110000000
000000010000001001000000000011010000000000
000000010000000000000011101000011000000000
000000010000000000000100001101000000000000
110000010001010000000010000000011010000000
010000010000000000000100001011000000000000

.logic_tile 20 5
000000000000000000000000000011000000000001010100000000
000000000000000000000000000101101101000010010000000000
111000000000000000000110000000001101000000100100000000
000000000010000000000000001111011010010100100000000000
110000000000001001100110001000011000000100000100000000
110000000000000001000000001111011101010100100000000010
000000000000001001100000010000001101010000000100000000
000000000000000001000010000101011110010010100000000000
000000010000000101000010110101101100001000000100000000
000000010000000000100111011011100000001101000000000000
000000010000000101000000001101001100001001000100000000
000010010000000000100000000011110000000101000000000000
000000010000000000000111000111000000000001000100000000
000000010000001101000010111011000000000000000000000000
110000010000000000000010100011011011010100000100000000
000000010000001101000110110000101111100000010000000000

.logic_tile 21 5
000010000000000000000010110000000001000000001000000000
000000000000000000000111100000001111000000000000001000
111000000000110000000000000000000000000000001000000000
000010000000100000000011110000001001000000000000000000
010000000000000000000110000000001000001100111100000001
010000000001000000000000000000001101110011000000000000
000000000000000000000111000101001000001100110100000001
000000000000000101000111100000100000110011000000000000
000000010000000000000011111101111010001001000000000000
000010010000000000000010001001100000001101000000000010
000000010000000000000000001000011010000100000000000000
000000010000000000000000001111010000000110000010000000
000000010000000000000000001000011111010000000000000010
000000011110000000000000001101011111010110100000000000
110001010000000000000110000111100000001100110100000000
000000010000000000000011111011100000110011000000100000

.logic_tile 22 5
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000101100000000010000100000000
000000010000000000000000000000000000000000000001000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000100000000000000010100001000000000000001000000000
000001000000000000000100000000100000000000000000001000
111000000000000011100000000001100001000000001000000000
000000000000001001100000000000001000000000000000000000
010000000000000000000010000101101001001100111000000000
110000000000001101000000000000101010110011000000000000
000000000000000011100111100101101000001100111000000000
000000000000001101100110110000001010110011000000000000
000010010000000000000000001101101000001100110000000000
000000010000000000000000000101000000110011000000000000
000000010000000000000000001000000000000000000110000000
000000010000000000000000000111000000000010000000000000
000000010000000000000000001000000001000010100000000000
000000010100000000000000001101001111000000100001000000
110000010000001000000111000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010001100000000000000100000000
000000000000000000000011010000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000001100000000101100111110001001111010111100000000000
000001000000101111000011010001011010000111010000000000
111000000000000011100111000011111111010010100000000000
000000000000000101000100000000011010000001000000000000
110000000000000000000011100111101001010111100000000000
110000000000000001000010011001011011000111010000000000
000000000001011111100111101000000000000000000100000000
000000000000101001100100001001000000000010000000000010
000000001100000000010000011101011100000110100000000000
000000000000011001000010001111111100001111110000100000
000001000000000000000111000000000001000000100100000000
000000100000001111000000000000001000000000000000000000
000000100000001000000111101111001010100000000000000000
000001000000000001000111100001001101000000000000000001
110000000000011000000110000000001010000100000100000000
000000000000001011000000000000010000000000000000000000

.logic_tile 3 6
000000000000100101000111101101111000000010000000000000
000000000001000000100100001011000000001011000000000000
111000000000001101100000000101000000000000000000000000
000000000000001011000000000000001111000000010000000000
000010100001000111100000000011101100010000100110000001
000000000000000111100000000000111010000001010000000000
000010000000000001000000001101111110000100000100000000
000001000000000101000000001011000000001110000000000001
000000000000001000000111101111111100000010000000000000
000001000001010001000010001111101111000000000000000000
000001000000000001000111010001100000000001000110000000
000000100000000000100010101001001000000011100000000000
000000000000000111100110000011100000000001000100000000
000001001000000000000010010111101101000011100000000100
110010000000000011100110011000001100010000100100000000
000001000000000000100111001011001010000010100000100000

.logic_tile 4 6
000010100000000000000111000111101001001100111000000001
000000000100000000000100000000001110110011000000010000
000000000000000000000110110011101001001100111000100000
000000000000000000000010100000001100110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000100000000000000000001011110011000010000000
000000001000000000000111100101001001001100111000000000
000000000000000000000000000000101110110011000010000000
000000000000000000000000000001001001001100111000000000
000000000000010000000000000000101100110011000000100000
000000100000001011100011100011101001001100111010000000
000001000000000011100100000000001101110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000001111000000000001101001001100111000000000
000000000110000011000000000000101110110011000000100000

.logic_tile 5 6
000000100000000111000010101001101111010111100000000000
000000000000000111100010100001001101000111010000000000
111000000000001101000110011011101111000110100000000000
000000000000100111000011101111111101001111110000000000
000000000000001001100110100001011100010100000000000000
000000001010000001000111110000001001001000000000000001
000000000000000111100111100001111101000000010010000000
000000000000001001100100001011101001100000010000000000
000000100000001000000111101000001000000000100110000000
000000000000000111000000000101011000000110100000100000
000000000000100001100111001111101010000100000000000000
000000000000010001000110010111000000001100000000000000
000000100000001011100111000101001010001000000000000000
000001000100000011100000001101011110101000000000000010
110000000111110111000000011011011011010111100000000000
000000000001010001100011100101011000001011100000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100111000000000000000000000000000000
000011100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000

.logic_tile 7 6
000000000000000000000011101000000000000000000100000000
000000000000000101000000001101000000000010000000100000
111000000000000101000010100000000000000000000110000000
000000000000000000000100001011000000000010000000000000
110000000000001111100111000000001000000100000110000000
010000000000001111100000000000010000000000000001000000
000000000000100000000111010001001011000110100000000001
000010000000000001000110010011011001001111110000000000
000000100000010001000010011001100000000011100000000000
000000000000100000000010110011001111000010000001000000
000001000000001000000000001101011111010111100010000000
000010100000001011000000001101001001001011100000000000
000000001111010000000111100000011010000100000100000000
000000000000000000000100000000000000000000000010000000
110000001110100111100000000000000000000000000100000000
000000100001000000100000000101000000000010000010100000

.logic_tile 8 6
000010100000001111000000001111101100000000000001000000
000000000100001011000000001111111000000100000001100001
111000000000000000000000001000001101010000000000000001
000000000000000000000000001011001111000000000001000010
000010000001011000000110000111000000000000000010000000
000000000000101011000000000001001011000000010001000000
000000000000000000000000001000000001000000000000000000
000010000000000000000000001011001111000000100000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110000101000000000000000000000000
000000000110000000000000000101101000000000010001000101
000000000000100001000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
110000001100000000000110000111000000000000000100000000
000000000000000000000010000000000000000001000000000000

.logic_tile 9 6
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000001110000000010000000100
111000000000000000000110101000011000000000100000000000
000000001110000000000011101001011101000000000010000000
010000000000001000000011101000000000000000000110000000
110000001000000001000100001011000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000010000000000000011000000000010000010000110
000000000001010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000101100000000101011001000000000010000001
000000000110000000000000000000011001000001000010000011
110010000000000000000000001001100001000000000000000001
000000000110000000000010101001101111000000010010000010

.logic_tile 10 6
000001100000000000000000000111100000000000000100000000
000011100000001001000000000000001100000000010000000000
111000000000000000000000000000011100000100000110100000
000000000000000000000000000000010000000000000010000100
000000000001010000000111000011000000000001000100000000
000000000000100000000000000011100000000000000000000000
000000000010000000000000000001001011000010000000000000
000000000000000000000000000000011101000000000000000000
000000000000001000000110100000001110000000000100000000
000000000000001011000000000011000000000100000000000000
000000000000000000000111100000001101010000000100000000
000000000000000000000110010000001111000000000000000000
000000001000001000000000010000000001000000000100000000
000001000111000101000010100011001110000000100000000000
110000000000001101100000010011000000000000000100000000
000000000000000101000010100000001111000000010000000000

.logic_tile 11 6
000000000000000111100111010101101000001100111000000000
000010000000000000100010100000001011110011000000010000
000000001100000101000110110111001001001100111000000000
000000000000000000100010100000001000110011000000000000
000001000000001101000110100001101001001100111000000000
000000001000000101100111110000101011110011000000000000
000000000000001101100111000001001000001100111000000000
000000000000000101000010010000101011110011000000000000
000010100110000000000000000101001000001100111000000000
000000000000000000000010000000001101110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000100000111100000000001001001001100111000000000
000000000010000000000000000000101010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 12 6
000001000000001000000000000001101001001100111000000000
000010000100001111000000000000001101110011000000010000
000000000000001111100000000001001001001100111000000000
000000000000001001100000000000001101110011000000000000
000010100010000111000000000111001000001100111000000000
000001001010001111100000000000101111110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000001111000000000000001101110011000000000000
000001100100110000000110100111101001001100111000000000
000010000000001111000000000000001000110011000000000000
000000000000000000000110110111101001001100111000000000
000000000000000000000010100000001010110011000000000000
000010100000001101100111010111001000001100111000000000
000011100001000101000110100000001100110011000000000000
000000000000001101100000000111001000001100111000000000
000000000000000101000000000000001010110011000000000000

.logic_tile 13 6
000000000000001101100110110101111110000000000100000000
000000001110010101000010100000100000001000000000000000
111000100000001101100000000000011011010000000100000000
000000001100000101000000000000011110000000000000000000
000001000000100000000000000000011110010000000100000000
000000100110010000000000000000001001000000000000000000
000001001010000000000110111000000000000000000100000000
000000000000000000000010100111001001000000100000000000
000010000010000000000000001000011110000000000100000000
000001000000000000000000000001000000000100000000000000
000000000000000000000000001000000001000000000100000000
000000000000000000000000000111001000000000100000000000
000000000000010000000000000000011110000000000100000000
000000000000000000000000000001000000000100000000000000
110001000000000000000000000000000001000000000100000000
000010100000001111000000000001001110000000100000000000

.logic_tile 14 6
000000100000001000000000001111001011111111010000000000
000000000000000111000000000111111000111110000000000000
111000000000001111100000000101011010000000000100000001
000000000000000111000000000000010000001000000000000000
000001000000000001000000010000000000000000000000000000
000000100000000000100011100000000000000000000000000000
000010101010001001000111101111100001000001000100000000
000000000000001011100010100101101111000001010000000100
000000000001011000000000001101100000000001000100000000
000010100000100001000000001111101100000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010000000000000001101001110101011010000000000
000000000001000000000011100101111000111111010000000000
110000000000000011000011111000011100000100000100000000
000000100000000000000110000001000000000000000000100000

.logic_tile 15 6
000000000000000000000000000001100000000010000010100000
000000000000000000000011101001000000000000000011000000
111000000000100111000000000000000001000000100110000000
000000000000010000000000000000001011000000000010000000
110000000000000000000000000000011110000100000110000000
110000000000000000000000000000010000000000000001000000
000000001000100000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
110011100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000

.logic_tile 16 6
000000000000100000000000001000000000000000000100000000
000000000000010000000011110011000000000010000001100000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000101000000
010000001101010000000000000000000000000001000001000000
000000000000000000000011100000001000000100000110000000
000000000000000000000100000000010000000000000000100100
000010000110000000000000001111001111101001010010000000
000001000000000000000011101111101011111001010010000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000101000000000010000000000000000000000000000
000001001110011111000011110000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000001010100000000000001000000001000000000100000000
000000000000000000000011111101001100000000100000000001
111001000000000101000000000101011100000000000100000000
000000000000000000100000000000100000001000000000000100
010000000000010000000010100001100001000000000100000000
010000000001100000000110110000001100000000010000000101
000010100000000000000010100000011100010000000100000000
000001000000000000000110110000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100001000000000100000001
000000000000000000000000000000001011000000010000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001110000100000100000000
000000000000000111000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000010000000000111100011100101011100000000
000001000001010111100000000000100000000000
111000000000001111100000010101011110000000
000000000000000011100011100000000000000000
110001000000000001000000010001011100000000
110010001110000000000011110000100000000000
000001000110000000000111100011111110000000
000000000000000000000100000000100000000000
000000000001000000000011101011111100000000
000010100000100000000100001101100000000000
000000000000000001100111111001011110000000
000000000000000000100011110001000000000000
000000000000000001000011101001011100000000
000000001100000000000000001001000000000000
010000000000000001100000000111011110000000
010000000000000000100000001011000000000000

.logic_tile 20 6
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001101000000000000000000000000000000000000000
000000000000111111000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000000
000000000000001011000000000000010000000000000000000000
000000000000100000000000000001101011110011110000000000
000000000000010000000000000011001100100001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000010000000000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000
111000100000000000000000001001011101010000000000000000
000001000000000000000000001011111111000000000000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000010000100000000
000000000000000000000000001011000000000000000001000000
000000000000010000000110001011111110000010000000000100
000000000000000000000000001011111001000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000

.logic_tile 22 6
000010000000000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
111000000000000111000000000111100000000000001000000000
000000000000000000100010110000000000000000000000000000
010000000000100000000010100000001001001100111000000000
110000000000000000000100000000001011110011000000000000
000000000000000000000110001000001000001100110000000000
000000000000000000000000001111000000110011000000000000
000010100000000000000110000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101100000000000100000000
000000000000000000000000000000010000001000000000000000
110000000100000101000000011001000000000001000100000000
000000000000000000000010000001100000000000000000000000

.logic_tile 23 6
000010100000000000000010100000001001010000000100000000
000001000000000000000110101101011110010110000000000000
111000000100000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000100000000000000010100101101100001100110000000000
010001000000000000000010110000110000110011000000000000
000000000000000000000110000111111010001000000100000000
000000000000001101000011111111010000001110000000000000
000000000001010000000110001101100001000001110100000100
000000100000100000000011110111001000000000010000000000
000000000000000000000111001001111110001101000010000000
000000001010000000000100001011100000001011000000000000
000000000000010000000000011101000000000001110100000000
000000000000000000000010000111101001000000010000000000
110000000000000011100000000000000001001100110000000000
000000000100000000000000001011001011110011000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111100000000000000110000000
110001000100000000000000000000000000000001000000000100
000010000000000000000000000000000000000000000110000000
000001000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 2 7
000000000001000111100111011111111010001000000000000000
000000000000001101100110001011011010000000000010000000
111000000000001101000111000000000000000000000100000000
000000000000001111000000001011000000000010000000000001
110000000000001001100000010101100000000000000100000000
010000000000000011100011110000000000000001000000000000
000010000000001000000111110111111011000000010000000000
000001000000000111000110001111111111100000010010000000
000010001110000001000010010101001010010111100000000000
000000001010000111100011110001101100000111010000000000
000000000000000000000000000101100001000001110000000001
000000000000000000000010000011101001000000110001000001
000000000001000000000000011001011001000110100000000000
000000001000100001000010000001101011001111110000000000
110000000000001000000110110000001000010010100000000000
000000000000000001000010100001011110000010000000000001

.logic_tile 3 7
000000000000001000000110011111111000010111100000000000
000000000000000111000011101101001000000111010010000000
111010100000000111100000010000011000000010100000000000
000001000000000011100011110101011100000110000000000000
110000000001111000000000011000000000000000000100000000
110000001010000011000010000001000000000010000000000000
000000000010000000000010000000000001000000100100000000
000000000000000000000110000000001100000000000000000000
000000000100000101100010000101100000000000000100000001
000000000100000000000000000000100000000001000000000000
000000000001010001000111000000000001000000100100000000
000000000000000111000100000000001101000000000000000000
000001000000000000000111101011001000010111100000000000
000010100000000000000011111101111001000111010000000000
110000000000001001100000000011111110010111100000000000
000000000000001111000000001111001011000111010000000000

.logic_tile 4 7
000000000001000111000000000001001001001100111000000000
000000000000100000000000000000001011110011000010010000
000000000000000000000000000111101000001100111000000000
000000000100000000000000000000001000110011000000000000
000000000000000111000000000001001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000010000000011010011001000001100111000000000
000000000000100000000011000000001000110011000000000000
000000001010100000000000000101101000001100111000000000
000000000001000001000000000000101010110011000000000010
000000000001010001000000000101001001001100111000000100
000000000000100000100000000000001100110011000000000000
000000000000000000000010010111001000001100111000000000
000001000010000000000110010000101010110011000000000000
000000000000000001100000000101001001001100111000000100
000000000000001001100000000000001110110011000000000000

.logic_tile 5 7
000001000000001111100011101111111100000010000000000000
000000100100000111100011100101001001000000000000000000
111000001100100000000111101001011000000010000000000000
000000000000011111000100001011001101000000000000000000
110000100000001111000110110011001011100000000010000000
010000000000000001100010100011001110000000000000000000
000000000101000111100111010111001011000000010000000000
000010100000100000100010100001101001000000000010000000
000000000000001001100011100111011011000110000000000100
000000000000101011000010000000011111000001010000000000
000010100010000011100111000101000000000010100010000000
000000000000000000100100001001101110000001100000000000
000000000000001111100111100111001011000110000000000000
000000000000000011000100000000011011000001010000000001
110000001011100111000010000000001110000100000100000000
000000100000000111100000000000000000000000000010000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000010100111000000000000000000000000000000

.logic_tile 7 7
000000001101001001100111100101000000000001100100000000
000000000001101111100000000101101100000010100001100000
111000000000001001100111100111101110000110000000000000
000001000000000001100000000111000000000101000000000000
000000000000100101000010001011111010011100000110000000
000000000000000101000111110101001000111100000000000000
000000000000000111100000011011001100000110100000000001
000000000000001111000011111101011000001111110000000000
000000100001000001100000011001011000111001010000000000
000001000100010001000011110011111011110000000000000000
000001000000000001100000001111011001001011100000000000
000010000000010001000000000001101111101011010000000000
000000000110000011100010000011001010000100000110100000
000000000000011111000000000011000000001110000000000000
110010100010000111100000010111000001000000100000000100
000001000000000000000011100000101001000000000000000100

.logic_tile 8 7
000010000000000001100110000101101101001001010100000000
000000000000001001000100000111111110010110100010000000
111000000000001111000010100111101011000000000000000000
000000000000010111000010110000111010100000000000000000
000000000000001000000010100001011000000000010000000000
000000001000011001000000000011101011000000000001000000
000000001110001111000011111101011011100000000000000000
000000000001010001100010000111101010000000000000000000
000000000000000000000111100101011000000000000000000000
000000000000001001000100000000000000000001000000000000
000000000000010101100111001001011011011101000000000000
000000000000000000000111110001011100111110100000000000
000000000000000011100000001001011101000010100000000000
000000000000000000100000001001011000000010000000000000
110000000100011001100010001011100001000000000000000101
000000000000000011000000001001101010000000100001100100

.logic_tile 9 7
000000000000000000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000100000000000000001100001000000100000000001
000000000000000000000011110000101111000000000000000001
000010100000001001100000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000000010000001011110111100010010000000
000000000000000000000100000101001001111100000000100010
000000000000000000000000000000000001000000100110000000
000000000000100000000000000000001011000000000000000000
000000001010000000000110000101000001000000000000000100
000000000000000000000100000000001101000001000000000001
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001001100000111000000010000001011010000000000000000
000000000000000000100010100000001101000000000011000010

.logic_tile 10 7
000000000000001101000111100001001011010110110000000000
000000000100000111000000001011001111011111110000000000
111000001000100101000110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000001101000010100111101110000001000100000000
000000000000001111000000001111000000000110000000000001
000000000000000000000000011000000000000000000110000001
000000000000000000000011001111000000000010000011000000
000000000000000000000000010001011011101111110000000000
000000000000001001000010010101111111010110110000000000
000001000000000000000111001001001011111011110100000000
000010000000000000000000001001011000111111110000000001
000000000000001000000111010001011100000010000010000001
000000100000010001000011000000010000000000000010100000
110010000000001000000111000011011000000000000100000000
000000000000000001000011110000011111100000000000000000

.logic_tile 11 7
000000100111010101000000000000001000001100110010000000
000001000000100000000000000000000000110011000000010000
111010000000010111000000000101100001000010000100000000
000001000000100000000000000000101000000001010000000000
000000000000000000000010000000001101010000000100000000
000000000000000000000000000000001110000000000000000000
000000001101000000000010100111011110000000000100000000
000000000000000000000000000000100000001000000000000000
000001000000000101100000000011100001000000000100000000
000010000001000000000000000000001110000000010000000000
000000000000000101100000011000000000000000000100000000
000000000000000000000011010001001000000000100000000000
000000000000000000000110100000000000000000000100000000
000000001010000000000000001101000000000010000011000101
110000000000000001000000000000011100000100000110000001
000000000000000000000000000000010000000000000010000010

.logic_tile 12 7
000000001010000000000110110101001001001100111000000000
000000101010000000000010100000101100110011000000010000
000000000000001111000010100001001000001100111000000000
000000000000000101100100000000101101110011000000000000
000000000000010101000111100101101001001100111000000000
000001000000100000100010110000001011110011000000000000
000000000000000101000011110101001000001100111000000000
000000000000001101100011010000101001110011000000000000
000000100000100000000110100001101000001100111000000000
000001000000010000000000000000101110110011000000000000
000001000000000101100000000001101001001100111000000000
000010100000001001100000000000001000110011000000000000
000010100000010101100000000011101000001100111000000000
000001000000100000100000000000001010110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000100000000000000000001011110011000000000000

.logic_tile 13 7
000000000000000001100000000111000000000001000100000000
000000000000001001000010000011000000000000000010000000
111000000000001011100010100001100000000000100100000000
000000000000001011100111100101101101000000110000000000
000000000000001011100000000001111011000010000000000000
000000000000001011000011110101101010000000000000100000
000000001000101111100010001000000000000010000000000000
000000000001001001000110001101000000000000000000000100
000000001010001001000111001001001100000010000010000000
000000001110001111100000000011001000000000000000000000
000000100000001011100000000111111101000010000010000000
000000000001001111100010001101111000000000000000000000
000000000000000000000000000101111101111101100000000000
000000000000000001000000001001101011111101010000000000
110000000000000000000110011000011000010000100100000000
000000000100000000000010001111001101000000100000000000

.logic_tile 14 7
000010100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000010000000010100000001111000010000000000000
000000000000000000000100000000001011000000000010000011
111010000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
010001100110100000000010000011111010000000000100000000
110000000001000000000000000000000000001000000000000000
000000000000000101000111010011000001000000000100000000
000000000000001101100010000000001100000000010000000001
000000000000011000000110010011101000000000000100000000
000000100110100011000010000000010000001000000000000000
000000000000000111000000001001101100000010000000000100
000000000000000000100011101101011101000000000000000000
000000001110101000000000001000011100000000000100000000
000000000100011011000000000101000000000100000000000000
110000000000000000000000000011100001000000000100000000
000000000000000000000000000000101100000000010000000100

.logic_tile 16 7
000000000000000111100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
111000000000000000000000000000001110000100000100000000
000000000000001111000000000000000000000000000000100000
010010000110001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000010
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
110000000000100000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000

.logic_tile 17 7
000000000000010101000010100111000000000000001000000000
000000101110000000000100000000000000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000000000010100000001000001100111000000000
000000000010000101000010100000001011110011000000000000
000010101000000000000000000000001000001100111000000000
000001000001010000000000000000001000110011000000000000
000000001100000101100000000011001000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001011110011000000000000
000000000000001000000000000001101000001100111000000000
000000000110000101000000000000100000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 18 7
000000000000000000000000000000011100000100000100000000
000000000000000000000000001011001100000110000000000100
111000000000000000000000001000000001000000000100000000
000000000000000000000000001101001010000000100000000000
010000000000000000000111100111101110001100110000000000
110000000000000000000000000000000000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110010001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000010001010000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000101100000000100010000000000000000000000000000000
000000100100000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000011001011000000100010000000
000010100000000000000000000000111011000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 21 7
000010000000000000000000001101100000000001000000000000
000010000000000000000000000001100000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000100000000000000000010000011000000100000100000000
000001000010000000000011010000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000011100000010111011001111001110000000000
000000000000000000100010000101011000111101110000000001
010000000000001000000110000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000111000001000001110000000000
000000000000000000000000000101001000000011110000000000
000000000000000000000000000111111100001100110000000000
000000000000000000000000000000110000110011000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000111100000001000000001000000000100000000
000000000000000000100000001011001100000000100000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 23 7
000000000000010111000010100000000000000000001000000000
000000000000000101000000000000001011000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000101000000000000001111000000000000000000
110010100010000000000010100101101000001100111000000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001111000010100000000000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000110000000000010110000001000110011000000000000
000000000000000000000000000111100000000000100110000000
000000000000000000000000000000001000000000000000000000
000010000000010000000111010101101110000010000000000000
000000000000000000000110101101111000000000000000000000
110000000000000001100010101111101100111001010000000000
000000000000000000000100000101111001010111100010000000

.logic_tile 24 7
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000010000100100000
110000000000000000000000000000100000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000011110000100000100000001
000000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 2 8
000011000000000000000011100111100000000000000100000000
000010100000000000000011100000000000000001000000000000
111000000000000000000000010111111011000110100000000000
000000000000001101000011010000001010001000000000000000
010000000000001000000111000101001100010111100000000000
110000000000001111000100001001001111001011100010000000
000000000000001001000000000111000000000000000100000000
000000000000000111000011100000000000000001000000000000
000000000000000011100000000000001000000100000100000000
000000001000000000100000000000010000000000000000000000
000000000000001000000000001011111000010111100000000000
000000000000000001000000001101011010001011100000000010
000000000000000011100110000111000000000000000100000000
000000000000000000000010100000100000000001000000100000
110000000000001011000000000001100000000000000100000000
000000000000000011000000000000000000000001000010000000

.logic_tile 3 8
000000000000000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000000000000
111000000000001001100111100111011111000110100000000000
000000000000000011000100000111001011001111110010000000
010000000000000011100010010000001110000100000100000000
110010000000000000000010000000010000000000000000000000
000000000000001000000010011011111110000110100000000000
000000000000001011000010000101101011001111110000000000
000011000000010011100000000111111001000010000000000100
000000000000000000100000001001011011000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000010001111000000000010000000000000
000010100100001001100110000000000001000000100100000000
000000000110000111100010010000001011000000000000000000
110000001110000111000000000101001111001000000000000000
000000000000001101100010010011011000101000000000000000

.logic_tile 4 8
000000000000000000000011100101001001001100111000000000
000000000000000000000000000000101001110011000000010010
000000000000000000000011100001101001001100111010000000
000000000000001001000111110000101001110011000000000000
000000000001000000000010000001001001001100111000000000
000000001010100000000110000000101001110011000001000000
000000000000000000000010100001101001001100111000000000
000000000000000000000111110000001011110011000000000000
000000100001000000000000000101101001001100111000000000
000010001000100000000000000000101011110011000000000000
000000001110000000000000000001101000001100111000000000
000000000000000000000010010000101111110011000000000000
000000000001010000000000000101101001001100111000000000
000000001000010000000010110000101101110011000000000000
000000000001010000000000001101001000001100110000000001
000000000000100000000000001101100000110011000000000000

.logic_tile 5 8
000001000000000000000000001000000000000000000110000000
000000000000000000000010011011000000000010000000000000
111000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000011101101101100000100000000000000
110000000110000000000000000011100000001100000000000000
000000000000100000000110011000000000000000000100000000
000000000000010000000011101111000000000010000010000000
000000000000000111100000000000011100000100000100000000
000000000000000000100000000000000000000000000000000000
000001000000001111000000000111000000000000000100000000
000010000000010001100010110000000000000001000000000000
000010100000000011100000011111011011000110100010000000
000001000110000001100011001111011011001111110000000000
110010000000010000000011100000000000000000000100000000
000001000000100000000011111111000000000010000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 8
000000000000000111000011100001011101100000000000000000
000000000100000000000111101111001001000000000000000000
111000001000001000000011111011011011001001010100000000
000000000000001011000111010111001001010110100010000000
000000000000100011100111000111001100010000000000000000
000010100000011101000010000000001101101001010001000100
000000000000101111000010100101011011000110100000000000
000000000000001011100011100011011011001111110000000000
000001000111001001000000000001011011010010100000000000
000010000000100001000010100000111000000001000000000000
000000000000001011100000000011101010010100100100000000
000000000000000001100011110000011010000000010001000000
000000100010010000000110000000011010000100000100000000
000000001100000111000000000000000000000000000000000000
110000000000000000000000010001011101010111100000000000
000000000000000001000011001101111111001011100000000001

.logic_tile 8 8
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000001100111110001111110000000000000000000
000000000110000000100110100000100000000001000010000000
110000000000000000000010100001101101101001010000000000
010000000000000000000000000011111011111001010000000000
000001000000000000000011110011100000000000000100000000
000000000000000000000011000000000000000001000000000000
000000001010000000000011110000000000000000100100000000
000000000000000001000010000000001001000000000000000000
000000100001010011100000000000001011010100100000000000
000000000000100001100000000001011001010110100000000001
000000000000000000000000000101111000000100000010000100
000000000000000000000000000000100000000000000011000000
110000001100000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 9 8
000000000100000001100000010011011010000010000000000000
000000100000001111000011111111101000000000000000000000
111000000000001011100000010101101010000000000000000000
000000000000010101100011010000011010001001010000000000
000000000000001101000110100001111110101001000100000000
000000000000001011100011110011011010001001000000000000
000010000000001101000000010111101101110000100100000000
000000100000000111100010001101001000010000100010000000
000000000000001001000011000001011000110100000100000000
000000000110001101000010001001001100010100000010000000
000000000000000011100000001000011001000000000000000000
000000000000000000000000001101011100000110100000000000
000000000000000000000010001111001100011011100000000000
000000000110010000000010000001101101111011110000000000
110000000000000001100000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000

.logic_tile 10 8
000001000000001000000000000101101110010110100100000000
000010100000000101000010010000011110001000000000000000
111000000000001111000000011001100001000000010100000000
000000000000001111100011110111101011000000000000000000
000000000000001000000000011111001100111111010100000000
000000000000000111000010101011001000111111110000000000
000010100000001000000110001011111010001111000100000000
000001000000000001000010100001110000001101000000000000
000000000001000001100000001011101011000000100000000000
000000000000000000000000001101011000000000000000000000
000010100000001111000000010001011100000001000000000000
000000000000101001100010001111101010001000000000000000
000010000000000101100000001101001110000000000000000000
000000000000001111000010110011011001100000000000000000
110000000000010000000000000011101000010000000000000000
000000000000000101000000001111011010101000000000000000

.logic_tile 11 8
000101000110001101100000001011101100111111110100000000
000100000001000111100011111001111001110111110000000000
111000000000000000000010101000011010010110100000000000
000000000000000000000011100101001110010000000000000000
000000000000011111000000011011011010011110100100000000
000000000000000011100011000111001110111111110000000000
000000001100000111100000000101101110001001000000000000
000000000000001001100000000011000000000111000000000000
000000000011001001100110000111011011000000000000000000
000000000000000111000000000111001010110000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000011000000000111000000000101011000111000110000000010
000010000000100111100000000001011010110000110000000000
110000000000000011100000000011011100111111110100000100
000000000000000000100000001101001000111101110000000000

.logic_tile 12 8
000010100000100000000000000000001000001100110000000000
000000000001001101000010100000000000110011000000010001
111000001000000000000000000000011001010000000100000000
000010100000000101000010100000011011000000000000000000
000010000000000000000000000101011010000000000100000000
000000000000000101000000000000010000001000000000000000
000000000000100000000010100001000000000000010110000000
000000000000000000000011111011001110000000000000000000
000000100000000000000111000000011010000000000100000000
000001000000000000000000001001010000000100000000000000
000000000000000000000000000000011011010000000100000000
000000000000000000000000000000011011000000000000000000
000000000010000000000010000000000000000000000100000001
000000000000001111000000001111000000000010000000000000
110000000000000000000000001000011000000000000100000000
000000000000000000000000001101000000000100000000000000

.logic_tile 13 8
000010100000000000000110000001100000000000000000000001
000001000000000000000000000000101100000000010001000000
111000000000100000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000001000000000000000010001000011100000000000100100000
000000000000000000000100000111001100010000000000000000
000001000000000001000111100101101101000000000100000000
000000100000000000100000000000001100100000000000000000
000000000000010000000011101111001001000010000000000000
000000001000001101000010111011111100000000000001000000
000000000000000111100000000101011010100000000000000000
000000001110000001000010000111111101000000000010000000
000001000000001000000000010111111100001000000100000000
000000000000000001000010100011100000000000000010000000
110001000000000111000000000011001100000000000100000000
000000000000000000100011110000010000001000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000101100000000000000100000000
000000000000000000000000001011100000000010000000000000
000001000000000000000000010000000000000000000000000000
000010000000000001000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000011100000000000100110000000
000000000000000000000000000000101101000000000000000000
110000000000000000000000001011000000000000000101000000
000010100000000000000000000101100000000001000000000000

.logic_tile 15 8
000101000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000011100100000000000000000111101001001100111000000000
000011000000001001000010100000101111110011000000000000
000000000000110000000000000111101001001100111000000000
000010100000110101000010100000101010110011000000000000
000000000000100000000000000101001001001100111000000000
000000000100000000000000000000101111110011000000000000
000000000000001000000111110111101001001100111000000000
000000100000000101000110100000101011110011000000000000
000000000001000000000000000011101001001100111000000000
000010000000100000000010110000101101110011000000000000
000000000000000000000111100011101001001100111000000000
000000000000000000000110110000001101110011000000000000

.logic_tile 16 8
000000000110000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001010001100110111000001010000100000100000000
000000000000000000000010101001001101000000000000000000
010000000000100001000111100000000000000000000000000000
110000001111010000000000000000000000000000000000000000
000010100000000001100010100101100000000010000000000000
000001000000000000000100000000100000000000000000000000
000000000000000000000010000000000000000010000000000000
000000000000000000000100000111000000000000000000000000
000000000000000011100000000101011000000000000100000000
000000100110000000100000000000011101000001000000000000
000000001000000001100000000001100000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001111011010011111110000000000
000000000000000000000000000011001000111111110001000110

.logic_tile 17 8
000001000000101001100010100101101011000001000000000000
000010000001011001000111111101011001000000000000000000
111000001010001001100000010000011010000010000000000000
000000000000001011000011010000011100000000000000000000
010000000000000001100110010001011100000000010000000000
010000000000000000100011010111101010000000000001000101
000000000000000000000010011101000000000010000100000000
000000000000001101000011010001100000000000000000000000
000001000000000001000111010111101100110000110000000000
000010001010000000000111000001111101110000100000100000
000000001100000001000000000001101010000000000000000001
000000000000000000000000001001001000000000100000000000
000000001000000001100000000101011010000010000000000000
000000000000000000000000000000111011000000000000000000
110000000000000000000000010101011011000001000000000000
000000000000000000000010100011011100000000000000000000

.logic_tile 18 8
000000000001000000000000000011111110000000000000000000
000000000000000000000000000101000000000001000010000000
111001000000000101100000000111000000000010000100000000
000010000000000000000000000000000000000000000000100110
000010100000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000101011000000010000000000000
000000000000000000000000000000000000000000000000100000
110000000000011000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000110000000000000000000000000000000
000000000001000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000010100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 8
000000000001010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000010001101000000000001000000000000
110000000000000000000010011001100000000011000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000010100000000000000010001001000000000010000011000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000100000000000
000000001100000000000000001111001101000010100001000000
110001000001010000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000

.logic_tile 21 8
000010100000000000000000010000000000000000000000000000
000001001010000111000010000000000000000000000000000000
111000000000000000000000000001000000000010000000000000
000000000000000000000000000000001011000000000000000000
000010100000000001100000010111001110001000000000000000
000001000000000101000011010001010000001001000000000000
000000000000001000000000010101001100010100000000000100
000000000000000101000010000000011010101000010000000001
000010100000000000000000011101001010001000000000000000
000011100000000000000011001111010000000000000000000000
000000100000000111100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000010011111010111101010110100001
000000000000000111000011101001011010111001010001000000
110000000000001000000011101000000000000010000100000000
000000000000000001000100000101000000000000000000000000

.logic_tile 22 8
000010000000000000000111100000000000000000100100000001
000001000000000000000111110000001011000000000000000000
111000000000000000000110110111001010001101000000000000
000000000000000000000010011001110000001111000010000000
010000000000000000000110001111000001000000100000000001
010000000000000000000000001001001010000000110000000010
000000000000000101100000000000001101010000000000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000000011011000100010110000000000
000000000000000000000000000111011001010110110001000010

.logic_tile 23 8
000010000001010000000000000000011011010000000100000000
000001000000100000000000000000001000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000010
010000000001000000000000001000000000000000000110000000
010000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000101000111010101101001010111100000000000
000000000000000000000111011001011000001011100010000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000011001000001000000100110000000
000001000000000000000011110011001110000010110000000000
000000000000001000000000000111111100010100100110000000
000000000000001101000000000000101110000000010000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000001000010000011000000000000000100000001
000000000000000000100000000000100000000001000010100001

.logic_tile 3 9
000000000000001111000000001101011100000010000000000000
000000000000011011100010011111101110000000000001000000
111000000000001011100010110001011101010000110110000000
000000100000000111000011111011011010110000110000000000
000000000000100111100000011000011001000100000100000000
000000001111010101100010000001001110000110100000000000
000000000000001001100110000101001001000110100000000000
000000000000001101100011110001011011001111110000000000
000000000000000001000110000101111001001001010100000000
000000000000000101100011100011011011101001010010000000
000000000110000111000011110101100000000010100000000000
000000000000001111100110000011001110000001100000000000
000000000000001101000000001111111110010111100000000000
000001000000001101000000000001101101000111010000000000
110000000000000001100110100001111101010111100000000000
000000000000000001000010010101101101000111010000000000

.logic_tile 4 9
000000000000001000000011101111000001000001100100100000
000000000000001111000111100111101001000001010000000010
111000000000000011100011101001100000000010000000000000
000000000000000101000010010001001101000011100000000000
000010100000000000000110010101001110001001010100000000
000001000000001111000011011111001100101001010000000001
000000000000000001100000000001011101010010100000000000
000000000000000000100011110000101000000001000000000000
000010100001010001000111000011011011000110100000000000
000001000000101111000010111011011010001111110000000000
000000000001010000000000001001000001000010100000000000
000000000000101111000000001001001000000010010000000000
000010100000001001100110101101000000000001000100000000
000000000000000101000010011001101011000011010000000010
110000000000000001100000000001101110010000100110000000
000000000000000000000000000000101001000001010000000000

.logic_tile 5 9
000000000000001000000000000101001011001000000000000000
000000000000000111000011111111101000101000000000000000
111000000000001000000000000001001101010111100000000000
000000100110000001000011101111001110001011100001000000
010000000000000101000111100000001110000100000110000000
010000001000000001000010100000000000000000000000000000
000000001100101011100000011001101011010111100000000000
000000000001010001000011110111111101000111010000000000
000001000100010000000110010000000001000000100100000000
000010000100100001000110000000001111000000000000000000
000000001010000000000011100101101101000010100000000000
000000000000000000000010010000011111001001000000000000
000001000000000000000111100111111011010111100000000001
000000000000000001000011100101011101001011100000000000
110001001000000000000010011000011010000110100000000000
000000000000000111000110010101001101000100000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
111000000011010111000000001011011010001001000000100000
000010100000101111100000000011100000001110000001100100
110000000000100011100000000000000000000000000000000000
110000001110010000100000000000000000000000000000000000
000000000110000011100000010001100000000000000100000001
000000000000000000000011000000000000000001000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000011100000001011000001000001110010000000
000000001100000000000000001101101100000000110000100100
000000000000100011100110100000000000000000100100000000
000000000000010000100100000000001110000000000010000000
110010000000000000000000001101100000000001000000000000
000000100000010000000000000001000000000000000000000010

.logic_tile 8 9
000000000000100111100000000000000000000000100100000010
000000000001010000100011110000001101000000000000000000
111001000000100111000000001101011100001000000010100000
000010000000000000100011110001110000000000000000000000
010010100000000111100010001000000000000000000010100001
010001000000000000000000001011001010000000100000000010
000000000000000000000111100011111001000100000000000010
000000000000000001000100000000011010000000000000000100
000000000000000000000000011001111101111100010000000000
000000000000000000000011111011001011111100000000100001
000001000000000001000000010000000000000000100110000000
000000000000001111000011000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000

.logic_tile 9 9
000000000100011000000111001101101011010111010000000000
000001001110000101000000001111011100111111010000000000
111001000000000111100000000000001010000000000000000000
000010000000000111000000000101011001000110100000000000
000000000000001000000111110001100000000000000100000000
000000000001010001000010110000000000000001000000000100
000000001100001001000000000101111110000100000000000000
000000000000001011000000000000000000000000000000100000
000000001000000000000000001000011110000100000000000100
000000100000000000000010000001000000000000000000000001
000000000000000011100000001001001110111110100000000000
000000000000001001000000000011011011111110010000000000
000000001010010000000010000000011110000100000000000011
000000000000010000000100001011010000000000000000000000
000000000000001101100110010000000000000000000000000000
000000000000010101000110100000000000000000000000000000

.logic_tile 10 9
000000100110010001000010101001101000010111100000000000
000000000000100101000010100101011100000111010000000000
111000000000000011100000001011101010111101110100000000
000000000000000000100010110011111100111111110000000000
000000101100001011100011100101100000000000000100000000
000000000000001001000110110000100000000001000000000000
000000001010000111100000010101000000000000100000000000
000000000001000000100011100000001110000000000010000010
000000000000000001000000001101011001010111100000000000
000000001000001001000010011001001010000111010000000000
000000000000000001000000010001011011010111100000000000
000000000000000000000011110001001000001011100000000000
000000000000101001100000001001101010010111100000000000
000000000001000001000010010101011001001011100000000000
110000000000000000000000001011001110010111100010000000
000000000000000000000000000001101111001011100000000000

.logic_tile 11 9
000000000000000111100110001011100001000000000010000000
000000000100000000100000001001101000000000100010000010
111000001100011000000000010000000000000000000000000000
000000000000101111000011111001001000000010000010000000
110010000000001000000000000000000001000000100100000000
110000000000000011000010100000001110000000000000000000
000000000100000000000000000011101101000110100000000000
000000000000000000000000001101001111001111110000000000
000000000000001000000000001111000000000000000010000000
000000000000000111000000001111001110000000100001100000
000000000000000000000010000000000000000000100100000000
000000000001010101000100000000001010000000000010000000
000000000001000101000011001111000000000001000000100100
000000000000000101000000001111001110000000000001100100
110000000010000111000110110000000000000000000000000000
000000001010000000100011000000000000000000000000000000

.logic_tile 12 9
000000001110000101000000010101100001000000000000000000
000000000000001101100010101101101000000000100000000000
111000000000001101100111010101011001000100000000000000
000010000000000001000011100000101011000000000001100010
110010100000000000000010101111111001101010110000000000
110000000000000000000100000101011110000000100000000000
000000000000000001100010101001101001010111100000000000
000000100000000000000110101011111000001011100000000001
000000001100000000000111101001000000000000000000000000
000000000000000000000100001101001000000010000000000000
000000000000000001000010101001011111111000110000000000
000000000000000000000000001001111100100100010000000000
000000000000000000000111000011000000000000000100000001
000000000000000000000100000000100000000001000000100000
110000000000001111000010101101101010000100000000000000
000000000000000101000000001101110000000000000000000000

.logic_tile 13 9
000000000000000000000000010000000000000000000000000000
000000001110000101000010000000000000000000000000000000
111000000000001111000000001001011001100000000000000000
000000000000000111100000001111001000000000000000000000
000000000110011111000011110101001111001001100000000000
000000001011100101000011111011111011000000100000000000
000000000000000011100010010011111110000000000100000000
000010100000000000100010000000111010100000000001000000
000000000000000000000000011111001011001110010000000000
000001000000000000000011100111111011001101010000000000
000000000000000000000000010101011100001000000100000000
000000000001000000000011110101110000000000000000000010
000000000000000000000011100111101010010111100000000000
000000001100000000000111101111111010111111100000000000
110001000000000001000010011001011010110000100110000000
000010000000000000000011001101101010100000010000000000

.logic_tile 14 9
000000000000000000000110010000000000000000000000000000
000000001101010000000010010000000000000000000000000000
111000000000000000000000000000000001001100110000000000
000000000000000000000000001101001110110011000000000000
010000000000000001100011111000000000000000000100000001
110000000000000000000010000101001010000000100000000000
000000000000000111100000000101100000000000000100000000
000000000000000000000010000000001100000000010000000000
000000000000000101100000001000000001000000000100000000
000010001000000000000000000101001110000000100000000000
000000001000001000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000000001001001010000000100000000000
110000000000000101100000000011100001000010000000000000
000010000000001001000000001001001011000000000000000000

.logic_tile 15 9
000000000000000000000110000011101001001100111000100000
000000100000000000000100000000101100110011000000010000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000110100111101000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010011101001001100111000000000
000010100000000101000011000000001011110011000000100000
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000000010010000011101001001100111000000000
000000000000000111000000000000001010110011000000000000
000000001010000000000000010111001001001100111000000000
000000000000000000000010100000101100110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000111000010100000001001110011000000000000

.logic_tile 16 9
000000000000000000000000010000000000000010000000000000
000000000000000000000010100000001011000000000000000000
111000000000001000000110111101011011100000000000000000
000000000000000101000010100111111100000000000000000000
110000000000000000000110000111100000000010000000000000
110000000000000000000000000000000000000000000000000000
000001000000000001100110001011101000000000000100000000
000010000000000000000000001111110000000001000000000000
000000000000000000000000001111100001000000000100000000
000000000000000000000000001011101001000010000000000000
000000000001010001100000000001111101000100000100000000
000000000000100000000010000000011111000000000000000000
000000000000000000000111001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000001000000000001011100001000000000100000000
000000000000000001000010001111101001000001000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000001100000000000110000000011011000010100000000000
000000000000000000000000001101011011000010000000000010
000000000000000000000010100001101100000000000000000000
000000000000000000000011100000100000000001000000000000
000001000110000000000000000000000001000000000000000000
000000000000000001000000000011001011000000100000000000
000001000010100000000000000000000001000000100100100000
000000100001010000000000000000001110000000000001000000
000000100000000000000000001000000001000010100000000000
000000001110000000000000001001001000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110010000000000101000110000000000000000000000100000000
010000000000001111000000001101000000000010000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000101001100000010100010000100
000000000000000000000011111111011011000010000000000000
000010100000000000000000000001101010000100000010000000
000000000011010000000000000000000000001001000000100000
000000000000000000000111010111000000000000000100000000
000000000000000000000110000000100000000001000000100000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000011110000000
000000010000000000000011110000010000000000
111000000000000000000000000000011100000000
000000000000000000000010010000000000000000
010001000000000000000000000000011110000000
010000000000000000000000000000010000000000
000000000000000000000000000000011100000000
000000000000000000000000000000010000000000
000010100000000101100111001000011110000000
000001000000000000000010001001010000000000
000000000110000000000000011000011100000000
000000000000000111000011010111010000000000
000000000000100101100000000000001100000000
000000000000000000000000001011000000000000
110000000000000000000000010000001110000000
010000001000001001000011011011000000000000

.logic_tile 20 9
000000000000000000000000001011100001000001010000000000
000000000000000000000000001101101101000001110010000000
111000000000001000000000010001100000000010000000000001
000000000000000111000011100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000111110000000000000000000100000000
000000000000001001000011111011000000000010000000000000
000000000000000000000010100111111010000000000000000000
000000000000000000000011110000000000001000000000000000
000010100000000000000010010000000001000000100100000000
000001000000000000000011010000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001111000000000010000000000000
110000000000000000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 21 9
000000100000000000000000010000000000000000000000000000
000001001110000000000010010000000000000000000000000000
111000000001110000000111000111000000000010000100000000
000000000000100000000100000000000000000000000000100000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001111010000100000000000000
000000000000000000000000000000100000001001000010000010
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
110000000000000000000000001001000001000001010000000000
000000000000000000000000001001101101000010110010000000

.logic_tile 22 9
000010100000000000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
111001000000000000000110000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
110000000000000000000000000001100000000010000000000000
110000001010000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000010000000010000011000000000001000000000000
000001000000000000000100001001100000000011000000000100
000000000000000000000011111001000001000000100100000100
000000000000000000000010101101001101000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101000000100100000000
000000000000000000000000001011011101000000000000000001

.logic_tile 23 9
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000001000
000000000010100000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111001001001100111000000000
000000000000000101000010100000101100110011000000000000
000000000100000000000000000011101001001100111000000000
000000000000000000000000000000101111110011000000000000
000010100000000000000110100101001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001011100000000111101000001100111000000000
000000000000000101100010010000001111110011000000000000
000000100000000000000000000101001001001100111000000000
000001000110000000000010010000101101110011000000000000
000010000000000101100000010011101000001100111000000000
000001000000000000000010100000101101110011000000000000

.logic_tile 24 9
000000000000000000000110111111011010000010000000000000
000000000000000000000010100001011100000000000000000100
111000000000001000000110100111111010000010000000000000
000000000000000001000000001101011101000000000000000100
110000000000000000000000001101101011000010000010000000
010000000000000000000010110111111000000000000000000000
000000000000000101100010111000000001000000000100000000
000000000000000000000110000011001001000000100000000000
000001000000001000000110000000011100000000000100000000
000010000000001001000011101001000000000100000000000000
000000000000000111000000001101100000000001000100000000
000000100000000000000000000011000000000000000000000000
000000000000001000000000000001011100000000000100000000
000000000000000011000000000000100000001000000000000000
110000000000000001100000000101101100000010000000000000
000000000000000000000000000111101101000000000000000000

.ipcon_tile 25 9
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000001000000100100000000
000000000000000000000100000000001001000000000010000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000111000000000011100000000000000100100100
000000001000000000000000000000000000000001000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000001000000000001000011000010000100000100000
000000000000001111000000000101011000010100100000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000111000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000010
010000000000001000000011100000000001000000100100000000
110000000000001111000000000000001111000000000000000000
000000000000000111100000010011000000000000000100000000
000000000000000000000011010000000000000001000010000000
000000000000000111000000001001101100001011000000000000
000000000010000101100000000101000000000010000010000000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000111100000001000011010010100000010000001
000000000000000000000000000111011110010100100000000110
110000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 4 10
000000000001000000000000001101111101000000010000000000
000000001000000000000010011011101000010000100000000000
111000000000000000000110011111011110000100000100000000
000000000000000101000011001001110000001101000000100010
000000000000000000000111010101111110000010100000000000
000000000010000000000110100000011011001001000000000000
000000000000001001100010010101101110000101000100000000
000000000000001011000011111101010000000110000000100000
000000000000000000000000000111000001000000100100000000
000000000000000000000000001111101110000010110000000010
000000001000000101000111111000011001000110000000000000
000000000000000000100010000101011101000010100000000000
000000100000000000000010010011101111010111100000000000
000000000000000001000010001001101111000111010000000000
110000000000000101100111001000011011000110100000000000
000000000000000000100010100011011010000000100000000000

.logic_tile 5 10
000001000000001000000011101111111010000010000000000000
000000000100000001000000000011010000001011000000000000
111000000001010101000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000010001000001111010100100110100000
000000000000000000000000001101011110000100000001000000
000000000000000001100010100011001010010100100100100000
000000000000000000000011100000011001001000000000000000
000000000000000000000000001000000001001100110000000000
000010000000000001000000000101001101110011000000000000
000000000000001001100000011001011110000101000110000000
000000000000000001000011001111000000000110000000000100
000000000000000000000010011011100001000011110010000000
000000001110000000000111011001001110000011100000000000
110000000000001001000000001111101110000100000100000100
000010100000001011000011110001010000001101000001100000

.ramt_tile 6 10
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000111110111101010010000100000100100
000000000000000111000011010000011000101000010001000100
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000100000000000000000011000001001000000100110100000
010000000000000000000010011001011110000110100001000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
110000000000100001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000111101011101001010000000000
000000000010000000000000001111011011110110100010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010000111000000000000000100000000
110001000010000000000010100000100000000001000000000010
000000000010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000111110011101110111101010000000000
000000000000000000000110101111111010111110110001000000
110000000000001000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000

.logic_tile 9 10
000000100001000000000000010000000000000000000000000000
000001000000010000000010010000000000000000000000000000
111000000011000000000000000111000000000000000100000000
000000000000100000000000000000100000000001000001100000
010010101110000000000010010101000000000000000000000000
110001000000000000000011111001100000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000001111111101101001010100000000
000001100000000000000000000111101011101010010000000010
000000000000001001000010000011100001000000000010000100
000000000000000101000000000000001110000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000001000010001011000000000010000011000000

.logic_tile 10 10
000000000000010001000111110101011011010111100000000000
000001000000001101000111111101011111000111010000000000
111000101010001000000110010001111101101001010000000010
000000000000000111000011001001111100110110100011000101
010000000000000111100110000101111001110100010100000000
010001000000001111100010001111011110111001110000000000
000010100001010000000110000011001111101001000100000000
000001001110100001000010001101111010010101000000000000
000000000000000000000000011111101011010111100000000000
000000000000000000000010001111101011000111010000000000
000000100000000101100111000101000000000000100000000000
000000000000000000000110000000001110000000000010000000
000000000000001000000111000001011010111101110100000000
000000000000000001000000001111001000101000010010000000
110000000000000011100010001001101111110000000100000000
000000000000000000100010000101011101110001010000000000

.logic_tile 11 10
000000000000010000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000000000000000011011110000100000000000000
000000000000000000000000000011000000000000000000100110
000000001010000000000010000111000000000000000100000000
000001000000001111000000000000000000000001000000000110
000000000000000101100000000111000000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 12 10
000000000110000000000110000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
111000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000001101100000001000110100000
000001000000000000000100000011000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000101001100010010000011110000100000110000000
000000000000000001000111010000000000000000000000000000
000010001010100000010000000101111110000010000000000000
000001000001000000000000001001010000000000000000000000
000000000100000000000000000011011000000000000000000000
000000000000000111000000000000001100001000000001000100
110000000000000000000110000101000000000000000100000000
000000000000000101000000000000100000000001000000000000

.logic_tile 13 10
000000000000010101000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000001000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001000000000000000000101111000010100100000000000
000000000000000000000000000000011000101001010010000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 14 10
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000100000000000001000000000000000000100000000
000010100000010000000000000011000000000010000000100000

.logic_tile 15 10
000000000000100000000000001000001000001100110000000000
000000000001010000000000000111001110110011000000010000
111000000000000000000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
110000001110101011100110000000000000000000000000000000
110000000000010001100000000000000000000000000000000000
000000100000000000000111000101011000000000000100000000
000000000000000000000000000000011010000001000000000000
000000000000000000000000010111101110000000100000000000
000000000000000000000010011011101011000000000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000001011100111101000011111000000000000000000
000000000000000101100000001101001111010000000000000010
000000000000101001100110010000000000000000000000000000
000000000000010001000110010000000000000000000000000000

.logic_tile 16 10
000000000000100000000000001000001010000000000100100000
000000000001010000000011111011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000110001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000000000000000000001111011011111111110000000000
000010100000000000000000001011011011101101010000100000
000010100000000000000000000011111110000100000010000000
000010100000000001000010000000000000001001000011100000
000000000000101000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
110000000000000111000000001000011100010010100010000000
000000000000010000000000001101011110010110100001100100

.logic_tile 17 10
000000000000100000000000000111011000000000000000000001
000000000001010000000011110000101011100000000001100000
111000000110000111100000000101001011111110110000100001
000000000000000000100000001111101000111110100000000000
010000000000000111100010000000000001000000000000000000
010000000001010000000010101011001010000000100000000000
000000001000000111000000001000000000000000000100000000
000000000000000000100010101101000000000010000000000001
000000000000100000000000000101101010000110000000000000
000000000000010000000010000000110000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001011000000000010000000000000000000000000000
000010000000100001000010000000000000000000000000000000
110000000000000000000000000000000000000010000000000001
000000000000000000000000000111001011000010100000000000

.logic_tile 18 10
000000001100001000000111111000000001000000000000000000
000000000000000011000110000111001000000000100010000000
111001000000001001100000001000011110000000000000000000
000010001000000001000010100001000000000100000000000000
110000000000000000000110000000000000000000100100000000
110000000000000111000000000000001011000000000010000000
000000000000010000000000000000011000000100000100000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000010100000000000000000000000001001000000000000000000
000000001000000000000000000000011110000100000100000000
000000000001000000000000000000010000000000000001000000
000010000000000001100011100001001010000110000000000100
000001000000000000000000000001101110000001000000100001
110000000000000101000110000001000000000000000100000000
000000000000000000100000000000100000000001000000000000

.ramt_tile 19 10
000000000000001111000111110001101100000000
000010100000001011100010010000110000010000
111000000000000001100111110001001010100000
000000000000001001100010010000100000000000
110000000000010001100110000001101100000000
110000000000100000100100000000010000010000
000000000000010000000111100101101010100000
000000000000100111000111100000100000000000
000000000001000000000111100101101100001000
000000000000000000000000000001110000000000
000000000001010000000000000001101010001000
000000000000100000000000000001100000000000
000000000000000000000111001101101100000000
000000000000000000000100001111010000010000
010000000000000000000011100101001010000000
010000000000000000000100001001100000100000

.logic_tile 20 10
000000000000000000000000011101011000000110100010000100
000000000001010011000011110001001010000000000001000001
111000000000000111000010000101011011000010100000000000
000000000000000101000100001101011000000001000000000001
010000001001010111100111110000000001000000000000000000
110000000000100001000110000111001100000000100000000000
000100000000000111100111100111000000000000000000000000
000000001000001101100111100000001100000000010000000000
000000000000000111000000000001101110000010000000000001
000000000000001001100000000101001001000011000000000000
000000000000100000000000001001011010001110000100000000
000000000001011111000000000101000000001001000000100000
000000000000000001000000001001111010110000010100000000
000000000000001111000000000101111100110001110000000010
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001110000000000000100000

.logic_tile 21 10
000000000001010000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
111000000000001000000110001000000000000000000100000000
000000000000001011000000001001000000000010000000000000
110000000000001001100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000001000100000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000011100000000000000100000000
000000000000010000000000000000100000000001000000000000

.logic_tile 22 10
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000100101000000000000000000000000001000000000
000000000001000000100000000000001100000000000000000000
010000000000000000000011100111001000001100111100000000
110000000000000000000000000000100000110011000001000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000001000000
000000000000000001100000000000011100000010000000000000
000000000000000000100000000000010000000000000000000000
000000001110000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110010001100000000010000000000000
000000000000000000000010000000000000000000000000000000
110000001110000111100110000111111110001100110100000000
000000000000000000000000000000100000110011000001000000

.logic_tile 23 10
000000100000000000000010000011101001001100111000000000
000001000000000000000000000000101011110011000000010000
000000000000101000000010000101001001001100111000000000
000000000000010101000100000000101011110011000000000000
000000000000000000000010000001101000001100111000000000
000000000000000000000100000000101101110011000000000000
000000000000000000000010010111101000001100111000000000
000000000000000000000110100000001001110011000000000000
000011100000001101100000010011001001001100111000000000
000001000000000101000010100000001011110011000000000000
000001000100100000000110100011001001001100111000000000
000010100001010000000000000000001001110011000000000000
000000000000010000000000000001101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000100001101100000000101101001001100111000000000
000000000000000101000000000000101110110011000000000000

.logic_tile 24 10
000000000000011000000110100000011000010000000100000000
000000000000100101000000000000001100000000000000000000
111000000000001101100010101000001100000000000100000000
000000000000000001000000000101000000000100000000000000
110000000000001000000111110000001010010000000100000000
110000000000000001000110100000011100000000000000000000
000000000000001001100110101101011111100000000010000000
000000001000000101000000001111111001000000000011100000
000000000000001001100000000000000001000000000100000000
000000000000001011000000000011001011000000100000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000001001000000010000000000
000000000000000000000111001011001011000010000000000000
000000000000000000000000000001001010000000000000000000
110001000000000000000010110001001100000000000100000000
000010000000000000000110000000000000001000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000101000000000000000100100000
000000000000000000000000000000000000000001000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000001010000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000010001011000000000010000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
111000000000000000000111000101100000000000000110000000
000000000000000000000000000000000000000001000000000010
010010000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000111000000000000000110000001
000000000000000000000000000000000000000001000011000011
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000011000000000111001111000010000000000000
110010100000000000000000000101100000000000000110000001
000001000000000000000000000000000000000001000011100000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100010
000000000000000000000000000000000001000000100100000000
000000000000010000000010010000001111000000000000000100
110000000000000000000011100000011000000100000110000000
000000001110000000000100000000010000000000000000000010

.ramb_tile 6 11
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 11
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000010000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010011100010000000000000000000000100000000
000000000000100000110000000111000000000010000000100000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000010000000001101100111010001001011000110000000000000
000001000000000111100111100001011110000001000000000110
111000000000001000000000000001001010000110000000000000
000000000000001011000000000001001001000010000000000100
110000000000000111100000001001011010000110000000000001
110000000000000000100011110001001000000001000000100001
000000000001001111000000010001001001000110000000000011
000000100000001111000011100001011110000010000000100000
000000000000000000000000000001011010000110000000000110
000001000000001111000000000001011100000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101100000000000011010000100000100000000
000000000000001111100000000000000000000000000000000011

.logic_tile 9 11
000000000000000000000111010011001110101001010100000000
000000000000001111000110110001111011101010010000000010
111000000000000111100000010001101011101001110100100000
000000000000001111100011111111011010101000010000000000
110000000001010111100010010000000000000000000000000000
110000000000110000100010110000000000000000000000000000
000000000111011000000000001011101001000110000000000010
000000001010101111000000000001011111000001000010000000
000000000010000000000011110000000000000000100110000000
000000000000000000000010100000001010000000000000000000
000001000001011001000010001101001011110000010110000000
000000000000100101000000001011011100110001110000100000
000000000001010000000111101101011000000010100000000011
000000000000000000000010000111101101000001000010000000
000010100000000001000000001101011000111000100100000000
000001000000000000010010001011111001111100000001000000

.logic_tile 10 11
000010000001000101000110010111011011101001110100000000
000000000000001101100011110101011010101010110000000010
111000000000000001100000001000001101000100000100000000
000000000000001001000000000011011011010100100001000000
110000100000100001100010101101111110001101000100000000
110001000001000000000100000001100000000100000000000000
000110000000001111100110011000001011010000100100000000
000101000000001111100011011101011000010100000001000000
000000000000001000000000010001011011000000100100000000
000001000000101011000010000000011011101000010000000000
000000000000000101100000011011011100001101000110000000
000000001110000000100010001101010000001000000000000000
000000000000000000000011100101111010010100000100000000
000000000000100001010000000000101000100000010001000000
110000000000001000000000001000001000010000100100000000
000000001100000001000000001101011001010100000000000000

.logic_tile 11 11
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001111100000001011101010101101010100000000
000000000000000001000000000001111011001000000000100010
110000100000000000000110010000000000000000000000000000
110010000000000000000011110000000000000000000000000000
000000000110000111100000000011111001100100010100100000
000000000000000000000000001101001000101000010000000000
000001001000000000000110001101001100110100010100000000
000000001110000000000100000101111001010000100000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000100000100000000010000000000000000000000000000000
000001000010000000000100000000000000000000000000000000
110100000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000

.logic_tile 12 11
000000001000000000000000011000001111010000100000000000
000000000000001001000011111001011010010100000000000000
111000000000010000000000010001100000000001110000000000
000000001110100000000011001011101111000000100000000000
110000000100001000000000001000001101010010100000000000
010000000000000001000010011111001011000010000000000000
000000001100001001100010011000001100010000100000000000
000000000000001011000010000101001010010100000000000000
000000100000000011100010101000011011000100000000000000
000001000000001101100110000101011001010100100000000000
000011000000100000000000000001011010000110000000000000
000011000000010000000000001101010000000101000000000000
000000000000000001000000010000001111010010100000000000
000000000000000001100010000111001011000010000000000000
110001000000100000000010000001000000000000000110000000
000010101101000000000000000000100000000001000000100000

.logic_tile 13 11
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000111001001010000000000000001
000000100110001101000000000000011110000000000000000000
000000000000100000000000000000011110000000000010000000
000000000000010000000000000111001001000010000010000000
000000000001010000000000001111001000000100000010000100
000000000000100011000000000111010000000000000000000000
000000000000100011100000000000000000000000000000000000
000000100000010000100000000000000000000000000000000000

.logic_tile 14 11
000000000001100000000000001111101110001101000100000000
000000000000000000000000000001010000001000000000000000
111000001000001000000011101101111101000110100000000001
000000100000001011000100000011111001000000000001100000
110001000000001000000000001101100001000000010110000000
010000000001000001000000000001001110000001110001000000
000000000000001000000111101011011010000010100000000000
000010100000000001000000001001011111000010000000100101
000000000000000000000111000111101101010000000100000000
000000000000001111000111100000111000101001000000000000
000000000110101101100000011011111010000010000010000000
000000000001010001100010001001011110000011000010000100
000000000000000111100111111000001010010100000100000000
000000000000000001000110100001001111010000100000000000
110001001000100111100000011101101110000010100011000100
000010100001000111000010101001101010000010000000000000

.logic_tile 15 11
000000000100010000000000000001101011000110000000000010
000010100000100000000000000111111101000010000001000100
111000000000010000000011111001111010001001000100000000
000000000000100000000110101111100000000101000000000000
110010000100000000000110010000001101010000000100000000
110001000000000000000011111101011010010110000000000000
000000000000100111100011100101111110000100000100000000
000000000000010000000110000000010000000000000000000000
000000000000000000010111001101011101000010000010000100
000000100001010000000100001111111011000011000000100000
000000000000101000000010000101101011000110000000000000
000000000000011011000010001101111011000010000001000000
000000000000010001100010000000011111010000000100000000
000000001000100000000100000111001010010110000000000000
110000001001000000000110000101111100000100000100000000
000000000000100001000010000000000000000000000000000000

.logic_tile 16 11
000000000000000111100000000011000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001001000000000011101001001100111000000000
000000100000000011100000000000101110110011000000000000
000000000110000000000010000111001001001100111000000000
000000001100000000000100000000001000110011000000000100
000000000000101000000010000111001001001100111000000000
000010100000010111000100000000101000110011000000000001
000000000000000111100010010011001000001100111000000000
000000001000000000100111010000101110110011000000000100
000000000000000000000000000011001000001100111000000000
000000000000000000000010000000101111110011000000000100
000000000000000011100011100101101001001100111000000000
000000000000001001100111110000001110110011000000000100
000000000000000001000000000101101000001100111000000000
000000100000000001000000000000101000110011000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100101000010101101100001000000000110100000
000000000000010000100100000001101001000010000001100000
000000000100000000000000010111000001000000100100000000
000000000000000000000011010000101111000000000000000000
000000000000100111100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000000000000000011000000000000000110100000
000001000000000000000000000000000000000001000011000110
000000000000000000000000011000000001000000000000000000
000000001100000000000010001111001011000010000011000000
110000000000000000000110000000011010010000000000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 18 11
000000000000000000000010100001011000000000000000000000
000000000000000000000011110000100000001000000000000000
111001000100000101100000000000000001000000100110000000
000000000000000000000011100000001100000000000000000001
010000000001000000000000000001100001000000000010000000
010000000000000000000000000000001011000000010000000000
000000000100001000000010100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000001000000111101000000000000000000100000000
000000001000000001000000001111000000000010000010000000
000000000000000001100000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000010001011011000000010100000000000
000000000000000001000000000101011101000010000000100000

.ramb_tile 19 11
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000001111000010110000000001000000001000000000
000000000000000111000010000000001011000000000000001000
111001000000000111100000000101000000000000001000000000
000010000001010000000011100000000000000000000000000000
110000000000000101000000000000001000001100111100000000
110000000000000000100000000000001001110011000000100000
000000000000000000000110000000001000001100110100100000
000000001000001111000000001011000000110011000000000000
000000000000000111100110001001101101000111010000000000
000000001110100000100000001011001110101011110000000000
000000000000001000000000001001011100000010000000000001
000000000001011101000011110101001001000011000000000101
000000000000010000000010001101111110000010100000000001
000000000110000000000000001001001000000001000000100100
110000000000001111100000000101100000001100110100000000
000010000001001111100000000000101000110011000010100000

.logic_tile 21 11
000000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000001010000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
110000100000000000000010000000000000000000000000000000
010001001110000101000100000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000010101000000000000000100000000
000000000100000000000011000000000000000001000000000001
000000000000000000000000010101011101000010000000000000
000000000000000000000011010111111001000000000001000000
000000000000001000000000000001000000000000000110000000
000000001010000011000000000000000000000001000000000000
110000000000000111100000000001100000000000000110000000
000000000001010000100000000000100000000001000000000000

.logic_tile 22 11
000000000000000000000000001011101100100000000010000000
000000000000000000000011111111001011000000000011100000
111000000000100101000000001000000000000010000000000000
000100100000000000100000000111000000000000000000000000
110000000000000001100110000101000000000010000000000000
110000000000000000100011100000100000000000000000000000
000000000000000001100000011011101100000000010000000000
000000000000000000000010000111101011000000000000000000
000001000000000001000000000001100001000000000100000000
000011100000000101100000000111001100000001000000000000
000001000000001101100110110011101011000000100100000000
000010100000000111000010100000001000000000000000000001
000000000000000101100010001011111101100000000000000000
000000000000000000000000001111011010000000000000000000
000000000000001000000010000101001001000000000010000101
000000000000000001000000000000111011100000000011100111

.logic_tile 23 11
000000000000010000000000000111001001001100111000000000
000000000000100000000000000000101001110011000000010000
111001000000001000000000000101001000001100111000000000
000010100000000001000010110000001111110011000000000000
110001000000000101100011110111001001001100111000000000
110000000000000000000110100000101000110011000000000000
000000000000100000000000000000001000001100110000100000
000000000001000000000010101101001111110011000000000000
000000000000001000000000010111100000000010000000000000
000000001010000001010010000000100000000000000000000000
000000000000000101000000000101001101000000100100000000
000000000000000000100000000000101100000000000000000000
000010000001010000000010000011100000000000000100000000
000000000000000000000010001011001011000001000000000000
000000000000000000000000011101000001000000000100000000
000000000000000000000010000011101011000010000000000000

.logic_tile 24 11
000000000000001000000000001101000000000000000100100000
000000000000001011000000000101000000000010000000000000
111001000000000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
110000000000001000000000010000000000000000000000000000
110000000000000001000011010000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000001000000010000000
000000000000000000000000001101010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000000000000000000001100000000000000100000000
000010000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000111100000000000000000000000000000
000000000110100000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000001000000100000000000001101101001111101010000000000
000000000000000000000000001101111010111101110001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000100000100000001
000000000001010000000000000000010000000000000000000010
110010101100000000000111000000000000000000000000000000
010001000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000010100000000011000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000100000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 12
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100001000000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000000000000111100110000111100000000000000000000000
000000000000000000000000001101000000000010000000000001
000000000000000000000011101000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000001010000000000000000000000001000000000000000000
000000000000000000000000000101001011000000100010000000
000000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000111010000001010000100000100000000
000010100000000001000011100000000000000000000000000010
111000000001011000000000010000000000000000000000000000
000000001010101111000011100000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000001111000011110000000000000000000000000000
000000000000010000000000000000000000000000100100100010
000000001100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000011
000000000000110011100000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001110000000000000001011101011111111000000000000
000000100000100000000000001001011000010110000011100000
110010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000

.logic_tile 10 12
000010100001010000000011101000001110000100000110000100
000000000000000000000111100001011101010100100000000001
111000000000001011100000000111101101010000000110000000
000000000000001011000000000000011011100001010001000000
010000000001000000000000000011011000010000000100000100
010010000000101111000011010000101101101001000001000001
000000000000001000000010100011001110010000100110000000
000000000000000111000010000000101001101000000000000000
000000001110000011100011100000000000000000000000000000
000000000110000000000010010000000000000000000000000000
000000000000000000000111010111101101000000100100000001
000000000000000000000011010000111101101000010000000101
000000001110000011100000011101001011000010100000000001
000000000000000000100011011011101011000010000000000011
000000000100000011000011001000001100010000000110000001
000000000000000000100000000101011100010010100001000001

.logic_tile 11 12
000010000000000111100000010101111100000000100000000000
000001000110000000100010000000001111101000010000000000
111000000000000000000000000001011101000000100000000000
000000000000000000000011110000111010101000010010000000
010001000001000111100011101101100001000011100000000000
110010000000000000000011101101101001000010000000000000
000000000010001000000010010011111010010110000000000000
000000000000000001000011100000011011000001000000000000
000000100000000000000000001111100000000010000000000000
000001000000000000000011111101001110000011100000000000
000000000000000001000000000000000000000000000000000000
000000001110001011100010010000000000000000000000000000
000000000000100001000110000000000000000000100100000000
000000000001000000000000000000001101000000000000100000
000000000000001000000000011011001010110000010110000000
000000000000000011000011011111101000110001110000000000

.logic_tile 12 12
000000001001010000000000011011001010001101000000000000
000000000110100000000010100111100000001000000000000000
000000000000101000000000000101001100001000000010000000
000000000000010001000000001111110000001101000000000000
000000000101001000000010101000001101000100000000000000
000000000000110101000000001101011110010100100000000000
000000000000000000000110010001011001010000000000000000
000010100000000000000010000000101100101001000000000000
000000000000010111000110011000011110010110000000000000
000010000100100000100010000011011111000010000000000000
000000000001010011100000011011111000001101000000000000
000000000000101001100011011101100000000100000000000000
000001000000000011000111000011001110010010100000000000
000010001100001001100111100000001110000001000000000000
000000000000010001000010100011111111010000100000000000
000000000000100000100010010000111011101000000000000000

.logic_tile 13 12
000010101010101001100000000111011100001001000000000000
000000000000010011000011100111100000001010000000000000
111000001110100000000010100001001011010000100000000000
000000000001010000000100000000001001101000000000000000
010000100001000101000000011001011100001001000000000001
010011000000000000100010000101000000001010000000000000
000000001001000101100000001101100000000001110000000000
000010100000100001000000000011001111000000010000000000
000010000000000000000000001111111010001101000111000000
000000000000000000000000001111000000000100000000100010
000000000000101111000000000011100000000000010000000000
000000000000011001010010010111101011000010110000000100
000010000110011001100110000000011101000000100000000000
000011001010100001100011110111001100010100100000000000
000000000000000000000111011011101110001000000000000000
000000000000001111000010001111110000001110000000000000

.logic_tile 14 12
000001000000001111100010111101101111101000010000000000
000000000000000001000110001101001010010110000000000000
000000001100001111100110110001011111000000010000000000
000010100000000001000011101011011001000001010000000010
000000000000000101100110100111111010100011110000000000
000010001010000000000010000011011111010110100000000000
000010101100001111100110010111111000000100000000100000
000000000000001111000011100000001000000000000000000000
000001001000101000000010101111101110110000110000000000
000000000001001111000111101001001001110000000000000000
000000000000000111000000000011001011001001000000000000
000000000110000000100011111011111111000010100000000000
000000001000000000000010000001011100001001000000000000
000000000000001001000100000101100000001010000000000001
000000100001011001100110110111011101101011010000000000
000001000000100011000010001101111000000111100000000000

.logic_tile 15 12
000010000001110001100000000000000000000000000000000000
000011000000010000100000000000000000000000000000000000
111000100110001000000110110101011100000011110000000001
000000001100000111000111111011101100000011100000000000
000000000000000111000011100000000001000000100100100000
000000100000000000000000000000001010000000000010000000
000000001010101111100110000000000000000000000000000000
000000000001000111100110100000000000000000000000000000
000000000000000111000011101111011010101000000000000000
000000000100000000000000001101001010100100000000000000
000000000000001000000010001111111001000010100000000001
000000100000000001000100001001111011000001000010000000
000010100000001000000000000000000000000000000000000000
000001000001000111000000000000000000000000000000000000
000001100001010000000111001001101010101000010000000000
000011100000000000000100001011001000000000010000000000

.logic_tile 16 12
000000001000000000000111100011101000001100111000000000
000000000000000001000100000000101110110011000000010010
000000000000000000000000000011101001001100111000000000
000000000001010000000000000000101100110011000000000000
000001001000000000000000000111001000001100111000000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000011001000001100111000000001
000000000000000000000000000000001100110011000000000000
000000000000000001000011100001001000001100111000000000
000000000000001111100111100000101101110011000000100000
000000000100010001000111010111101001001100111000000000
000000000000001001000011100000001111110011000000000000
000010000000000001000011100011001001001100111000000000
000011100000100111100010010000101100110011000010000000
000000000000100011100000000111001000001100111000000000
000000000000010000000011110000101111110011000000000000

.logic_tile 17 12
000000000000000000000011101011111110111001110000000000
000000000001000000000110010101111110111110110000000001
111001000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010011100110000101100000000000000000000000000000000000
010001001110000000000000000000000000000000000000000000
000000000110000001100000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010100000000011100101100000000010000100000000
000000000001010000000100000000000000000000000000000000
000000100000000101100000000101101001101001000000000000
000001000000000000000000000101111111100000000001000000
110010100000000000000010001000011010000100000100000000
000000000000000000000010001001000000000010000000000000

.logic_tile 18 12
000000000000000000000000010101111010100001010010100011
000000000000000000000011100011011001000001010001000110
111000001000000101100111000101100001000000100000000000
000000000000000000000100000000101100000001010001000000
110000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000101010100000000110111000000000000000000000000000
000000000000000001000010001101001010000010000010000001
000000100000000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000011001101110000010000000000000
000000000000000000000010011111110000000000000000000000
110000000001110000000110001101100000000010000100000000
000000000000010000000000000001100000000011000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
000001000110100000000000000000000000000000
000010100000010000000000000000000000000000
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 12
000000000000000111100000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
111000000001010000000000000111000000000010000100000000
000000000000100000000000000000000000000000000000100000
010001000000000000000011100000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000111100000000000011010010100100000100000
000000000000000000000000000000001000000000000000000000
000001000110000000000000000000000000000000100000000000
000010000000000000000000001111001001000010100010000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100001100110000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000011100011111110010110100100000000
110000000000010000000000000000011100100000000000100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000101011110010110110000000000
000000000000010000000011111101011111101010110000000000
111000001100001000000000000111011110101000110100000000
000000000000001111000000001011011100110100110000000001
010000000000001111100111101101011111101000010100000000
010000000000001111000100001111011101111001110000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011101111000000000010110100000000
000000000000000001000100001111001100000010100000000100
000000000000000001000000000101101010000000000010000000
000000000000010000000011110000100000001000000000100010
000001000000001111000010001011111111101000010100000000
000010000000000001000110011111011000111001110000100000
000000000010000011100010001111111110111000110100000000
000000000000000000000111101111101111111000100000000010

.logic_tile 23 12
000000000000000000000000000000011000010000000100100000
000000000000000000000000000000001110000000000000000000
111000000000000101100000001000001100001100110000000000
000000000000100000000000000011000000110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100100101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000001011000000000011001100000000011110010000000
000001001010000001000011111011001100000011100000000000
000000000000000111100000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.dsp2_tile 25 12
000010100000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000001111100000000000001110000000000100000000
000000000000000111000011111111010000000100000000000000
111000000000001000000000011011011001000010000000000000
000000000001000001000010000101111011000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000010110011001111000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000100000000000001100110111001001110000000000000000000
000100000000000000000010001011001000000010000000000000
000000000000001000000000000000011000000000000000000000
000000000010000101000010011101001100010000000010000000
000000000000001000000111010011000000000001000100000000
000000000000000001000010101111100000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001000000000000001100001000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000001000000000000101001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000010100000101011110011000000000000
000000000000000101100000010111101000001100111000000000
000000000000000000000010100000101001110011000000000000
000000000001010000000000000111101001001100111000000000
000000000000100000000011100000101111110011000000000000
000000000000001111000000000111101000001100111000000000
000000000000000101000000000000101101110011000000000000
000000000000000000000110100111001000001100111000000000
000000000000000000000011100000001100110011000000000000

.logic_tile 4 13
000000100000000000000000010011011010000000000100000000
000000000010000000000011100000100000001000000001000000
111000000000000101100010100000000000000010000000000000
000000000000001101000100000000001010000000000000000000
010000000000000000000000001000000000000010000000000000
010000000000001101000000001101000000000000000000000000
000000000000001000000010100011111100111111000000000000
000000000000000001000100000111101101111111010000000000
000000000000001000000111010000011100001100110000000000
000000000000000001000011100011000000110011000000000000
000010100000000011100000010011111100010110000010000001
000000000000000001100010000000101101101001010010100000
000000000000001011100000001001101010011111110000000000
000000000000000001100000000001101101111111110000000010
110000000000000000000000001111000000000001000110000000
000000000000000000000000000001000000000000000000000000

.logic_tile 5 13
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010000000000100000000
000000000000000000000000000000010000000001000001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000100000000000001111111010111001010010000000
000000000000000000000000001111011101111111110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000001000000000000000000110000000
000000000000000000000010001111000000000010000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000010011100000000000000001000000100100000000
000000000001010000000000000000001100000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000001101011001010110100010100000
000000000000001001000000001011101110111101110001000001
111000000000000011100111000001000000000000000110100000
000000000000000000000000000000000000000001000000000000
010000000001000000000111101101011011111000100100100000
110000000000101001000110010111001111111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000001001101011110110110001000000
000001000000000000000010001011011110111000110000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000001100001000000110000000000
000000000000000000000000001011101100000000100000000000
000000000000010001000011100000000000000000000000000000
000000000000100000100100000000000000000000000000000000

.logic_tile 10 13
000000000000000000000111011111111100001000000100100000
000000001010000000000111111111110000001101000000000000
111010000000010000000000000111101110010100000100100000
000001000110100000000000000000111001100000010000000000
010000000000000111000000000000011011010100000000000000
010000000100000000000010001011001010010000000000000100
000010000000001111000000001101100000000001010000000000
000001000000000101100011100101001011000010000000000001
000100000000000011000011001000011100010000100111000000
000101001000000000100010001111001110010100000000100000
000000000000000001000011001101101010001001000000000100
000000000000000000000000000101000000000010000000000000
000000000001000001000010000101101101000100000100100000
000000000010100000000000000000101111101000010011000000
000000000000000011100010000111111110010000000100000000
000000000000000000000010000000011101100001010000000010

.logic_tile 11 13
000000000000000111100010010011100000000001000000000000
000000000000000001000011110001000000000000000000000000
111000000001011000000000000011101100010010100000000000
000000000010100111000000001001111111000001000000000000
010010100000001001100010100111111111010000000100100101
010001000001010001000100000000011011101001000000000010
000000000000000111100011100111111010001001000110000101
000000000000000000100000001011010000000101000000000010
000000100000000000000011001001000001000001110100000100
000000001010000000000011111101001100000000010000000000
000010101101010001100011100111011000000010000000000000
000001000000000001000011101111000000000111000000000000
000000000000000111100000001000011101010000000100000000
000000000000001001000010010101011011010110000000100000
000000000000000111000000000101001010010010100000000000
000000000000001111100011000101101110010001100000000000

.logic_tile 12 13
000000000010000000000010101000001101010000100000000000
000000000000000101000110100111001100010100000000000000
111000000001010000000010100111001110000000100100100000
000000000000100000000000000000101010101000010000000000
110000000000000000000000010001111101010000000000000000
010010001011001001000010000000101110101001000000000000
000000000001010000000000000000011101010100100010000000
000000000000100000000000001001011111000100000000000000
000000000000001101000110110011011111001000000000000000
000000000000000001000011111001111101001001010010000000
000010100000001101100000010001000001000001010000000000
000011100000000101000010001101001111000001100000000000
000010000000000011000011001000011101010100000000000000
000000000000000000000100000111001100010000100000000000
000000000000010011100111000011011110000001000000000000
000000000000100000100010011011011011010110000000000000

.logic_tile 13 13
000001000001000001000111111111011001000001000000000000
000000001100001101100110000011011010010110000000000000
111000000000000111000011100000011100010110000000000000
000000000001010000100010010001011101000010000000000000
000000000000000001100000000001111101101010110000000000
000000000000000000000000001111001001010010100000000000
000000000110000101100000011011100000000000000010000000
000000000001001001000011011001000000000001000001100100
000000000000001111000011000011001110001101000000000000
000000001000000001000100000001010000000100000000000000
000000000110000111000000010111101010001101000000000000
000000000000001111000011000011100000001000000000000000
000000000000000000000111000000001000000110100100000000
000000000000001101000010100011011001010110100000100000
000000000000000000000110101011100001000011100000000000
000000101111000000000000000101101011000001000000000000

.logic_tile 14 13
000000000000000000000110001001101110000100000000100000
000000000000001111000010010111111011010100000000000000
111011001000101111000011011000011001010110100100000001
000010000000000001100011100001001111010100100000000000
000100000000001001000110101011011100000000100000000000
000000000000001011000010111011101010100000110000000000
000000000000100000000110010101101110010000000000000000
000000000000010000000010000000101011100001010000000000
000000000010000011110011101000001100010000100000000000
000010000000000000000110101011011101010000000000000000
000101001010000001000010111000011110000000100000000000
000100100001010000100111111101011010010100100000000000
000000000000010111000000010001011100010000000000000000
000000000000100000100010100000111001101001000000000000
000000000000000001100111010001011000010010100000000000
000000000000000000000010100000011100000001000000000000

.logic_tile 15 13
000000000000101001000011111101001111100011110000000000
000000000010000001100111010111101101010110100000000000
111001001010000000000111111101111011101000010000000000
000010000000001111000111010111011001001000000000000000
010000000000000111100111111101001110100000110000000000
010000000010000000000111111111101000110000100000000000
000000001010001111100110001011001010110011000000000001
000000000000000111100100000101011100000000000000000000
000000100000001111000110100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000100011000000010101011000100001010010000001
000000001100001001100011001111011001110111110000000001
000000000001010001000000010011011001100000010000000000
000000000010100001000011100111111010010000010000000000
000001000000001111000111000011111001101001010100000000
000010100000001111000000000001001100110110010010000000

.logic_tile 16 13
000000000000000000000000000111101001001100111000000000
000000000000000000000010000000001011110011000010010000
000001000000011011100111100011101000001100111010000000
000010000000001101100000000000101111110011000000000000
000000000000000000000000000011101000001100111000000000
000000100001000000000000000000001110110011000010000000
000000000000000001000111100111101001001100111000000000
000000001100000000100100000000001001110011000000000000
000000000000000111000000000011001001001100111000000000
000000000000000000000000000000001000110011000000000001
000011100001010011100111010001001001001100111000000100
000001001010000000100111010000101101110011000000000000
000010100000000001000000000111101001001100111010000000
000001000100000000000010010000101010110011000000000000
000001000110001001000011100111101001001100111000000000
000010100000001011000011100000101000110011000000000001

.logic_tile 17 13
000010000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000001100000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000001010000000111110001011001111110000000000000
110000000000000000000110001011011010101101000000000000
000001001000100111000111100101101110010000100101100000
000010000000010000000100000000101101101000000000000000
000000000000001000000111000001101010111100000000000000
000000000100001011000111111011011100110000000001000000
000010100110000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000001011000001000000001111111101111000000000100000
000000000000100000000000001111111110100000000000000000
000001000111000001100111100000000000000000000000000000
000000100001110000100111100000000000000000000000000000

.logic_tile 18 13
000000000000001000000111100011011000010111110000000000
000000000000001111000010011001111111100010110010000000
111001001110101000000010000000001010000100000100000000
000010000000011011000111110000010000000000000000000000
000010000000000000000110010101011010000010000000000000
000001000000000101000011110111101000000000000000000000
000000000000001000000000000111001100100001010010000001
000000000000000001000000000101011001111011110000000001
001000001100000000000011100111100000000000000100000000
000000000000000000000110000000100000000001000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001100111001101011011110100010000000001
000000001000000000000000000001001001111101010010000010
000001101000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111100000000000000000000000000000
000010000001110000000000000000000000000000

.logic_tile 20 13
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000000000100000000111100111001010101000000000000000
000000000001010000000000000001011111010100100000000000
000000000000000111100010011101011110111100110000000000
000000000000000000100111111111101010101100010000000100
000000000000000000000011000000011010000110000000000000
000000000000000000000100000001011110000010100000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000001001000000000010000001000000
000000000110000000000111101000000000000000000100000000
000000100000000000000100001011000000000010000001000000
000010100000001001000000000000000000000000000000000000
000001000000000101100011110000000000000000000000000000
000000001110001000000011100000001111010000000000000000
000010000110000001000100000000001001000000000000000100

.logic_tile 21 13
000000000000000001100110110011001000000010000100100000
000000000000000000000011100000010000000000000000100000
111001000001111111100110100001001100001100000100000000
000000101001110111100000000001111100001110000000000010
110000000000000101100110011001100001000000010000000000
110000000000000000000011100001001111000010100000000000
000001001010011001100000000101001010001101000101000000
000000000010000001000011111101011100001001000000000010
000001100000000001000000010101100000000001000000000000
000000000000000000000010000111100000000000000000000000
000001000000000000000110001001111111101001010000000000
000000100000000000000000000101011001101000010000000000
000000000000000111000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010001101101000001001000110000000
000000000000000000000100001011011100001011000000100000

.logic_tile 22 13
000010000000000001000010001011101110101000010100000000
000101000000000000100100001001101100111101010000000001
111000000000100001100000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
010000000000000000000010000001001101101001010100100000
110000000000000000000000001111111001111001100000000000
000000000000000000000000001001101101111001110110000000
000000000000000000000010010111101100110000100000000000
000000000000001000000111001001011000001011000100000000
000000000000000011000100000011000000000011000000100000
000001000000100011100111000111101111010111110000000000
000000000000010001000000001011001011100010110000000000
000000100000001111000010010000001111000100000010000111
000001000000001111000110100000011111000000000011100010
000001001100000111100010000000000000000000000000000000
000000100000011001000100000000000000000000000000000000

.logic_tile 23 13
000010000000000111000000000000000000000000100010000000
000001000000000000000000000011001010000000000001100011
000000000000100000000000001111011110010000100000000000
000000000001010000000000000011001000010100100001000000
000010100000000001100000001000011100000000000000000000
000001000000000000000000000111001110000100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000100111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000011010000000000100000000
000000000000000000000000000111010000000100000000000000
111000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000001001101010000010000000000000
010000000000000001000000001001000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000001000000110100000011010000000000100000000
000000010000000101000011100011010000000100000000000000
000000010000000101100000001000000000000000000100000000
000000010000000000000000001101001101000000100000000000
000000010000000101100000000101111100000000000100000000
000000010000000000000000000000100000001000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001100110011000000010000
000000000000000101000000010011101000001100111000000000
000000000000000000100010100000001010110011000000000000
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000001101100000000101101001001100111000000000
000000000000000101000000000000001110110011000000000000
000000010000000000000111000001101001001100111000000000
000000010000000000000100000000001100110011000000000000
000000010000001000000000000001101000001100111000000000
000000010000000011000000000000101101110011000000000000
000000010000000000000110110111001001001100111000000000
000000010000000000000010100000101100110011000000000000
000000010000001000000000000111001001001100111000000000
000000010000000011000010100000101110110011000000000000

.logic_tile 4 14
000000000000000000000000010101100001000000000100000000
000000000000000000000010100101001111000001000000000000
111000000000000000000000010001001011000000100100000000
000000000000000000000010100000101010000000000000000000
110000000000000111100000000000000001000010000000000000
110000000000000000000000000000001110000000000000000000
000000000000000000000110111000000000000010000000000000
000000000000000111000010001101000000000000000000000000
000000110000000001100000001011011011100000000000000000
000001010000000000000000000111011101000000000000000000
000000010000000000000000001101011000000000000100000000
000000010000000000000010110101010000000010000000000000
000000010000000000000011101101100000000000000100000000
000010010000000000000000001101001010000001000000000000
000000010000000001100110011000001011000000100100000000
000000010000000000000110011111001010000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000011100000000000010000000
000000000000000001000000000101010000000010000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000011000001100000000010000001000000
000000010000100000000100001011001111000011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000001111100010001001100001000001010000000000
000000000000000011000100000001001110000010000000000000
000000000000000111000110000000001011000100000000000000
000000000000000101000010100001001111010100100000000000
000000000000000111000010010001101011000000100000000000
000000000000100101000011000000011000100000010000000100
000000000000000001000000001011101100001101000000000000
000000000000000000000000001011101110001111000000100000
000000110000100000000000000001101011000100000000000100
000000010001011001000011101101101001000110000000000000
000000010000000000000010011111011000001100000000000000
000000010000000000000010000001100000000100000000000000
000010010000001001100110100111011111110111110000000000
000000010000000001000111100001111010110110100000000000
000000010000000011100000011111001100000100000000000000
000000010000000000000011001011011001000000000000000000

.logic_tile 10 14
000000000000000000000011111001000000000011100000000000
000000000100000000000011101001101001000010000000000000
000000000000001111000000000011011111010000000000000000
000000000000000001000011100000001000101001000000000000
000000000000000001100000000111011101010100000000000000
000000000000000000000010110000001000100000010000000000
000000000000000000000000000101000001000000010000000000
000000000000000000000000000111001111000001110000000000
000000010000001000000000010000011001000000100000000000
000000010010000001000011110011001100010100100000000000
000000010000001101100000000011011000000110000000000000
000000010000000101000000001111110000001010000000000000
000000110001010000000111110101011000000000100000000000
000001011000000001000011010000101111101000010000000000
000000010000000001100000010111011111000100000000000000
000000011110000000000010000000101000101000010000000000

.logic_tile 11 14
000000100000000101100110101001100000000010100000000000
000001000000000000000000001111101101000010010000000000
111000000000001101000111111101000000000000010100000000
000000000000000001000011110101001011000010110000000010
010000000000000111000111100111001001000001010000000001
110000001000000000100010001111111011010000100000000000
000000000000011001000010100001101101000100000000000000
000000001110000111100010010000001100101000010000000000
000010010000001000000110000000011010010010100000000000
000000010000000001000010010111011101000010000000000000
000000010111010001000000001011000001000001010000000000
000000010000100000000000000001001100000010010000000000
000000010000010111000111101001001100001101000000000000
000000010010000000000010000101010000001000000000000000
000000010000000000000011000001101100000000000000000000
000000010000000000000000000000110000000001000010000000

.logic_tile 12 14
000000100001000111000110100101011101000001000000000000
000000001010100101100100000001111101010111100000000000
111000000000010000000110111000001110010010100000000000
000000001100100000000011011111011011000010000010000000
000000000000001111000000001111111000000010000000000000
000000000000000011000010011001110000000110000000000000
000000000000000111000010100000001010000110100000000000
000000101110000000100000000011001111000100000000000000
000000010000001101100000000011101011010000100000000000
000000010000000111000000000000111101100001010000000000
000000010000001000000110010101101101111111110100000000
000000010000000001000011011001101110111001010010000000
000000010001010000000110011001001011101011110100000000
000000010000000000000010000101001100110111110000000001
000000010000101000000000011101011000000000000000000000
000000010000010001000011011001010000000010000000000000

.logic_tile 13 14
000010000000101000000110010000011101000110100000000000
000010000000000001000011000011001001000000100000000000
111000001100000001100000001000011100010000000000000000
000000000000000000000011100001001001010010100000000000
110000100001000000000000000011111011010100000000000010
110000000010100000000000001001111010011000000000000000
000000000000001011100000000111011001000110100000000000
000000000001001111000010000000011110001000000000000000
000001110000001111000011100000001101010000000100000000
000001011011000111000010001011011110010110000000100010
000000010000001001000110111000011000000110100000000000
000000010000000011000011100101011100000100000000000000
000000010000000011100111101001011111111110110000000000
000000010110000000000000000011111101010100100000000000
000010110000100111000000011001011100001001000000000000
000000110000000001100011010001000000000101000000000000

.logic_tile 14 14
000000000000100000000010000101111111010100100000000000
000000000001000000000110100000101011000000010000000000
111000000010100111000011100000011110000100000000000000
000000000001000000000110100101001011010100100000000000
000000000010001000000110000011011010010110000000000000
000000000100000001000011100000001100000001000000000000
000000000010001111000110111111000001000010000000000000
000000000000001011100010100111001011000011100000000100
000000010000000001000110110001001011101011010000000000
000001010000001011000010101111111010001011010000000000
000000010000101000010110001000001101010100000000000000
000000010001000001000000001011011000010000000000000001
000000010000000001000010000011011001111111010100000100
000000010010000000100000001001111100111111110000000000
000010011110000001000000000001101010001000000000000000
000001010001010001000000001101110000001101000000000000

.logic_tile 15 14
000001000000000001100011100101001011010000100001000000
000000000000000000000011100101101101100000000000000000
111000001010100111100000000101100000000000000100000000
000000001100000011100011110000100000000001000010000000
000001000100000101000111111011100000000001010010000001
000000000000000111000011100101001101000010000001000100
000000001110001111100110011000001000000000000000000000
000000000001000111000011110101010000000010000000000000
000100010000001001000010001011101101100000000000000000
000000010000000111100011111111101000110000100001000000
000010010000100111000011110001001011100000110000000000
000000010001000000000010000111111011110000010001000000
000000010000000000000010001011001000101111000000000000
000001010000001011000000000111111111010110100000000000
000000010010100011100110101011011000111000100000000000
000000010000010000000000000001011000110110110000100000

.logic_tile 16 14
000010100000001001000010000001001001001100111000000000
000000000000010111000111110000001000110011000000010010
000010100000001000000000010001101001001100111000100000
000001000100001111000011100000101100110011000000000000
000000001111000000000000000101101001001100111000000000
000000000010100000000000000000001010110011000000100000
000001000001001111100000000001001001001100111000000000
000000000000101011000011100000101101110011000010000000
000000010000100000000111100011001001001100111000000100
000000010100000000000100000000101110110011000000000000
000000010000100001000010000011101000001100111000000000
000000010000010000100111000000101001110011000001000000
000000010001110000000011100111101000001100111000000000
000000010000000000000100000000001000110011000010000000
000001010000000011100000001111001000001100110000000000
000000110000000111100000001101100000110011000000000000

.logic_tile 17 14
000010000000000111100000011101100000000010000010000000
000001000000000000100010001111101011000011010000000000
000000000000000011100000000111011000000100000000000000
000000000000000000100011100000010000000001000001000000
000000000001000001100010010111011110000100000000000000
000000001010100000000011000000100000000001000001000000
000000000000000000000000010000000000000000000000000000
000000001011010111000011010000000000000000000000000000
000000010000010000000010001001011111100000000000000001
000000010000000000000010001111011110001000000000000000
000000010000000001000010001011101110101000000000000000
000000011000001111000110011011111011010000100001000000
000000110000000001000010100101101100000010000000000000
000001010000000000000110001001011010001000000000000000
000001011100000001000010011011011101110010110000000000
000010010001010111000010000011101000010010110001000000

.logic_tile 18 14
000000000000000000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111001000001000000000000000000011100000100000100000000
000010100000000000000000000000010000000000000000000000
000010000000001001100110000101111111010110000000000000
000000001100001011000010101011101110111111010010000000
000000000000100001100000010000011010000100000100000000
000110000001000000000011010000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000001010001100000000111110101001110101001110000000000
000000110010100000000010001001111010011001110000000000
000000010001010000000111000101001000111000100000000000
000000010000000000000000000001011010111001110000000000
000000010001000001000000000101001011100000000000000001
000000010000100001000000001101101101000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001010000000000000000000000000000000000
000010110001010000000000000000000000000000
000001010000100000000000000000000000000000
000010010000010000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000000110001010000000000000000000000000000

.logic_tile 20 14
000000000001000001000110000000001011010000000000000000
000000000000000000100011101101011011000000000010100100
111000000000001000000111101111011111100000110000000001
000000000000001011000000001001001100110000100000000000
110000000000000000000111100111100000001100110000000000
010000000000000000000110100000101111110011000000000000
000000000000000000000111100011011100101000000000000000
000000000100000111000100000001001111010000100000000000
000000010000000001000000011000011110001100110000000000
000000010000000111000011000001001111110011000000000000
000010110000001001100000010001001111100011110000000000
000001010000000001000011000011101010101001010000000000
000000010000000001000010010000000001000000100100000000
000000010000000000000110000000001101000000000001000010
110000010000001111100000001111001000001110000000000000
000000010000000011000010001111111001001100000000000010

.logic_tile 21 14
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000011110000010000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000001000000000000010000000000000
000000100000000000000000000011000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001010000000111000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000001001000000001000000000000010000000000000
000000010000000011000000001011000000000000000000000000

.logic_tile 22 14
000001000000000001100000000001011010010110100100000001
000010100000000000000011100000011101100000000000000000
111000000001010001100000000101101001010010100000000000
000000000000001111000011101111111011110111110000000000
110000001000010111100000000111100001000010110100000100
110000000000000111100000000111101111000010100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000010000000000000111011001100001000010110100000000
000000010000000000000111001001001101000010100000000010
000000010000000001000000010101011000011110100000000000
000000010000000000000011000101011111011101100000000000
000000010000000111100011011011011101011011100000000000
000000010100000000100011011111101001010111100000000000
000000010000100111100010010111111000001011000100000000
000000010000000000100010001111000000000011000000000001

.logic_tile 23 14
000000000001011000000000000011101100000001000100000000
000000000110000001000000000001010000000111000000000000
111000000000100111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000011100000000010000000000000
000000001010000000000000000000100000000000000001000100
000000000000100000000111000001011010000000000000000000
000010000000000000000100001011010000000011000000000001
000000010000000000000011110000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000001000110000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000011101100000000000000000000
000000010000000000000000000000011000001000010001000110
110001010000000000000000001000001100000010000000000100
000010110000000000000000000001010000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000100000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000001000001000001100110000000000
000000000000000000000000001001001011110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000100000000000000110000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
000000000000001111000000010111100000000010000000000000
000000000000000111100010000000100000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001011000000000000000000
000000010000001000000011101000011011000100000100000000
000000010000000001000100000101001000000000000000000000
000000010000000000000110000101100001000000100100000000
000000010000000000000000000111001010000000000000100000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000101000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010001011000000000000000000000
000000000000000000000011101101111110000001000000000000
000000000000000000000000010111100000000000010000000000
000000000000000000000010000011101110000010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000001101100110110100000000000
000000010000000000000010000111101011111000100000000000

.logic_tile 9 15
000000000001000101000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001101000111001101101000101011010000000010
000000000000000011000100000101111010000111010000000001
000000100000101101100111100001001011010100100000000000
000001000001011111000110000000111110100000010010000000
000000000000011011000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000001000110101000001100000110000100000000
000000010000000000000000000101010000000100000000000100
000000010000000000000000001101001010010100100000000100
000000010000000000000000000001011100000000000000000000
000000010000000000000011100001001011100010110000000000
000000010000000000000100001111011000101001110000000001
000010010000000001000000000000000001000000000000000000
000000010000000000000000000101001001000010000000000000

.logic_tile 10 15
000010100001000111000000000111111010010110000000000000
000000000000000000100010100000111111000001000000000000
000001000000000111100010110011000000000000010000000000
000010001010000000100010001111001011000010110000000000
000001000001000111000111110001111010010110000000000000
000010100000000000100111110000011011000001000000000000
000000000000000001100010110001011010000000010000000000
000000000000000101000011101011101000000110100000000000
000010010000010101100111010011000000000001010000000000
000000010000001111000011100111001101000010010000000000
000000010000000000000000000111001101000000100000000000
000000010000000000000000000000011001101000010000000000
000000011111010001100010010000011011010100000000000000
000000010000010000000110001011001011010000100000000000
000000010000001000000000000001101011001000000000000000
000000010000000001000010011011101110000110100000000001

.logic_tile 11 15
000000000000000000000110001011011000010000110000000000
000000000000001001000000000001101000000000100010000000
111000000000001001100000000111001010000000100000000000
000000000000000111000010100000111010101000010000000000
000010000001011001000010000000011011010000000000000000
000000000000000101000011110101011110010000100000000001
000001000000001000000000011001011001000001000000000000
000000100110000111000011100111011010100001010000000000
000000010000000000000110001111011110001000000000000000
000000010000000000000100001011010000001110000000000000
000000010000000101110000011111100000000001010000000000
000000010000000000000010011111101110000010010010000000
000000010001110000000110100101011100000100000000000000
000000010000110001000000000000001011101000010000000000
000000010000001111000110110000000000000010000100000001
000000010000000001100010001001001011000010100000000000

.logic_tile 12 15
000011000010101000000111101101001000001101000000000000
000000000001011111000000000001010000000100000000000000
111001000000011000000000001000011100010100000100000001
000000100000000001000000000011001101010000100000000000
110000100000000000000110000011011101000000100100000000
010001000100001111000011100000001111101000010000000001
000000000000000000000010010000011010000110100000000000
000000000001010111000011010111011011000000100000000000
000000010000000011000011100101101010000110000000000000
000000010110000000100010010001110000001010000000000000
000011110000000101100000001111000000000010100000000000
000000010000000001100000000111101011000010010001000000
000000010001000000000011001011111010001101000100100000
000000010000101111000100000111000000000100000001000010
000010111110000111000011100000001010000100000000000000
000000010000001111000100001001011010010100100000000000

.logic_tile 13 15
000000100000000000000111101011001010001001000100000100
000010101000000011000100000011010000000101000000000000
111000000000000111100000010101011001111110000000000000
000000000000001101100011101001011111011110000000000000
110001100010000011100010011000011000000100000000000000
010001000000101101100011111111001100010100000000000001
000001000000000001000000000111111111111110010000000000
000000100000000000100010001001101101011110000000000000
000000110001001011100000011000001110000100000000000000
000001010010111001000011010001011011010100100000000000
000101010000101000000010010101101111110000000010000000
000100110000011101000110000101011110010000000000000000
000011110011010001100110010111111010101000010000000000
000000011010001111000011100111111010010110000000000000
000000010000001001000111010001011100000100000000000100
000000010000000101000111110111010000000000000000000000

.logic_tile 14 15
000000100001000101000111100000011100000010000000000000
000001001010101101000100000000010000000000000010000000
111001001110000000000011100001000001000011000100000000
000000100000001001000100000001001111000011010000000101
000010100000000111100000010000000000000010000000000000
000000000100000101100010010000001100000000000010000000
000000001100001000000000000000001010010000100000000000
000000000000000101000011000001001011010000000000000001
000000110100010000000000001111011100000010000000000000
000010110100011111000011110111111010010110100000000000
000000011110000000000111001000011000010000100000000000
000000010000000000000100001001001010000010100000000000
000010110011111000000000010101111010001100000010000000
000000010000000101000010100001011101001000000000000000
000000010000000001000010000001011110001000000000100000
000000110000000000000010001001011110000110000000000000

.logic_tile 15 15
000000100000000001000000001001001110100000000000000000
000001001010010000000010000011011111110000100000000000
000000000000001000000000010111011011100000010000000000
000000000000000011000011110001111111101000000000000001
000000000001000000000000000001011110100000000000000000
000000001010000000000000000011001111110000100000000000
000000000000100000000010000001100000000010000000000000
000000000001000000000100000000000000000000000000000000
000000011010000000000000010000000000000010000000000000
000001011010001001000011100000001101000000000000000000
000000010000000101100000000000011110000010000000000000
000000011110001001000000000000000000000000000000000000
000011010100000000000011010000000001000010000000000000
000010110000000000000110100000001001000000000000000000
000000010000011011100000011111001000101000010000000100
000000010000000101000010100011111000001000000000000000

.logic_tile 16 15
000000000000000000000010000001000001000000001000000000
000010101010010000000010010000101101000000000000001000
000000100000001000000010000111001001001100111000100000
000001001000000101000100000000101110110011000000000000
000000000000010000000110100011101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000101100000010001001001001100111000000000
000010100000001001000010100000101100110011000000000000
000000110000000000000000000101101001001100111000000000
000001011111010000000000000000001111110011000000000000
000001010110100101110010010111101001001100111000000000
000000110000000000000110100000001011110011000000000000
000001010001000000000010000111001001001100111000000000
000010110110100001000000000000001010110011000000000000
000001010000000111000110100101001001001100111000000000
000010010001011111100000000000101001110011000000000010

.logic_tile 17 15
000010100000010000000010000111101011101001010000000001
000000000100010000000000000101011011010010000000000000
000000001100100000000111100011111011110010110000000000
000000000001000111000100001101111001100001110000000000
000011001001000001100111110011100000000010000000000000
000011000111010000000011000000000000000000000000000000
000010100000100000000111100000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000010001010000000000000011101001101000010000100000
000000010110001101000000000011111000000000010000000000
000010011100000001000010000000000000000010000000000000
000000110000000000000011111111000000000000000000000000
000010011000110000000000010000000000000010000000000000
000001010000010111000011110000001011000000000010000000
000000010000001000000000000000000000000010000000000000
000000010000000111000000000111000000000000000000000000

.logic_tile 18 15
000000100000000000000011110111111001000000000000000000
000001000110000000000011110111001001100000000000000101
111000000110000101000000000000000000000010000000000000
000000000000000000000010100000001001000000000010000000
110000000000000000000000001101101101100000000110000110
100001001110000000000000001001001110000000000001000101
000000000000001000000000000000000000000000000000000000
000000001101000001000011110000000000000000000000000000
000000011000010111100000000001111110000000000000000000
000000011101110000000000000000000000001000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000111100000001000000001000000000000000000
000000010101000000000000000011001001000010000010000000
000000010001001111000000001001000000000001000000100000
000000110000001111100000001101100000000000000000000000

.ramb_tile 19 15
000000000110000000000000000000000000000000
000010001111000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010101110000000000000000000000000000
000000010111110000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000001011000000111101011011110000111000000000000
000000001100001111000110001011010000000010000010000000
111000000000000000000111110101100000000010000000000000
000000000000001001000111110000100000000000000010000000
010000000000000000000000000101100001000000000000000000
010000000000000000000000000001001000000010000010100000
000001000111101011100011100111101110001101000101000000
000010000000001011100010011001100000001000000000100010
000000010000000001000000000000011011000000000000000000
000000011000000000000000000001001000000100000000000100
000001011000000000000000011000011010000000000000000110
000000011010000000000011110111000000000010000000000000
000010110001100011100000000111100001000000000000000010
000000010000110000000000000000001010000000010000000000
000000010110001000000111101011111001110110110010000000
000000011110000111000011101101111001111100000000000000

.logic_tile 21 15
000000000000100101000000000001100000000000001000000000
000000000000010101000011110000101001000000000000001000
000001000000000000000010100001000001000000001000000000
000010100000000000000000000000001011000000000000000000
000010000000010101100010100101000000000000001000000000
000001001110100000000010100000101101000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000100000000011110000001111000000000000000000
000000010110000111000000000011100001000000001000000000
000000010000000000100011110000101110000000000000000000
000001010010000000010111010011100000000000001000000000
000000010000000000000111110000101000000000000000000000
000000110000010000000000010011000001000000001000000000
000001010000101111000011110000001111000000000000000000
000000010000000111100111100101000000000000001000000000
000001010000000000100000000000101110000000000000000000

.logic_tile 22 15
000010000001000000000011110011100001000000001000000000
000000000000100000000111110000101011000000000000001000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000101110000000000000000000
000000001011110000000000000111000001000000001000000000
000010100110110000000000000000101111000000000000000000
000001001110100111000111100011000000000000001000000000
000000100001001111100000000000101001000000000000000000
000000011011000000000110000101100000000000001000000000
000000011100100000000111110000001001000000000000000000
000000010000000000000110000111000001000000001000000000
000000010000000000000100000000001001000000000000000000
000000010001001001100111110111100001000000001000000000
000000010000101001100010010000001010000000000000000000
000001011110001111100111100111100000000000001000000000
000010110000000111000000000000001101000000000000000000

.logic_tile 23 15
000010000001011000000000011011011101111001110100000000
000001000000100001000010000001101010111101110000000000
111000000000000000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110010000000000000000000000111101111011111000100000000
010001000000000000000010110001111110001111000000000000
000000001110000101000111001001001000100000010000000000
000000000000000000100100001111011011010001110000000000
000010110001010000000110010000000000000000000000000000
000000011100100000000011100000000000000000000000000000
000001010000000001000000000011111011000010000000000000
000000110000001001000010001101101110000001010000000000
000000010000000000000000010000000000000000000000000000
000000010100000000000010000000000000000000000000000000
110000011110101001100000000101100001000010000010000000
010000010001011011000010000000101001000001010000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000100101
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000010011000000000000001000000000
000000000000000000000011100000000000000000000000001000
111000000000000000000000000011000001000000001000000000
000000000000000000000011100000001101000000000000000000
010000000000000000000111000011001000001100111010000000
010000000000000000000100000000101101110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000001000000000000101010110011000000000000
000000000000000101100011110011101000001100110000000000
000000000000000001000110100011000000110011000000000000
000000000000000101100110011001101010101101010000000000
000000000000000000000010100111111100010110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001000000000000010000100000000
000000000000001011000000001011000000000000000000000000

.logic_tile 3 16
000000000000000000000110100001111101010100100000000000
000000000110000000000010010000001010101001000000000001
111000000000000111100000000101111110001101000100000000
000000000000001101100000001011010000000100000000000000
010000000000101001100010100101001101000100000100000000
010000000110000111000110110000101010101000010000000000
000000000000001111000110100101000000001100110000000000
000000000000000101000000000000001010110011000000000000
000000000000110111100110000111101111000010000000000000
000000000000000000000000000101111011000000000000000010
000000000000000011100000001101111000001000000100000000
000000000000000000100000000101000000001110000000000010
000000000001000000000000011001000000000000010100000000
000000000000100000000010000101101011000001110000000000
110000000000000000000110010101000000001100110000000000
000000000000000000000010000000001010110011000000000000

.logic_tile 4 16
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000001101000010111000011100010100100000000000
000000000001001011100111000101001000000100000000100000
111000000000000000000011100001001101111110000000000000
000000000000000000000000001011101011010101000000000000
000000000000001001100000001001011010000000100000000000
000000000000000011000000000111101111000000000000000000
000000000000001111000010110000000000000000000000000000
000000000110000111000011000000000000000000000000000000
000000000000001000000010001101100000000000100000000000
000010000000000101000000000111101010000010110000000000
000010000000000001100110100000000000000000000110000000
000001000000001001000000000111000000000010000000000000
000000001010001000000010001001111101101000000000000100
000000000000000001000000000011111011101001000000000000
000000000000000111000000000001000000000001000000000000
000000000000000000100000000001001010000011100000100000

.logic_tile 9 16
000000000000101000000110001011111010000001000000000000
000000000000011011000010101101011101000110000000000000
000000000000001111000010100011011110111111000000000000
000001001010000101000000001001101110010110000000000000
000000000000000011100000011011111000100000110000000000
000000000000000000100010100001101111010000100000000001
000000000000001111000111001101011110001101000000000000
000000001110001011000111111101000000001000000000000000
000000000100000000000000011111001000000000000000000000
000001000000000000000011101101011101000010000000000000
000000000000000001000010000011111011000100000000000100
000000000000000111000000001101001010001001000000000000
000000000001001000000010000111111000010100000000000000
000000000000001111000000001001011000010110000000000000
000000000000001011000000001001111011101001010010000101
000000000000001011000000000111001101000010000010100100

.logic_tile 10 16
000000000001001000000111101011001100000000100000000000
000000000001100111000111101011101001000000000000000000
111010000000001101000111000101111101000100000000000000
000001001110000111000000001101101110001001000000000000
000000000000001011100111101011111010000001000000000000
000000001000001111000010000011101010000011000000000001
000000000000101111100010000111101010010000000000000000
000000000001000101100011110000011001101001000000000001
000000100001000111000110000011011010000000100000000000
000000000000100000000000000111011001000000000000000000
000000000000000001100010001111011010010100000000000000
000000000000000001000010010001101010011000000000000000
000000000001001101000110100011100001000010000100000000
000000001010000001000000000000001000000001010000000100
000000000000001001000000001001011100000100000000000000
000000000000000001000000001001001110001001000000000000

.logic_tile 11 16
000000001010001001100000000101100000000001110000000000
000000000000001001000000000111001000000000010000000000
000000000110010000000000000011100001000010010000000000
000000000000100101000000001011101100000001010000000000
000000100000001101000110000000011100010000100000000000
000001000000001001000000001111011011010100000010000000
000000000000001000000000000101001110001001000000000000
000000000000001111000000000101000000000101000000000000
000000000000001000000110101111011111000001000000000000
000000000000000001000000000111011000101001000000000000
000000000000000001000110001011001110010000100000000000
000001000000000000100010000111011110010000010000000000
000000000001010001000111100000011101010100000000000001
000000000000000001100000001111011101000110000000000000
000000001000001101100000001111000000000001000000000000
000000000000001001000010010101001000000011100000000000

.logic_tile 12 16
000000100000011111000000011101011111101011010000000000
000011000111100111000011110011001001001011010000000000
000000000001000111000010011011011111110000110000000000
000000000000100000100111101001111101110000000000000000
000000100001011001100111100001111010010000100000000000
000000001110001111000000000001011010010000000001000000
000000000000001111100010110001011100010110000000000000
000001000110000101100010100000111000000001000000000000
000000100000000000000110110111111010000000000000000000
000000000100000000000011100000101011000001000000000000
000000000000001000000110000111011010001101000000000000
000000000000001011000010011011010000000100000000000000
000010100000001111000000011111101111101100000000000000
000000001010000001000011101111001001110100000000000000
000000000000010000000010010101111101101111000000000000
000000000000001001000110001111001001101001010000000000

.logic_tile 13 16
000000000001000000000110101111011000001000000000000000
000000000010100000000000000101100000001110000000000000
000000000000001001100110010000011001010000100000000000
000000000000000011000011011111011000000010100000000000
000000000010100000000110010001001011000100000000000000
000010000100010000000011110000111000101000010000000000
000000000001110101100110000001111101010100000000000000
000000000001110000000000000000001001100000010000000000
000000001001010000000000010000001110000000100000000000
000010000010000000000010001011001011010100100000000000
000000000000001000000000000001101100000100000000000000
000010101110011001000000000111110000001110000000000000
000000000000010001000000001101000001000001110000000000
000010000100000111000010010001101011000000010001000000
000000000010100000000000011000001111000110000000000000
000000000001001001000011011111001110000010100000000000

.logic_tile 14 16
000011000000001011100000000000011100000000000000000000
000000001010000001100000000111000000000100000001100100
111000000110001101000110000001000001000011100100000000
000010000000100001000000000001001000000001010000100000
000000000100000111100000000101100001000011110100000010
000000000110000000000000000011001000000010110000000000
000000001100010011100000011000011101010100000000000000
000000000000100011100011010001001100010000000000000001
000011000101101000000110100011111111000000100000000000
000000000000000101000011100000001100100000010000000000
000000001010000111000000000001011011000010100100000000
000010100000010001000000000000001001001001010000000001
000000000000000111100010000011000000000011110100000000
000000001010000000000000000101101111000001110010000000
000000001110011001000000000111101101010100100000000001
000000000001001001000000000000011011000000010000000000

.logic_tile 15 16
000000000000000011100000011001101110101000000000000000
000000000000000000000011110001101111010000100000000000
000000000000011000000011100000011110000010000000000000
000000000000110111000000000000000000000000000000000000
000000100000000000000111101001011001100001010000000000
000000000000100000000100000001011101010000000000100000
000010100001010000000010001101111001101000000000000000
000001101001100000000000000011101001011000000000000000
000000100000000000000000000000000000000010000000000000
000000001110100001000000001101000000000000000000000000
000000000110000101000000010011100000000010000000000000
000000001101001001000010100000000000000000000000000000
000000000000000000000010000000000000000010000000000000
000000001110000101000000001001000000000000000000000000
000000001001011011100000001001101101101000010000000000
000000000000100101100000000111001001001000000001000000

.logic_tile 16 16
000001100101000000000000000011101000001100111000000000
000011100100100000000010010000101010110011000000010000
000000001110001101100000010011001000001100111000000000
000000000000000101000011100000101110110011000000000010
000000100000000101100010010011101000001100111000000000
000001000100000000000110010000001011110011000000000000
000000000000000000000000010001001000001100111000000000
000000000001000000000010100000101011110011000000000000
000000000000000000000000010001101001001100111000000000
000000000001010000000010100000001001110011000000000000
000000001010000101100111000001101000001100111000000000
000000000000001001000000000000001111110011000000000010
000000101011000101100000010101101001001100111000000000
000011000000100001000011000000101100110011000000000000
000001001100000000000000000111001001001100111000000000
000010000000000000000010010000001111110011000000100000

.logic_tile 17 16
000001001010000000000011110101011011101000010010000000
000010000111010000000010101001111101001000000000000000
000000000000101111100000000111100000000010000000000000
000000001011000011100011110000000000000000000000000000
000000000001101000000110101000000000000010000000000000
000000000000100111000010001001000000000000000000000000
000010000000001000000110001000011100000010100010000000
000001000000001111000011100001001010000110000000000000
000011100110110000000000000101101111001111000000000000
000010001010000111000000000011011011001100000001000000
000000000000100000010000000111000000000010000000000000
000000001001000001000010000000000000000000000000000000
000001000100000111100000000101001001101000010000000000
000000000000000000100010011101111101001000000000000010
000000001100000111100000000001111101100001010000000000
000000000001001101100000001101011110010000000000000000

.logic_tile 18 16
000010000000000000000000000000000000000010000000000000
000001000000100000000000000111000000000000000010000000
000000001000010111000000000111111011110010110000000000
000000000000101101100000000011101100100001110000000000
000000001000000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000101010000000100000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001100001010000100000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000100001001100000000000000000000000000000000000
000001000110101011100000000001101101101000010000100000
000010001110011111100000000101001100010010100000000000
000000000110110000000111000111111000001000000010000000
000010000000000000000100000111100000000000000000000110

.ramt_tile 19 16
000000100000000000000000000000000000000000
000001000000010000000000000000000000000000
000000001011100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101100000000000000000000000000000000
000011100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001010100000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000010000001100000000000000000000000000000

.logic_tile 20 16
000010000110000011100000000000011110000010000000000000
000001000000000000000000000000010000000000000010000000
111000100000000101000111100000000001000010000000000000
000001000000000000000000000000001110000000000010000000
110010100000000000000000001001000001000010000010000000
100001001110000000000000000011001010000000000000000001
000000000000000111100000001011111010000000000110000010
000000000000000000100000000001001000000000100011100000
000000000000001001000111000000000000000010000000000000
000000000000000011100000000000001100000000000010000000
000000000000000000000000001000000000000010000000000000
000000000000000001000000001001000000000000000010000000
000000000000000000000000000011000000000010000000000000
000000001010000000000000000000000000000000000010000000
000000000001000000000000000000000000000010000000000000
000000000000100001000010000000001101000000000010000000

.logic_tile 21 16
000010000000000000000000000011100001000000001000000000
000001000001010000000000000000101000000000000000010000
000000000000001000000000010111100000000000001000000000
000000000100000101000010100000001011000000000000000000
000000000110001101100000000101100000000000001000000000
000000001110000101000011110000001110000000000000000000
000000000000000101100110100101000001000000001000000000
000000000000101001000000000000001100000000000000000000
000010000001010000000000000111000001000000001000000000
000001001100100000000000000000001010000000000000000000
000000000001000111100111000001100001000000001000000000
000000000110100000100100000000101110000000000000000000
000010000000000111100000000101000001000000001000000000
000001000000000111100000000000001111000000000000000000
000000000000101111100111110101100001000000001000000000
000001000000001111000111110000101111000000000000000000

.logic_tile 22 16
000001000001010000000011100111100000000000001000000000
000010000100101111000100000000101100000000000000010000
000000001100100111000011100101100000000000001000000000
000000000001011111100111110000101001000000000000000000
000001001000001000000000000001100001000000001000000000
000010001110010111000000000000001000000000000000000000
000001000000000000000111100011000000000000001000000000
000010100000000000000000000000101010000000000000000000
000010001010001000000000000111000001000000001000000000
000011100001000111000011110000101111000000000000000000
000000001100000000000000010001000001000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000010000000000010111000001000000001000000000
000000001010101111000011100000001001000000000000000000
000000000000001000000111000011100001000000001000000000
000000000000000111000110010000101001000000000000000000

.logic_tile 23 16
000000100000000000000000001101111111000010000000000000
000001000000000000000010100011011001000011000000000000
111000000000001000000111000000000000000000000000000000
000000000000001011000010110000000000000000000000000000
010000000001000000000110000011101011000000000000000000
110000000000100101000000001001001110000010000000000000
000010100000100011100110001101111011111011110000000000
000000000011000001000000001001101101110110100000000000
000010100000001000000000000101000000000010000000000000
000000000000000001000000000000001001000000000000100000
000000001100001001000010000111111010000100000000000000
000000000000000001100000000000010000000000000000000000
000000100000010000000000000011101010000110000100000000
000001000110000000000000001001101100000011000000000010
010000000000000111000000010000001000010000000000000000
010000000000000000000010000000011010000000000000000000

.logic_tile 24 16
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000111101010000010000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000001101100001000001010010000000
000000000000000000000000001011001001000001110000000000
111000000000000000000000000000000001000010000000000000
000000000000000000000010110000001100000000000000000000
010000000000000000000111111000000001001100110000000000
110000000000000000000110000101001110110011000000000000
000000000000001001100000001011011101100000000000000000
000000000000001101000000000011011101000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101100110110011100000000010000000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000101011010000010000100000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000011001010100100000000101
000000000000000000100000000000011010000000000010000100

.logic_tile 3 17
000000000000000000000010100000000000000000001000000000
000000000000000000000110100000001010000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
110000000000000101000000000000001000001100111000000000
110000000000000000000000000000001001110011000000000000
000000000000000101000000000001101000001100111000000000
000000001100001111000010110000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000101000000110011000000000000
000000000000000000000110001000000001000010000100000000
000000000000000000000100000101001011000000000000000000
000000000000000000000011101000000000000010000000000000
000000000000000000000100001111000000000000000000000000
000000000000000000000110001000000000000010000100000000
000000000000000000000000000101001001000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000100100100000
000000000000000000000011100000001001000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000001001000000000010000010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000011100000011011001010110011110000000000
000000000000000000100010001001011011010010100000000000
111000000000001000000010111000000000000000000100000000
000000000000001011000011001001000000000010000010000000
000000000000000000000110010000011100000100000110000000
000000000000000000000011110000000000000000000000000000
000101000000011111000110010001111100001001000000000000
000000000000000001100111110001110000000101000000000000
000000000000000111100000000000011100000100000100000000
000000000000000000000000000000010000000000000000000100
000010100000000001100110000001011001000000100000000000
000001000000000000000010000000111011001001010001000000
000000000000101000000000001111011111100000110000000000
000000000010000001000000001101011010010000100000000001
000010000000000000000000001001100001000000100000000000
000000000000000000000010101101001010000010110001000000

.logic_tile 9 17
000000000000001000000000011101111001110000100000000000
000000000000100011000011101101111000110000000000000100
111000000001011001000010100101011001100000010000000000
000000000000100111100010110101011001010010100000000001
000000000000001101000000000000001101000010000000000000
000000000000001111000011100000011001000000000000000000
000010000000001011100110000001111111100000010000000000
000000001100001011000010110101101001010010100000000000
000000000000001000000010011000011001010010100100000000
000001000010001101000011010101001000000010100000000000
000000000001011000000000001001011100000010000000000000
000000000000100001000000000101000000000111000000000001
000000000000000001000000000101001010011111100110000000
000000000000001001100011110111101101111111010000000000
000000000000010001000000000001001100111111000000000000
000000000000000000000000001111101110101001000000000000

.logic_tile 10 17
000000001100000101000000000001111100000011000100000000
000000000000000111000000000011110000000111000000000000
111000000000000011100010101101100001000010100000000010
000000000000000111100000000111101011000001100000000000
000000000000001000000110000111001010010000100000000100
000000001000000001000000000000101000101000000000000000
000000000000001001000011100001101100000110000100000000
000000000000000101100111100001000000001110000000000000
000010100001011000000000001011111111111110110100000000
000000000010000111000010010011011111101001010000000000
000000001011010111000111001011000000000001010000000000
000000000000000111100100000111101111000001100000100000
000000000000000000000000000001101110010000000000000000
000000000000000000000010000000011011100001010000100000
000000000000001000000110011000011010000100000000000000
000000100000000001000110010101001111010100100000100000

.logic_tile 11 17
000000000000001101000110101111101000000010000000000000
000010100000000101000000001111010000001011000000000100
111000001001111101000011100001111101010000000000000000
000000000000010111000011110000011011100001010001000000
000000000000000000000000001111100000000010000000000000
000000000101010101000000001101001000000011010000000100
000000000000000000000010000000011100010000100000000000
000000000000001001000010001011001010010100000000000000
000000000000001000000010000001011011000110100000000000
000000000010000101000100000000001001001000000000000000
000000000110001101100000010001111100000100000000000000
000000000000000001000011011011100000001110000000000000
000000000000000000000000000001100000000010000100000100
000000000000000000000000000000001100000001010000000000
000000000000000000000110001000000001000010000100000000
000000000000010001000000001001001100000010100000000000

.logic_tile 12 17
000000000000100001000111111001111100000000100000000000
000000001010000000100011000001001110100000010000000000
111110001010001101100111001001111100101000010000000000
000101100000001111000110010111101000010010100000000000
000000000000000001100110101101001101101111000000000000
000001000100001001100000001011001011101001010000000000
000000000000000000000111111001011111111111110100000000
000000000001000101000011101101101001101101010000000000
000100000000010011100000011011001011111110000000000000
000100000000000000000010000011001001101101000000000000
000000000000100111000000000101011111000100000000000000
000000000000011111100011111001111100101000000000000000
000010001010000001100000000011111010000011000100000000
000000000110000000000000000101000000001011000000000000
000000000000001111000110001101101100111100000000000000
000000000000100001100011111111111000110000000000000000

.logic_tile 13 17
000110000000100101000000010011001100000110000000000000
000000000100000101000011110011010000000101000001000100
111000000000000000000011100011111001010100000000000000
000000000001010101000011100000101111001001000000000000
000000000000001111100000011000011100010110100100000000
000001001010011001100011100111001010010100100000000000
000000000110001000000111100000001101010000000000100000
000000000000000111000000001101001001010110000000000000
000000000000000001010011000001011111010100000000000000
000000000000011111000100000000001011100000000000000000
000000000000101001000000000001011011010000100000000000
000000100000000001000011100000011110100000000000000000
000000000000000001100000000000001011010110000100000000
000000000000000000000000000111001001000110000000000100
000000000000000101100000001011101000001011000100000010
000000001110000001000011110101010000001111000000000000

.logic_tile 14 17
000000000001000000000000011111101111111100000000000000
000000001010100000000011111001011000110000000000000000
111000000000100111100000010000011011010110100100000000
000000000000011001000011010111001000010110000000100000
000000000000000000000000010111111111101011010000000000
000000001000001111000011110111101001000111100000000000
000000001110101101100000001011111000001000000000000000
000000000000001111000010111101001010001001000001000000
000000100000001000000011001101111110110110100000000000
000001000000000001000000000111011110110000110000000000
000010100100001000000010010011111000101000010000000000
000000101100000001000010001101101101101001000000000000
000000000000000111100000010011011110101111000000000000
000000000000000111000010000111111001010110100000000000
000000000000001011100110111111101100001011000100000010
000000100001010011100011001011100000001111000000000000

.logic_tile 15 17
000000000001011000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000001000101111100111100001111111101000010000000001
000000000001000001100110010011001110100001010000000000
000010000001000000010000001001111001101000010000000000
000000001000100000000011110011011010000000010001000000
000000001010000001000111000001011000101111000000000000
000000000000000001000000001101111111010110100000000000
000001000011000001000000011011001011111110000000000000
000000000000000000000010101001011110011110000000000000
000001000000000000000000001001001110101001010000000000
000010000110100101000000000111011110100001000001000000
000000000000000101100111000001111011110000010000000000
000000000010001011000011111011101111010000000000000000
000001000000101001000011001101101111100000000000000000
000000000010010011000000001001101000110000010000000000

.logic_tile 16 17
000000100000000000000111100011001001001100111000000000
000001000010000000000000000000001000110011000000010000
000000000000001000000000010111001000001100111000000000
000010100000001111000011110000001101110011000000000000
000000000000000111000000000111101001001100111000000000
000000000000000000000010010000001111110011000000000000
000001100110000001000000000111101000001100111000000000
000010000001000000100000000000001001110011000000100000
000000000000000101100110110011101001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000101100110100001101000001100111000000000
000000000000000000000000000000101011110011000000000000
000010100000000001000000000111001000001100111000000000
000010000110000000100011110000101101110011000000000000
000001000000101001000010000101001001001100111000000000
000010000000000101000000000000001101110011000000000000

.logic_tile 17 17
000010000001010000000000001011001010101000000000000000
000010000110101111000000001001011011011000000000000000
000001001000000000000000011000000000000010000000000000
000010000000001111000010100101000000000000000000000000
000001100100110000000010000000000001000010000000000000
000000000110100000000010000000001100000000000000000000
000000001010001000000110100000000001000010000000000000
000010100000001111000000000000001100000000000000000000
000001000000010001000011100000001100000010000000000000
000000000010000000000000000000010000000000000000000000
000000001100000001000000000001100000000010000000000000
000010100000000111000000000000000000000000000000000000
000010100000000000000000001101011110101000010000000000
000000000000000000000000001101101011001000000010000000
000001000100001000000000000001000000000010000000000000
000010100000001011000000000000000000000000000000000000

.logic_tile 18 17
000000000000010000000110000111100000000010000000000000
000000000110000000000000000000100000000000000010000000
111001000000000111000000001011001100101111000000000000
000000000001010000100000000001011101101001010010000000
000000100000100001000000000000001000000100000101000000
000000000000000000100000000000010000000000001101000000
000101001110100111000000000011100000000000000100000000
000010100000010000000000000000000000000001001100000000
000000000000000000000010010111111100000000100000000000
000000001010000001000111000000011010000000000000000000
000001001000000000000111000000000000000000000000000000
000000100001001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001001000000000000000000000000000000000000000000
110010100001100011000010000000000000000000000000000000

.ramb_tile 19 17
000000000010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000001001110000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100100000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010001110010000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 20 17
000000000000000000000010001000000000000010000000000000
000000000100000000000000001001000000000000000010000000
111001000000001000000000000000000001000010000000000000
000000100000000111000011100000001111000000000010000000
000000000001000000000111101011111010000111000100000000
000000000010100111000100000011000000000110000001000000
000000001000100111100000000000011110000010000010000000
000000000001001001100000000000010000000000000000000000
000000000001000111100000000000000000000010000000000000
000000000000000000100000001101000000000000000010000000
000001000001111011100000000000011000000010000000000000
000010000001010011000000000000000000000000000010000000
000000000000000011100000001001001100100011110000000000
000000100000000000000000000101101110010110100001000000
000000000000110000000010000000000000000010000000000000
000000000100010000000111110000001010000000000010000000

.logic_tile 21 17
000010000000001101100000000101100001000000001000000000
000000000000000101000000000000001010000000000000010000
000000000000100000000110100111100001000000001000000000
000000000111010000000000000000001001000000000000000000
000001000010001000000011110111100001000000001000000000
000000000000000111000111010000101111000000000000000000
000000000000001101100000000011100001000000001000000000
000000000000001111000000000000101100000000000000000000
000010100110010000000000000101000000000000001000000000
000000000001010000000000000000101011000000000000000000
000000001100100111100011100111000001000000001000000000
000001000001000111000011110000101101000000000000000000
000010100001010000000011100001000001000000001000000000
000001001110100000000000000000001100000000000000000000
000000001100000001000111010001000000000000001000000000
000000000000000000000111010000001010000000000000000000

.logic_tile 22 17
000000000001000111100011100111000000000000001000000000
000000000000100000100100000000101110000000000000010000
000000001110000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000000000000000010111100001000000001000000000
000010000000000111000011110000101111000000000000000000
000000000000000000000011110011100000000000001000000000
000000000000000000000111010000001001000000000000000000
000000100010000000000000000101000001000000001000000000
000000000000001111000011110000101011000000000000000000
000001001110101000000111010111000000000000001000000000
000000100001001111000111100000101000000000000000000000
000000100000000111100010010011100000000000001000000000
000001000100000000000111100000101101000000000000000000
000000001100100000000010010011000000000000001000000000
000000000001000000000111010000001010000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000010000000000001000010010000000000000000000000000000
111001000000100000000010101001001101010100100000000000
000000100001010000000000000101001100101001010000000000
010000000000000011100000000000000000000000000000000000
010000000000001111100000000000000000000000000000000000
000000000000100000000110000000011010000100000100100000
000000000001010101000000000000010000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100001000000001101001110010111100000000011
000000000001000000100000001001001110000111010000000000
000000000000001001100000000101101010101001010000000000
000000000000001011000000000001001100101000010010100000
110000000000000001000000000000001100000100000000100101
110000000000000000100000000101000000000110000001100100

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000001101011111100000000000000000
000000000000000000000000000111101011000000000000000000
111000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000010110000000000000010000100000000
110000000000000000000010001011001110000000000000000000
000000000000000101000110000000000000000010000000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000010011100000000010000100000000
000000000000000000000010100111000000000000000000000000
000000000000001101100000001000000000000010000000000000
000000000000000101000000000111000000000000000000000000
000000000000001001000111000000001111010110100011000101
000000000000000001100100001101001010000110100010100010
000000000000001001100000000011101110000010000100000000
000000000000000001100000000000000000000000000000000000

.logic_tile 3 18
000000000000000101100110100011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000000000000110100000101110000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000010000000000000000101100110011000000000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000000000000001100110011000000000000
000000000000000001100000000101101000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000001001100110100111001000001100111000000000
000000000000001011100000000000001110110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000111100110000111100000000010000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000101100000000000000100000001
110000000000000000000000000000100000000001000000000000

.logic_tile 5 18
000000000000001111000000000111111001000010000000000000
000000001100000111000000000011011000000000000000000000
111000000000001000000110110001011100000000000000000001
000000000000000111000011110101000000000010000011000101
000000000000001000000000001000000001001100110000000000
000000000000000001000000001011001001110011000010000000
000000000000001000000011111001000000000001010000000001
000000000000001111000111100101001110000001100010000100
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001011000000000001000100
000000000001010000000000010000000000000000000100000000
000000000000101101000011000001000000000010000000000001
000000000000001000000000001101101110001001000010000101
000010100000000111000000000001100000001010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 6 18
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000001010001000000000000111100000000000000100000000
000000000000000001000000000000100000000001000001000000
111000000000000000000010100001011011010010100000000000
000000000000000000000100000000011010000001000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000011010000100000000001000001000000
000000100000001000000111010000000000000000000000000000
000000000000001011000110000000000000000000000000000000
000000000010000000000000000011111100000110000000000001
000000000000000000000000000000100000000001000000000000
000000000000000001000110000000000000000000000000000000
000000000001011111100000000000000000000000000000000000
000000000000000000000000000101111001000010100000000000
000000001110000000000000000000011110001001000000000000
000000000000000001000000001000011101010110000100000001
000000000000000000000011111101001100010000000001000000

.logic_tile 8 18
000000000000001000000111010111111000010100000000000000
000000000000000001000011010000011011001001000010000100
111000000000000111100110010111111001010110100100000000
000000000000001111000011100000111010100001010001000000
000000000000001000000111011101111111110000100000000000
000000000000001111000011101011111000110000000000000000
000001000000000111000000000111000000000001000000000000
000010000000000111100011110101101001000000000000000100
000000000000100111000000010000001110000110000100000000
000000000000000000100010101001010000000100000001000000
000000000000000000000000010101100001000001010010000000
000000000000000000000010100011001000000010010001000100
000001000000000000000010010101011111101001010000000001
000000001010000000000010001011111110101000010000000000
000000000000001101100010000001000000000000000100000001
000010100000000011000110000000000000000001000000000010

.logic_tile 9 18
000000001010000111100111001001011101000001000000000000
000000000110000111100100000001101111000001010001000000
111000000000001001000000001101011100000001000000000000
000000000000001111100011110001100000000000000000000000
000000100000000001100011100000011000000000000000000000
000000000000000000000010101101001000000100000000000000
000000000000000001100010000101111010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011001001001011101111010100000000
000010000000000000000100001101011001101111000001000000
000010100000000001000000000000011110000000100010000101
000001000000000001000000000000001111000000000000000000
000010000001010000000110010111000000000010000000000000
000001000000000000000011100000101011000000000000100000
000000100000000011000011100111001010101111000110000000
000001000000000000000100000001101101011111100000000000

.logic_tile 10 18
000010000000000111000000010101011000001001000000000100
000000000000001001000011101011000000001010000000000000
111000000000001111100000000001011101000000000000000000
000000000000000011100000000000011010001000000000000100
000000001011010000000000001011100001000010100000000010
000000000001001101000000000001001111000010010000000100
000000000000000111100011111000001000010000100000000000
000000000000000001100111101101011111000000100001000000
000000100000100000000110001000011101010000000000000000
000010100000010000000111100011001010010110000000000010
000010100000000001100010000000000000000010100100000000
000000000000000001000010000111001101000000100000000000
000010100011001001000000001000001011000010100000000100
000000000000101011000011011111001011000110000000000000
000000000000000011100011101111011110101011010010000000
000000000000000000000100001011001000001011100000000000

.logic_tile 11 18
000000000000001000000111101000011100000100000000000100
000000000000000111000100000001011101010100100000000000
111001000000001000000000000001100000000011100000000000
000010100000100001000000001111001100000010000000000100
000000000110100000000110000111101011010110100110000000
000000000001000001000100000000001011000000010000000000
000000000000000111100010000101000000000010100000000001
000000000111010001100011111001101111000001100000000100
000010100000000111100000000111100000000010110100000000
000000100011000000000011110001101110000001010000000000
000000000000000000000111101011011110001101000000000000
000000000000000000000010001101110000000100000000000010
000000000001000111000000010001000001000001110000000000
000000000000100000000011111011101101000000010010000000
000000000110001000000111001000011010010010100000000100
000000000000000011000011000101001111000010000000000000

.logic_tile 12 18
000000000000000011100000001001011000101011110100000000
000000000000000000000000000101011111001011110000000100
111000001000100011100111110111111010000001000000000000
000000000001000000000111101111010000001011000010000000
000010100000000011100000011101000000000000110000000000
000000000000000000000011000101101010000000100000000000
000000001000100101000111001001111010110110100100000010
000100000000010000100110100001101000110110110000000000
000010000000000001100011100111101100000100000000000000
000000001000000001000010000000011101101000010000100000
000000001110000001100000000000000000000000000110000000
000000000000100000100000000011000000000010000010000000
000010100000000000000110011001011100001001000000000000
000000000010000000000111000101000000000001000000000000
000010000110001001100000001011000001000011100000000010
000001000000000111000000000111001011000001000000000000

.logic_tile 13 18
000000000001010101000111111111111000100000110000000000
000000000110000011000110101101101010110000100000000000
111001000000100111100011111111011011111110000000000000
000000100001001111000111110001101111101101000000000000
000011100000001001100000000001011010001111000110000000
000000000110000001000010100111110000001110000000000000
000101000000000011100011110001101000010110000100000010
000110000000000000100010100000011010101001010000000000
000000100010001001000000000001001101110110100101000000
000001001010011111000000000001001110111101010000000000
000000000000100000000010001011000001000001110000000000
000000000001010011000011111001001101000000010000000010
000000000000000111000010001000000001000010000100000000
000010000110011011100000000011001001000010100000000000
000001001010000101000000010000011100010010100000000010
000000000000000000100011011101011110000010000000000000

.logic_tile 14 18
000001000001010011100011110101100000000000100000000000
000000000000001001100010110111001010000001000000000000
111000000000000111000000001001001010100011110000000000
000000000000101001000000000101001001101001010000000000
000000101000001001000111101011100001000011010100000000
000001000100001101100110010011101101000011110000000100
000010000000000000000000010111000000000000100000000000
000001000000000111000010010111101100000000000001000000
000000000000000001100000001101101010001011000100000000
000000000000000000000000000111100000001111000000000001
000000000100001000000010010000011001000000000000000000
000000001110000101000011110001001000010010100000000000
000000000000001001000110110000011110000100000000000000
000010000000000001000011001101010000000010000000000000
000000000000000001100000000000001000010000000000000000
000001000000000000000010111101011111010000100000000000

.logic_tile 15 18
000001101110000111000010110000000000000000100110000000
000001000000001101000010000000001001000000000000000100
111000000111110000000000000000000000000010000000000000
000000000001010000000000000111000000000000000000000000
000000100000000011100111000101100000000001000000000000
000001000000000001000100000011101111000011100001000001
000000000000000001000000011011011111100000010000000000
000000000000000000000011110011111110100000100000000000
000000000111111101100110111011011111101000000000000000
000000000000010001000010100101001111100100000000000000
000000000110000001000000001111101011110000010000000000
000000000000000011000000001111101110010000000010000000
000001000000001000000110101101001101101001000010000000
000000001010000111000100000011011111010000000000000000
000001001010000000000010010001001010000000110000000000
000010000001000011000110100001011001000000100001000000

.logic_tile 16 18
000000000001000101000010000111001000001100111000000000
000010000000101101100110110000101001110011000001010000
000001000000000111100000010111001001001100111000000000
000010100000000000000011100000001000110011000000000000
000010000000001101100000000001001001001100111000000000
000000000110011111000000000000001011110011000000000000
000000000110100000000011100001001001001100111000000000
000000000001000011000011110000001011110011000000000000
000001000001010000000000000111101000001100111000000000
000000000100000000000011110000001010110011000000000000
000001001000001000000000000011001000001100111000000000
000000000000001011000000000000101001110011000000000000
000000100000000101100000010101001001001100111000000000
000011000000000000000011010000001100110011000000000000
000000000000000000000000000001101001001100110000000000
000000001000000111000000000000101010110011000000000100

.logic_tile 17 18
000000000101100101000000011011111010101000010000000000
000000001010011101100010000111101101001000000000000000
111001000000101011100111010000011000000010000000000000
000010100001001111000011110000000000000000000000000000
000010100011010111000111100001101010000100000000000000
000001000000100101000010000000011110101000000000000000
000010000000001101100110011001011000001011000100000000
000001000000000011000010001101110000001111000001000000
000011000011011000000000001001001110001000000000100000
000010000000000001000010011101011100000110000000000000
000001000000000011100010000001001010001100000010000000
000000100000000000000110001111011010000100000000000000
000000100100000111000000000011111001100000010000000000
000001000100000001100010001011111010101000000000000000
000010100000000111100000000101011101101011010000000000
000001000000000000100000000111011100001011010000000000

.logic_tile 18 18
000010000000000111000000010000001110000010000000000000
000001000000000000000010000000010000000000000001000000
000000000101000000000111100011100000000010000000000000
000000000101010000000100000000100000000000000010000000
000001100000010000000000001011101101100011110000000000
000011000001000000000000001111101011010110100000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000011100000010000000000000
000000000001011001000000000000000000000000000001000000
000000000000000111000010000101101101101011010000000000
000000000110000001100011110001101001000111100010000000
000010000000100000000000000000001110000010000010000000
000001000001000111000010010000000000000000000000000000
000000100001110000000010001011101000101100000000000000
000000000000100000000000001011011100111000000001000000

.ramt_tile 19 18
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001110000000000000000000000000000
000010100010000000000000000000000000000000
000001100110000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000010000000100000000111100000011110000010000000000000
000001000001010000000111110000010000000000000010000000
111000001110001111100000000111001011010100000010000000
000000000000000011100011100000101000001001000000000000
010010001000011111000010001111001000101000010001000000
010000000001001111100100001111111011101001000000000000
000000000000001011100111010000011011010000000111000001
000000000000001011100011000000011011000000000011000001
000000000110000000000000011101000000000001000000000000
000000000001000000000011010001000000000011000000100000
000000001100000000000000000011000000000010000000000000
000000000000000001000000000000100000000000000010000000
000000000001100000000111111000000000000010000000100000
000000100000110000000011100101000000000000000000000000
010000000000101000000111101011111001111110000000000000
100000000001000111000110000101011110011110000001000000

.logic_tile 21 18
000000000000011111100010100001100001000000001000000000
000000000001111111100111110000001110000000000000010000
000000000000001101100010100001100001000000001000000000
000000000000001111000100000000001011000000000000000000
000010000000001000000000000101000000000000001000000000
000000001100000101000010110000101100000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011110000101110000000000000000000
000000100110000000000000000001000000000000001000000000
000001000000001111000000000000001001000000000000000000
000000000000001000000000000111000000000000001000000000
000000001000001101000000000000101010000000000000000000
000000100000000000000011100001000000000000001000000000
000001000000000000000000000000101000000000000000000000
000001000000000011100111100011100001000000001000000000
000010100000000001000000000000001001000000000000000000

.logic_tile 22 18
000000000000000000000000000111000000000000001000000000
000000000000000001000010010000101000000000000000010000
000000000000000111000000000001000000000000001000000000
000000000000000000100011100000101110000000000000000000
000010000001110000000000010011100000000000001000000000
000001000110010000000011110000001101000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000010000000010100011100001000000001000000000
000000000000101111000110110000101011000000000000000000
000001000000000111100011110011000000000000001000000000
000000100000000000000111100000001011000000000000000000
000000000000001000000000010011000001000000001000000000
000000000110000111000011100000101110000000000000000000
000000000000000111000000000011101000111100001000000000
000000000110000000100000000000100000111100000000000000

.logic_tile 23 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000100100000001
000000000000000000000000000000001001000000000001100101
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000000111000001000010000100000000
000000000000000001000000000000001010000000000000000000
110000000000000001100000000101101110000010000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000001001000000000000100000000000000000000000
000001000000000000000000010000011010000010000100000000
000000100000000000000011111111000000000000000000100000
000000000000000101100000001001001011100000000000000000
000000000000000000000000000011101110000000000000000000
000000000000001101100110100000000000000010000000000000
000000000000000101000000000101000000000000000000000000
000000000000001000000000000001100000000010000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000110100001001001001100111000000000
000000000000000000000000000000101000110011000000010000
111010000000000000000110110001101001001100111000000000
000000000000001101000010000000001011110011000000000000
010000000000000000000111100101101001001100111000000000
110000000000000000000100000000001001110011000000000000
000000000000000000000010110001101001001100110000000000
000000000000001101000010100000001001110011000000000000
000000001010000000000000000111011110000010000100000000
000000000000000000000000000000100000000000000000000000
000000000100001001100000001101100000000010000100000000
000000000000000001000000000111100000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010000011000000000000000000000000
000000000000101000000000000000000001000010000000000000
000000000001010011000000000000001100000000000000000000

.logic_tile 4 19
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
111000000000010101100000000000011101010100000000000000
000000000000100000100000000111001000010000100010000000
000000000100000000000000010101100000000000000100000000
000000000000000000000011100000000000000001000000000100
000000000000001000000000001000000000000000000101000000
000000000000001111000000000001000000000010000010100000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000111000000000010000010000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100010000111001010010000100000000000
000000000000001001000100000000011100101000000010000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000000

.logic_tile 5 19
000000000000000101000000011001011110000100000001000000
000000000000010000000010101101011110010100100001000000
111000000000000101000010110011001000010000000000000000
000000000000000000000111010001111100101001000001000000
000000000000000101000011110001111100001101000000000000
000000000010000000000111100111101010001000000010000000
000010000000000000000110100111001111010100000000000000
000001001010000000000000000001011110100000010010000000
000000000000010101000010110101000000000000000100000000
000000000000100101100010100000100000000001000010000000
000000000000000101000000000011011000010000000001000000
000000000000000101000000000001011100101001000000000000
000000000010000101000110100001101101000000100000000000
000000000000000000100000000101001100101000010010000000
110000000000000011100000000111001010010000100000000000
110000000000001001100010100001011101101000000010000000

.ramb_tile 6 19
000001000000000001000010000101101000000000
000010110000000000000010010000010000000000
111000000000000000000000000001001010000000
000000000000000000000000000000110000000000
110000000000001000000010001011001000000000
010000000000001111000100001011010000000000
000000000000000111000010001111001010000000
000000000000001001100100000111010000000000
000001000000100001000000011001001000000000
000000100000001001000011111111010000000000
000010100000000000000000001101111010000000
000000000000001111000010001111010000000000
000000000000000001000110000101001000000000
000000000000000000000111111111010000000000
110000100000001000000111010011001010000000
010001000000000111000110011111010000000000

.logic_tile 7 19
000000000111011000000000000111111010000000100000000000
000000000010100101000010111101101000101000010010000000
111000000000001111100110101011011101010000000000000000
000000000000000101000010110001101010101001000010000000
110000000000000101000111101001111010010000000000000000
110000000000001001000100000101001001010010100010000000
000000000000001101100010111101011011010000100010000000
000001000000001011000110100101111001010100000000000000
000000000000001000000000000111101010010110000110000000
000010000000000111000010110000001010000001000000000000
000000100000000000000000001001111001001000000001000000
000000000000001001000000000101011000001101000000000000
000010000000000000000010000101111011010000000000000000
000000000000000000000000001101101110100001010010000000
000001000000001011100010101111101101010000000000000000
000000100000000001100110000001101010101001000010000000

.logic_tile 8 19
000001000000000111000111100001001111010000100000000000
000000101101010000000000000000011000000001010000100000
111000000000001111100000000011000001000010100000000000
000000000000000001100000000011101000000001100000000000
000001000110000011100011100001011000000110100000000000
000010001010000000000100000000101011001000000000000000
000000000000001000000111100000000001000000100100000000
000000000000000011000110000000001010000000000001000000
000000000110010111100011110000001110000100000101000000
000000000000100000100010010000000000000000000010000000
000000000000000001000000000111111101111111110100000000
000000000000001101000000001011001110111001010001000000
000000000000001011100000010011111000010110000000000000
000010000001010001100010110000001010000001000000000000
000000001001010001000000001101101110000001000000000010
000000000000100111000000001101100000000000000000000000

.logic_tile 9 19
000000100000001001100110010111001010000110000100000000
000010100001011011000010100000011010101000000000000000
111000000000000111000111010001011000001110000100000000
000001000000001101100010100111100000000100000000000000
000000000000101101100010101011001101111111110100000000
000000000000010001000110111011101111111111010010000000
000000000000100001100000011000001101010110000100000000
000000000001010000000011011001011011000110000000000000
000000100000100101100010001001001010000010000000000000
000000000001010111000010010101000000000000000000000000
000000000000000011100000000001101010010110000100000000
000000000000000000100011110000111110100000000000000000
000000000110000001000000000011111001101011110100000000
000100000110001001100000000001001110110111110010000000
000000000000101111100111000111001101100001010000000100
000000000001010011100100001001001110100000000000000000

.logic_tile 10 19
000000001000000000000000000001101100101011110100000000
000000000000000111000010011011011110110111110000000000
111000000000001001000111101000001100000000000000000000
000000000000000111100100001111000000000100000000000000
000000100001000001000000010111111100110000010000000000
000000001000100001100010101111001001110000110000000000
000000000000101000000010000000011111010100000000000000
000000000001001111000000000111011001010000100000100000
000000001010000000000111011011100000000000000000000000
000001000000100111000010000001101000000000100000000000
000000000000000001100010011101100001000010000000000100
000000000000001001100011110101101001000011010000000000
000100000000000111100010011111001010001000000000000000
000100000001011001000011011011010000001110000000000010
000000000000001000000011110011101010011111110101000000
000000000000000001000011011111001010010111110000000000

.logic_tile 11 19
000000000000000001100000000011011110000101000000000000
000000000100000000100011110101010000000110000000100000
111000000000000001100000000000001011010100000000000100
000000000000000000000000000111011110010000100000000000
110001100111110101000010010001000000000000000110000000
100010000000010000100111100000000000000001000000000001
000000000000000000000000000000000001000000100100000001
000000000110000111000010000000001000000000000000000000
000000000110000001000000001000000000001100110000000000
000000000010000000000000000011000000110011000001000000
000000000000000000000000001000011111010100000000100000
000000000001000111000000001111011011000110000000000000
000000000000000111000000000101001100000000000000000000
000001000100000111100000000000101110000000010000000000
000000001000101000000111101000001001000110100000000011
000000000001000111000010000111011010000100000000000000

.logic_tile 12 19
000000000000000000000111101001111101111000000100100001
000000101000000000000100001101111001111110000001100100
111000000000000011100011111001101111101101010100000100
000000000000000000100111110111111001010100100011100010
110000101001010011000011000001111011101001110110100000
000011100000100000100000001101111110010100100000100010
000000000000000011100011011001101111101101010100000001
000000000000000000000111111111101001010100100010000010
000000000000000111100011101001111001111000100110000000
000000000001000000100100001001101111111100000000100010
000000000000001111000010001101111000110000010111000000
000000000000001011100000001001011101110001110001000111
000000000000000111000111101001111100111000100100000000
000000000000100000100000001001101010111100000010000010
000000001000000111100111110000011100000110100000000101
000000000100000001000011110011001001000100000000000000

.logic_tile 13 19
000000100000001000000011101101011110111000000110000001
000000000010001101000011111111101000111110000000000000
111010100110000000000000000001011100110100010100000001
000001000000000000000011001101001001110000110000000011
110000000000001111100000010101001100111000000110000001
000000000000001101100011111111101000111110000000000010
000000000000000011000000000001001010101101010110000000
000000000000001111000010100111001011010100100000100010
000000100000000001000000010101101010101001010110000100
000000000000000000100011111011011000101010010010000000
000010100000000011100011000001011110101101010101000100
000001000000001111000000000101101011101000010000000110
000000000000100000000011100101011101111000100100000000
000000000010011001000100000001101001111100000000100010
000000000001100111000011101000011011000010100000000100
000010000001110111100100001011001011000110000000000000

.logic_tile 14 19
000010100000010001000000010000000000000000100100000000
000000100110000000100010000000001010000000000000000100
111000000000000000000010100001111100010100100000000000
000000000000000111000011100000111110000000010011000000
000000000000000001100111100111101101000000100010000100
000010001000000000000100000000111101001001010000000000
000000001010000000000000000101000000000000010000000000
000010100001000000000011001111101000000000110010000000
000000100001010000000010000001111101010010100000000000
000000000000101111000000000000111000000000000000000100
000001000000000000000111000011001010000000000000000000
000010101100000000000110000000011111101000010000000000
000000000010101000000000000000000000000000000100000000
000001001100010001000010001001000000000010000000000010
000000000000000001000011010111111111010000000000000000
000001000000000000100110000000101011100001010010000000

.logic_tile 15 19
000010001000001001000110000101100000000000100000000000
000011001100010101000010000000101001000001000000000000
111000000000000000000111011000011001000010100110000000
000000000001010000000010000111011001010010100000000001
010011000001010111100010000001101111011110100000000000
100010001000000111100110001111101011011101000000000000
000000000000000101100011110101011101100010000000000000
000000000000000000000010110001001100001000100000000000
000000000000001000000000010111101010101111010110100000
000000000000000111000010001101101101011111000000000100
000001000000110001000011110011101101000000000000000000
000000000000111101100010011001101101010010000010000000
000010000000000000000111100000001111000110000000000000
000011000100000001000010000001001010000100000000000000
010000000110101011100010100111111110110011000000000000
000000000000010101000111111101011111000000000000000000

.logic_tile 16 19
000001000000011000000010100011000000000010000000000000
000000000001110101000110110000100000000000000000000000
111000001000000000000111101000000000000010000000000000
000000000000000000000010111111000000000000000000000000
110010100000010000000000000000000000000010000000000000
100001000001100000000011001001000000000000000000000000
000000000000001001100110101011111010100000000010000000
000000000000000111000000000101101100001000000000000000
000001100001010001000011100000000000000000000100000000
000010000000001001100111111011000000000010000000000001
000000001010000101000110011011001110100010000000000000
000000000000100000000010000011011011000100010000000000
000000100000000111100111101011101000001000000000000000
000001001000000000000000001101111000000000000000000000
000000000000010000000000001111011001100010000000000000
000000000000100000000010001001011111000100010000000000

.logic_tile 17 19
000000000000001001000011111000000001000000100000000000
000001000100101111100010000001001100000010000000000000
000000001101100000000110010101000000000000100000000000
000000000001011111000010000000101111000001000000000000
000000000001111001100010001111101110110011000000000000
000000000010000001000011110101001000000000000000000000
000000001100000011100000010001001100001000000000000000
000000000001011101000011001101101010000001000000000000
000000000000010000000110110001111100100000000000000000
000000000011101111000011101111101101000000000000000000
000001101010000101100000001000011110010100100000000100
000011001110001101000000001101001101000000100010000000
000010100001010101000110000001011011100010000000000000
000001000000000111100010110111101111000100010000000000
000000001100001001000011111101011000000100000000000000
000000000000000011000011101111011000010000000000000000

.logic_tile 18 19
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001010001101100000001101011001100000000000000000
000000000000000101000010011111001010000000000010000000
000010000000000111000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001100101000000000000000000001000000100100100001
000000000001000001000000000000001000000000000010000001
000000000000000011100010001011001101100010000000000000
000000001001010000000000000111101001001000100000000000
000000000000000000000000001111101110100010000000000000
000000000111010000000000000111111111000100010000000000
000000001000000000000011100000000000000000000000000000
000001000101010000000011110000000000000000000000000000
000000100001001001000111010000000000000000000000000000
000011100000001111100111110000000000000000000000000000

.ramb_tile 19 19
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000100000010000000000000000000000000000
000000001110000000000000000000000000000000
000001001000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000010000000000111000000010000000000000000100100000000
000001001000000000100011010000001010000000000010100000
111010001000001111000111000111101111010100000000000010
000001000000000001000011100000001001001001000010000000
110001000000000101000110100000000000000000000110000000
100010000100000001000100001001001101000000100010100001
000000000000001001100000000101100001000000000100000010
000100000000000111000000000000001110000000010000000001
000000100000011001100000010001011000110010110000000000
000001000000001111000010110011001011100001110000000000
000000000000000000000111101101011000000100000000000000
000000000000000000000100001011011100000000000000000000
000001000001000011100000000000001010000000000100000000
000010000000000000100000001011000000000100000000100001
000000001100101001000000001001101101101001010000000100
000000000001001101000000000101001000100001000000000000

.logic_tile 21 19
000000000001010000000000000101101000111100001000000000
000000001010100000000000000000000000111100000000010000
111001000010100111100000001011101000000100000000000000
000010000001010000100000000011001110000000000000000000
010000100010000001000110110000000000000010000000000000
100001000010000000000010100000001010000000000000000000
000000001110001000000000000000000001000010000000000000
000010000000001111000000000000001101000000000000000000
000010100000000000000000000001101010111100110110100001
000000000000000000000000001111011011110100110000100000
000010100000000001000111110011100000000010000000000000
000000000000001001100111000000100000000000000000000001
000000000001010000000111100111100000000010000000000000
000000000000100101000110010000100000000000000000000011
000010000000100000000000000000000000000010000000000000
000100100000010000000011100000001111000000000000000000

.logic_tile 22 19
000010000001010101100000000001101000001100111000000000
000000000100101101000000000000101111110011000000010000
111001001100000001100110100000001000111100001000000000
000000100000001101000011100000000000111100000000000000
000000100000011111100000011000011110000010000010100000
000001000000000101100011100101010000000000000011100011
000000000000000101000010101011111101001001000010000000
000000000001010000100000000111101100000010100000000001
000000000001011001100000001101011000010100000000000000
000000100000000001000000001001101000011101000000000000
000000000110001011100000010001111000000011010000000000
000001000000001011100010000101101000000010000000000000
000010101010010000000011100101001101010010000000000000
000001000010100000000100000011101011000100100000000000
010000000001001000000000010000001010000100000100000000
100100100000000001000010100000000000000000000000000010

.logic_tile 23 19
000000000000000000000000011000011000000010000011100000
000000000000000000000011101111010000000000000001100111
111000100000100001100010000101011101100000000100000000
000001000001000000000100001101101100000000000000000000
010000000000000001100111100000011000000010000010100000
010000000001010000000110100101000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010111100000001001111000000010000000000000
000100000000000000100000001011011010000000000000000000
000000001100001011100000010011101010100000000100000000
000000000000000011000010000011011011000000000000000000
000000000100010000000000001011101010000001000100000000
000000001010100000000000000011011011000000000000000000
010000000001010000000110000101011100000000000100000000
100000000000100000000000001101101100100000000000000000

.logic_tile 24 19
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000110000000000000000000010000000000000000000000
000000000000000000000000000000000000000010000011000100
000000000000000001000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000100100000001000010100101101101001001010000000001
000001000000000000000100001111001000000110010010100100
111000000000000111000000000000001010000100000110000000
000000000000001011000010100000010000000000000001000001
000000100100000101000111100001000001000000100010000000
000000000000000000000110110000001011000000000000000100
000000000000001001000010000001111110000100000000000000
000000000000000111000010110000101011100000000000000000
000000000000000001000110010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000010100000000000000000001101111000000111000000000000
000001000110000000000010000001100000001000000000000000
000000000000000000000011101101101000100010000000000000
000000000000000000000000001011111010000100010000000000
010000000000000001100000010000001101010110100000000000
110000000010000000000010001011011111000110100001000000

.logic_tile 5 20
000000000000000001100000011101011001101011110110000000
000000000000000000100011010101111111110111110000000000
111000000000000011100111000000001010000100000100000000
000000000000000111100111110000010000000000000000000000
000001100001010101100011111011101111100010000000000000
000010000000100000000011111101101000000100010000000000
000000000000000111000111101000000000000000000110000001
000000000000000101100000000001000000000010000000000000
000010100010000001100000000001001100001000000001000000
000011000000000000000000000101001001001101000000000000
000010100000000011100010101011111001010000000011000001
000000000000000000100110010011111010100001010000000000
000000000000000101000000000011101101010000000000000001
000001000000001101000000000111001001010110000000000101
000010000000000000000111001000000000000000000100000000
000001001110000000000110001111000000000010000000000000

.ramt_tile 6 20
000000000000000111000000010111101110000000
000000000000000000000011110000110000000000
111100000000000011100000000101101100000000
000100000000000000100011100000110000000000
110001000000100000000000001111001110000000
110000000001010000000000001111010000000000
000000000000010111000010000011001100000000
000000001010000000000100000011010000000000
000001000010000111000011101011001110000000
000000000000000001100110010101110000000000
000000000000000000000111001001101100000000
000000000000000000000000000001110000000000
000000000000001011100111100011101110000000
000000000000001111000110001001110000000000
110000000000000111100010000111001100000000
110000001000000000100111110001010000000000

.logic_tile 7 20
000000000100001001100000000111111000000000100000000000
000000001110001111000000000001011010101000010010000000
111000000110000000000011100000001010000100000100000000
000000000000000000000100000000010000000000000001000000
000010100000100101100010000000000000000000000100000000
000001001000010000000000001111000000000010000000000000
000000000000101000000110001011111100001001000010000000
000000000010011011000000001111011100000101000000000000
000000001001000111100000001011011101010100000010000000
000000000001010000100000001011011011010000100000000000
000001000001010000000010100011101110010100000010000001
000000101000001101000111110011101000100000010000000100
000001000000000011100111100000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010110111100000000000000100000000
000000001110000011000010000000100000000001000000000000

.logic_tile 8 20
000000001110000000000110111111111001010111100000000000
000000000000000000000010000111101010001011100000000000
111000000000101011100011111111001100010100000000000000
000000000000000101100011010011101011001000000000000010
010000100000001011000111100001000000000000000100000010
110000000001001111000010000000100000000001001000000000
000001000000001111000000000001011101010111110000000001
000010100000000001000000001001101001011011110000000000
000001000010101000000000000101000000000000000100000000
000000000000000001000000000000000000000001001000000110
000000001110100001100000001011101011101000010000000000
000010100000001001000010000101001001001000000000000000
000000000000110000000010001111011111111000000000000000
000010000000100000000110001011101001111100000000100000
010000000010001001000000000001100000000000000100000011
100000001110000011000011100000000000000001001000000000

.logic_tile 9 20
000000000001000000000011100101100000000000001000000000
000000100000100101000100000000000000000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000101000011100001001000001100111000000000
000000100000000000000100000000101000110011000000000000
000000001000101101000000000101101000001100111000000000
000000000100000111000011100000001001110011000000000000
000000001110000000000000000000001000001100110000000000
000000000000000000000000001101001010110011000000000000
000010100000001011100000001000011101000000000000000000
000000000010000111100000001111001011000100000000100000
000000000000000000000000001000011111000000000000000010
000000000000000000000000000011011110000100000000000000
000010000000100001000000001000011001000100000001000000
000000100001010000000011110101001100000000000000000010

.logic_tile 10 20
000100000000011000000111011101101010101001010000000000
000000000000000011000011111101111011010100100000100000
000000001010000111000111100001000001000000000000000000
000000000000000000100111101011001000000000100000000000
000000001010000011100111011101101111000010000000100000
000000000000100000000011011001001100000011000000000000
000000000000001000000011100101000001000000000000000010
000000000000000111000010001011001000000000100000000000
000001000001000000000010000011011000000000000000000010
000010000010100000000000001001100000001000000000000000
000000100000000000000000011111000001000000000000000000
000001000000011101000011001001101000000000010000000100
000011100110001001100111100011011001000000000000000010
000010000001000101000100000000101101001000000000000000
000000100000000000000000000101101111101001010000000100
000001000000000000000000001001101011101000010000000000

.logic_tile 11 20
000000000000000111100110000000000000000000000000000000
000000000000000011100000000001001101000000100000000000
111000000001110011100000001000000000000000000110000000
000000001011010111000011110001000000000010000000000000
000001101010001101000010010101001000000100000000100000
000010000001011111100011101011111010001100000000000000
000001001110000000000000000111011101010111100000000000
000010101010000001000010100111101100000111010000000000
000000000000000000000010001101101010000000000000000100
000000000100000000000011001001000000000100000000000000
000010000000000111000110010001101011101001010000000100
000000100000000001100010110001011011101000010000000000
000000000001000000000111101011011100000100000010000000
000010100000001001000000001011110000001101000000000000
000000000010000000000000010000000001000000100101000000
000000000000000000000010000000001111000000000000000000

.logic_tile 12 20
000010001010000000000000000001111011000111010000000000
000000000010000111000000000001111100101011010000000000
111000000000000001100110000011000000000000000100000001
000000000000000000000000000000000000000001000010000000
110000001010001111000010001101000000000000010000000100
100010100000001111100010011011101010000010110000000000
000000001010000000000000001101011111110011110000000000
000000000000000111000011100101111110100001010000000000
000000000000001000000110001001111100001111110000000001
000000100000001001000011110011001000001001010000000000
000000000000011111100111000111101011110110100000000000
000000000000000011000010010111111110111000100000000000
000000001100000000000000001101001100011110100000000000
000000100000000101000000000011011000011101000010000000
000000001100000000000010001011001011101110000000000000
000000000000000111000000000111111101011110100000000000

.logic_tile 13 20
000000000010010001000011110101111001000110100000000010
000000000000101011000111100000011100000000010000000000
111000001110100111000111010001111001001011100010000000
000000000000010111000011111101011111010111100000000000
110000100000001111000000010111011111101011010000000000
000010000000000101000010001001001011000111010000000000
000000000000101001100110101001001010101001010100000001
000000001111010111000111110001001111010101100000000010
000010000000000001000000000011011011101000000000000000
000000000000001111100010111111011100011000000000000100
000000000000000111000011100011001101010111100000000000
000000000000000011000100001001101100001011100000000000
000000100000000111100010000011101011010000000001000000
000000000000000001000010000011101010110000000000000000
000000000010001000000000010101001110110100010100000000
000000100001000011000011111111001000110000110000100001

.logic_tile 14 20
000000000110000111100110001101111101110100010110000000
000000000000000111000011000111011000110000110000000011
111000000001111011000111100101111111101001010100000001
000000000000110111000100000001001010101010010000000000
110000000000001111000011110101011000000111000000000000
000000000000000111000111111001001011000011000000000000
000010000000100101000010100101000001000000000000000000
000001000000011001100111110000001001000001000000000000
000000000000000011100111101101111011101101010110000000
000000100000001001100000001101011110010100100000000100
000000000000000000000010010001001110100000010000000000
000000001000000000000111101011001001010100100000000000
000000100000000101000010000111001100110000010000000001
000000101000000000100110001111101100100000000000000000
000000000000000001000000000011111111101001010100000000
000000000000000000100000001101101010010101100000100011

.logic_tile 15 20
000000000000001011100110001011111110111000000100000001
000100000000001111100010001011001001111110000000000010
111001000000010111000000011001011001001000000010000000
000000100000100111100010000101011011010100000000000000
110000000110001000000000001011101100111000000101000100
000000000000001111000000000011001001111110000000000001
000000000000000111000000001001111111010111100000000000
000000000000001111100010110001011101001011100000000000
000001000000000011100111010001011111101101010110000000
000010100000000111000111111001011110101000010010000010
000011101110001111000010010001001101101101010110000100
000011000000001011000111100111101100010100100010000011
000010000000000000000000001101101101000110100000000000
000000001110000001000000000101111000001111110000000000
000000001011000111000010000111101100010000000001000000
000000000000101001000111100101111001110000000000000000

.logic_tile 16 20
000010000000001000000000010011001111010110100000000010
000001000000000101000011111101101010000010000000000000
111000000000000000000000001001101100111000000100000101
000000001100101111000011111111101111111101000010000001
110000001000000111100111110111011111101001110110000100
000000000100100000000110101111111000010100100000000010
000000000000000111000010010001001001100010000000000000
000000000000000000000011111101011011000100010000000000
000000000000000000000110111111101110101001110110000001
000000101000001001000011010011111110010100100000100010
000000000000000000000000000011011010010110100000000010
000000000001011011000000001011101110000001000000000000
000000000000001111000011001111011110101001110100000000
000000101010000111100110011111111010010100100010000110
000000000000000000000010000101111010000110000000000010
000000001001010000000011100111101101000111000000000000

.logic_tile 17 20
000010100000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000001000000010110001001110111110100110100001
000000000000000001000111111111001010101101010000000010
110001000000001001000111000111101100000010000000000000
010010000110000011000011000101110000000110000000000001
000000001000000001100110010101011000010000000000000000
000000000000000000000010000000111100101000000011100001
000010100000000011100010001101011100100011110110000100
000001000000000000100110010001001000010111110000100000
000001001100000011100000000001011011111111000111000000
000000100000000000100000000101001001101111000000100100
000000001011010001100000010101011011111111000100100001
000000000000100000000011110001011110011111000010100000
001000001010100001000000000001011010111111000100000000
000000100001010000000010010101011011101111000001100100

.logic_tile 18 20
000010100000000000000111001101001100000000000000000000
000000001000001101000110111111100000000001000000000000
111110000000100111100000000101000000000001100000000000
000001001100010000100011101001001110000001010010100001
110001000000001001000010010111101010100000000010000000
010000000000000001000011110001001011000000000000100100
000000000110001111100011000111000001000001000010000010
000000000001010111000010000111101111000011010000000001
000000000000001001100000011001111011101111010110100000
000000000001011011000011010011011011001111100000000110
000010000000001000000000000001011010000000100000000010
000001000101010001000000000000101110001001010000000000
000000000000001000000111100000000001000000000000000000
000100001000001101000000001101001001000000100000000010
000000001110000000000110000000001101010100000000000001
000100000000000001000010000111001010000110000000100000

.ramt_tile 19 20
000001001110000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001010010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000100000010000000000000000000000000000
000011100000100000000000000000000000000000
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000110000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 20 20
000000000000001000000111001000000000000000000100000001
000000000000001111000000000101001110000000100000000001
111000000000001001000000000011011100010000100000000000
000000000000000111100000000000001001000001010000100100
110001100010001000000000010001011011000000100000000000
100011100000000011000011100001101000000000000000000100
000001100000010111000011101011101110100000010000000000
000010100001011111000000000111111111100000110000000000
000000001111010000000110100101001100000000000110000111
000000001110100001000100000000010000001000000010000000
000000100000010000000000011101101100000101000000000000
000000000000100001000010000001100000000110000001000100
000000000110000101100011101000001010000100000000000000
000000000110000000100111101111010000000000000000000000
000000000000101000000111100000011010010000000110100000
000000000001000011000000000000001101000000000010100100

.logic_tile 21 20
000000000000000000000010001000000000000000000100000001
000100000000000000000011001111000000000010000001100000
111000000100100001100000010000011100000010000000100000
000010000000010000000010110000000000000000000000000010
000010000000000000000000000011000001000010000010000100
000001000000000000000000001011101101000000000001100000
000000001111010101000000001000000000000010000000100000
000000000010100000100000000111000000000000000000100000
000000000000000000000110011001011001110100010000000000
000000000000000000000110011001101010101000000000000000
000000000000101000000000010001000001000001000000000000
000001000001000011000010011001101111000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000000000000010000000111110000000000000010000000000000
000000000000101001000011101111000000000000000000100010

.logic_tile 22 20
000000000001010101000000010011111011000100000100000000
000000000110100000100010000111101100000000000000000000
111000000000001000000000000001011000100000000000000000
000000000000001001000010110001101100000000000000000001
110000000000000000000000000111011111000010000000000000
110000000000000000000010111011011001000000000000000000
000000000000000000000000001011000000000010000010000001
000000000000001001010000001111100000000000000000000100
000000000101001101100011110000011010000000000100000000
000000000110100101000110100011000000000100000000000000
000000000000000000000111101111011100000000000100000000
000000000000000001000100001011001101000000010000000000
000000000001001001000111000101000000000000000100000000
000000000000100001000100000000101100000000010000000000
010001000110100000000000010000000000000000000000000000
100010100001000000000010000000000000000000000000000000

.logic_tile 23 20
000010000000000000000000010000011010000100000000000000
000001000000000000000011100101001001000000000000000100
111010100000100101100000001101111010000010000000000000
000000000001000000000000000001011011000000000000000000
010000000000001111000000001111001010001000000100000000
100000000000000001000010111011000000000000000000000000
000010000000001001100010100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000001100000000000000011001001010000000000100000000
000000000000000000000011100101101101000000010000000000
000010001000000000000000000000000000000000000000000000
000001001110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 24 20
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
111000000000000000000011100011001011011000100000000000
000000000000000000000000001011001111100111010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000011110000010100000100000
000000000000000101000000000011011010000000100010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011001000010000000000000
000000000000000000000000000000011111000000000000000000
000000000000000000000110010000011100000100000100000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 21
000000000000000000000011101001001011110100010100000000
000000000000010000000100001001101011101000010001100000
111000000000001000000010010001101101000111010000000000
000000001110001011000111100111111111101011010000000000
010000000100001000000111111001101111110100010100000010
110000000000000001000111011001111010101000010000100101
000010100000001001000010001111011000100001010100000001
000001000000001101000110111001111011010001110000100001
000000000000010000000110001111111011011001000010000000
000000000000000001000110001011001100010110000010000001
000000000000000011100110011001111111000100000000000000
000000001100000001100011011101011100101000010010000000
000000000001100001100110010001101100000110000110000010
000000000001111001000010000000111110101001000000000000
000000000000000000000011111001101101110000000110000100
000000000000001001000110001011101001110110100000100010

.logic_tile 5 21
000000100000010111100000000001100000000000000110000001
000000000000000111000010000000000000000001001000000000
111010100000000001100010101000000000000000000100000001
000000000000000000000100001111000000000010001010000101
010000000000000001000000000101101100000000000010000011
010000000000000000000000000000000000001000000010100001
000000000000001000000010100001001011000000010000000000
000000000000000111000010000111001101010110110001000010
000000100000000011100010100111101101001101000000000001
000000000000000000000000001111011101000100000010000000
000000000000000101000011100011111101010100000001000000
000000000000000101000010110001101011010000100000000000
000000000010000111100111001001011101010100000011000000
000010001010001111000000001011001011100000010000000000
010000000000001000000000011011101110000100000001000001
100000000000001011000010001001101000010100100000000000

.ramb_tile 6 21
000010100000000000000110100101111100000000
000001010000000000000000000000000000000000
111000000000001000000011110001111110000000
000001000010000111000011110000000000000000
110000000000000000000000001111011100000000
110000001100000000000000001101100000100000
000000000001010001000011010111111110000000
000000001000100001100111101001100000000000
000000000000011000000111111111111100000000
000000000000100111000011010011100000000000
000000000110000101000000000011011110000000
000000000100101111000000001011100000000000
000000001100000000000010000101111100100000
000000000000100000000010100011100000000000
010000000000000101000010011001111110000000
110000000000000000000111111001100000000000

.logic_tile 7 21
000000000000001000000110101011011110000100000010000000
000000000010000101000000001111111110101000010000000000
111000000000000101100111100111011110000001110000000000
000000000010000000000100000101011111000000100010000000
110010101000100111000000001101011001000100000010000001
100000000100001101000010101111101101101000010000000000
000001000000000001000000000000011010000100000100000000
000010000000000000000000000000000000000000000001000000
000000000001000101000111010011111000010000000001000000
000000000100000000100011100001111110010110000000000000
000000000000000000000111100011001111001001000000000000
000010100000000000000011101001101101001010000000000010
000000000000000111100000000011101100000100000001000100
000001000000000000000010110101101110010100100010000000
000000000000100000000111100000000000000000000000000000
000000000000010000000010110000000000000000000000000000

.logic_tile 8 21
000000000000000000000000010111001100000100000000000000
000001000000000000000011111001110000001110000000100001
111000001010011111000000001111111010000000010000000000
000000000100100001100011100111001110100000010000100000
110000000000000111000110010000000000000010100010000000
110000000000001111100011101011001010000010000001000000
000000100000001101100000000000011010000100000100000000
000000000000100101000000000000000000000000001000000000
000000000000110111100010110000011010000100000100000000
000010100000011001100111010000000000000000001000000000
000010001010000000000000000101011110010111100000000000
000000001100000000000000000101111100001011100000000000
000000000000001000000111011001111010001111100000000000
000000000010001011000010110001001100101111110000000000
010000000000000001100011100001100000000010100000000000
100001000000001101000000000000101011000001000011000000

.logic_tile 9 21
000000000000001000000010100101001110000110000000000000
000010100000001111000111000000100000000001000001000000
111000000000000111100000010000001100000100000110000000
000000000000000000100010100000000000000000001000000100
010000001010000101000010000111000000000000000100000000
110000000000000000100111110000100000000001001000000100
000001000001000000000000000011000000000000000100000000
000000100000100000000000000000100000000001001000000000
000000000000001011100000001011100000000001000000000000
000000000000001111000011111111100000000000000000000000
000000101100000001000010101001001000001111100000000000
000001000000000000100100000001011100101111110000000100
000000001010100001000000001001011101000000010000000000
000010000000000011000011100111101001100000010000100000
010000100000000111100111001111001010000011000000000000
100000001010001001000100000111000000001011000001000000

.logic_tile 10 21
000010101010101101000110100101100000000000000100000000
000000000001000001100011100000000000000001001000000000
111001000000001000000011111001011001001111110000000000
000010100100001111000011111111101001001001010001000000
110010000110001101100011001111001000010110110000000000
110000000001001111100000001111111101011111110001000000
000000000001010111100111101001011010010111100000000000
000000000000001111000111111101001110000111010000000000
000100000000001111100110000111011101000110100000000000
000100000100001111100011110101001001001111110000000000
000000000001000001000110001000001100000000000000000000
000000000000100000100000001011001100000110100000000100
000000000000010000000111000001001100001000000000000000
000000000110001111000010001101011100101000000000100000
010000000000001000000111101101111010000001000000000000
100001000110000001000010000111011010000110000000000000

.logic_tile 11 21
000100000100000111000111001011100000000001000000000000
000100001101000001000011100101000000000000000000000000
111000000000001011000000001001011000100000010000000000
000000100000000111000010111011101111101000000000000000
110000000000011001000110011111111000001011100000000000
100000000010101101000011001101001110010111100001000000
000000000000000011100010000000000000000000000000000000
000000000000001001100010100101001100000000100000000000
000000000000000011000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000001
000000000010000011100111101001001110010110110010000000
000000000110000000100000000001001001010001110000000000
000000100000001111100000010111011010000110000000000000
000000000000000001000011110101001011000010000000100000
000000001110000000000000000001100000000001100000000100
000000001100001001000000000001101011000001010001000000

.logic_tile 12 21
000100000000000001000111110011001001111111000000000000
000000001010000111000110000111011101101001000000000000
000011000000000011000110001101101100000110100000000000
000011101101000000100010011101111011001111110001000000
000010100001001111000011010001000000000001000010000000
000000001100001111000110000001000000000000000011000000
000000000110100000000011111101001100011110100000000000
000000001100010000000111010001001010101110000000000000
000000100000001011100111101011100001000001000000000000
000001100000000001100110011001001100000000010001000000
000000000001011111100010001001001010101101010000000000
000000000000001011100110100111011111001100000010000000
000000000000000001000110011001101100000000010000000000
000001000010000000000011111111111111100000010000000000
000000000000001000000010001001011111010111100000000000
000000000000001011000011101011111111001011100000000000

.logic_tile 13 21
000000000000000111000000001111001010111110100110100001
000000000100001111100000001001001111101101010000000000
111000000000001111000011110111001110111111000100000101
000000000000001101100110100111101101011111000011000000
010000000001011111100010011011011100000110100000000000
110000000010000001000111100111001000001111110000000000
000000000000000001100110010001011010001000000000000000
000000000000000000000010001111001011010100000000000000
000001000110001111100110000001100001000011000010000001
000000100000100011000000000011001111000010000000000000
000000101010101001000011111101011011010110000000000000
000010100100011011100111101001011111111111000000000000
000000000000000001100010010111011011111111000100000101
000001000000001001000110001111011100101111000010000000
000010100000000001000010011001111100101110000000000000
000001000000000000000011111011011000011110100000000000

.logic_tile 14 21
000000000110000000000111100000001010000010100100000000
000000000001000000000111101001001110010010100000100110
111000000000000011000011101111111011000011100000000000
000100000100000000100010011001101010000011110000000000
010000000001001000000000000111111100000110100000000000
100000000011000011000010100011111101000110000000000000
000011100000000101000000011000011000000110100000000010
000011000110001101000010000111011101000100000000000000
000000000000001001100011000011011011001000000000000000
000000000000000111000011101111011100101000000010000000
000000000000000111100111001001011100111111010100000000
000000100000001001100110000011111011111111000010000010
000010000000000011100110110001101111010111100000000000
000000000000001111100010001111001110000111010000000000
010000000000101011100011010011101000111111110100000000
000000001101010111100111011111111001111001010000000001

.logic_tile 15 21
000001000100001011100011110001000001000000001000000000
000010000000000011000011110000101010000000000000000000
000000000001001000000000000111101001001100111000000000
000000000000001111000000000000101011110011000010000000
000000100000000000000111100101001000001100111000000000
000001000000100011000111000000101000110011000010000000
000010101111011111000000010011101000001100111000000000
000001000101111101100011100000001000110011000000000000
000001000000000000000010000011001000001100111010000000
000000000000000000000011110000101101110011000000000000
000101001010010000000000000001001000001100111000000000
000110000110001001000000000000101010110011000000000000
000010001010000000000000000111101000001100111000000000
000001000000000000000000000000001011110011000000000000
000010000000110000000111000001101001001100111001000000
000001000000111111000100000000001010110011000000000000

.logic_tile 16 21
000000000111001001100111101000011001000010100000000000
000000001100000001000110000001011011000010000000000000
111000000000000111100110010101101011010111100000000000
000010100001001111000011111001011000000111010000000000
110000000001000001100011100000001110000100000100000010
100000000000100000100100000000010000000000000000000001
000000000000001101100111100000001000000100000100000110
000000000000001011000110010000010000000000000000000000
000000000000001000000000001000000001000000100000000000
000000000000101011000000001001001111000000000000000000
000000000111011111000011100001011011001001010000000000
000000000001000001000010000001001100000000000010000000
000010100000000000000000000011111011010111100000000000
000000000010001111000010000011111101000111010000000000
000000100001000000000111101011101010101001010000000000
000000101110000000000000000101001110000100000000000000

.logic_tile 17 21
000000000000000001100011101111101010111111100100000001
000000000000000000000111111001011001101001010010000000
111000000100000001100011010011101011100000010000000000
000000000000001011000010100101111010010100100000000000
010000000001010000000111110011011011100010110000000000
100000000110000001000111110111111101101001110000000000
000011101110001000000011100011011001001111110000000000
000011000001000001000110110101101111001001010000000000
000000000001011101000111110001001100000000000000000000
000000001010101111000010000000110000000001000000000000
000100000000100000000000000000001101000110100000000000
000000001111010001000010010001001111000000000000000000
000000100010000001000000001011011001110000000100000001
000000001000000000100011110111011100110110100001000000
010000000110110001000011111101111110001001000000000000
000010100000010111000110100001111111000110100000000000

.logic_tile 18 21
000010101000000101000010100001001111000010000001000000
000000000110100000000011100101101010000000000000000000
111001000000000111100110101001011100000001000000000000
000010100000100111100110100111100000000111000000000000
000001000000010001100000000000000001000000100110000000
000000100010001111000000000000001010000000000010000001
000011100000000101000010110111111110001001000000000000
000011100000000000000011110101011100000110100010000000
000000001100010111100000000000000000000000100100000101
000000000000100000100000000000001010000000000000000000
000001001110000000000000001111111001000110100000000000
000000000000000001000000001001101111001111110010000000
000000000000000001000000000001100000000000100010000000
000000001010001111000000000000001110000000000011000000
000000000000001111000010010001111011000000000001000000
000000001111000001000110000001111011000000010000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000001000000010000000000000000000000000000
000010101110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 20 21
000000100000000011000111100111011111110110100000000000
000000001000100000100100001111111001110100010000000000
111000000000100101000000010101001110010100000000000000
000010000001010011000011100001101010000100000000000000
110000000111000101000010100001100000000000000100000000
100000000000101111000000000000000000000001000000100001
000001000000100001000110000101111110000000010100000010
000010000000011111100000001001111101000000000010000001
000000000000000000000011101101101111010110000010000000
000000000000000000000100000101001100111111000000000000
000001001010000000000000000101000000000000000100000100
000010000110010111000000000000000000000001000000000100
000000001000101111000011100000001100000100000100100000
000001000001000001100010000000010000000000000000100000
000000000001010000000011110001100001000000000000000000
000010100000000000000111000000001000000001000001000000

.logic_tile 21 21
000010000000000101100010101011101001010110000000000000
000010000000001111000100000001011110001001000000000000
111000000000000001100111110101100000000000010010000000
000000000000010101000111100111001100000000110011000000
010000001100001101000010000000011000001100110001000000
110000000000000001100011010101000000110011000000000000
000000001011100101000011100101111101001001010000000000
000010000001110000100000000001101100000010100000000000
000000000000000111100111110000001010000110000110100000
000000000010000000000110000001011111010110000010100000
000000001101101111000111111011011110111111100110000000
000000000001110001000110001011111010101111010000100010
000000000000001000000110001001111101111111100110100001
000000000000000101000000001011101011010110100010000000
000000000000000001100011101101111000111111000100100000
000001000110000000000100000011111101011111000011100010

.logic_tile 22 21
000000000000000111100110000001000001000000000100000000
000000000000000000100000000000001011000000010000000000
111000000000100000000000001011111001000010000000000000
000000000001010101000000000101101110000000000000000000
110000100000000001000010001001000000000001000010000000
010001000000000000000000000101000000000000000000000110
000000000000001001000110000111001010000000100000000000
000000001010000001100000000011101000000000000000000000
000000100000010111100111000011001100000001000100000001
000001000000000000000110010111011010000000000000000000
000000000000000000000000000000000000000000000110000100
000000000000000000000011111111001001000000100000100010
000000000000000001000111010000000000000000000100000000
000000000000000000000111001101001110000000100000100000
010000000001010000000000000101000000000001000000000000
100010000000101001000000001111100000000000000000000000

.logic_tile 23 21
000000100000000000000000000111011100000010000010000001
000001000000000000000000000000100000000000000010000000
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000001011100000000011101010001000000100000000
010000000110000111000000001111101010000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000110000000000011010000000000000000000000000000
000010101100000001000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000001001010000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
111000000000000000000110101000000001000000100000000000
000000000000000000000100001001001101000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000001000000010100000000000000000000000000000
000001000000010001000000000000000000000000000000000000
000000000000100000000010100111001110001001000000000000
000000000001000000000000000101100000001110000000000001
000000000000000000000110000101011100101111110000000000
000000000000001001000000000101001110010000000000000000
000000000000001000000000001011011100000010000000000000
000000000010000101000010011101111000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 4 22
000000100000001101000110010101001100000000000000000000
000001000000001011100111100000000000000001000000000000
111000100001000101000010110001001010001100000000000001
000001000000100101000010100011101010101100010001000000
110001000000001101000010101101001000100010000000000000
010010100000001111100010100001111011001000100000000000
000010000000010101100010101000000000000000000100000000
000000000000000001000110100001000000000010001010000000
000000000000000001000000010001111010100010000000000000
000000000000000000100011001111111000000100010000000000
000000000000000000000000001111011010011111110000000001
000000000000000000000000000111001111111111110000000000
000000000000000001100010011001000001000000100000000100
000000000000000000100010001101001001000000000000000111
010000000001011000000000001000000000000000000100000000
100000000000000001000000000101000000000010001000000000

.logic_tile 5 22
000000100000100111000000010011011010111101110000000000
000000000011001001100010111011101010111100110000100010
111000100000000111100011101001000001000001000000000000
000001000000000000000100001011001000000000000000000000
000001000000001001100111000000001110000100000110000000
000010100000101011000100000000000000000000000000000000
000000000000000000000111101000011010000010100000100000
000000000000001111000011111001011101010010100000000010
000000000000000000000011100001000000000000000100000100
000000000000000000000011100000000000000001000000000010
000010100000000000000010001101001110001101000000000001
000001000000000000000100001111111010000100000000000000
000000001100000000000111100000000000000000100110000000
000010000000000001000000000000001001000000000000000000
000000000000000000000000011000000000000000000110000000
000000000000000000000011011101000000000010000000000000

.ramt_tile 6 22
000001000000101000000110100111011100000000
000000000001010101000000000000100000000001
111000000000000000000111100101101100000000
000000000000000000000000000000010000000000
110000001100100000000000001101111100000000
110000000001000000000000001111100000000000
000000100001000101100111110111001100000000
000000000000100000100111111011010000000000
000001000000000111000011101011111100000000
000000100000000111000110000011100000000000
000000000000001101100011101011001100000000
000000000000001011000100001001010000000000
000000000100000001000010001001011100000000
000000001100000000000110001101100000000000
110000000001000111100010000001001100000000
110000000000100000000000000011010000000100

.logic_tile 7 22
000010100000001001100000000000001010000100000100000000
000001000000001001000000000000000000000000000000000010
111000000000001000000000001001111110010111100000000000
000000000000001111000011101101101110000111010000000000
000000000000001000000111000001000000000010000000000000
000000001100001101000000000111000000000011000000100000
000000000000001000000000010001000000000000000100000000
000000001111011111000011110000000000000001000010000000
000010100000000101000011100000011101000000100010000101
000001000010000000100000000000011000000000000011000110
000000100000000000000010000000000000000010000000000100
000000000000100000000110010000001101000000000010100000
000000000000000001000111100101111101010111100000000000
000000000000000001100100001111011101111111100000100000
000000000001111011100111001111101010000001110000000000
000000000001011111100000000111111100000000100010000000

.logic_tile 8 22
000000000000000000000010110001101001110110100000000000
000000000000000000000010001001111100110100010010000000
111011000000001000000110011101001111001111000000000000
000001000001000001000011100011011011001011000010000000
010001000000000001100011100000001000000000000100000000
110000100010000000100000001001010000000100000000000000
000000000000000000000010000101111001010100000000100000
000000000000000101000010000000111110001000000000000000
000000000000100000000000001101100000000001000100000000
000000000000010000000000000001000000000000000000000000
000000001110000001000000001001000000000001000001000000
000000000000001111100000000011101001000000000000000000
000000000001010000000110100101100001000000100000000000
000000000000000000000100000000001000000000000000000001
010000000010010000000000001000011100000000000100000100
100001000000100111000000001001000000000100000000000000

.logic_tile 9 22
000010000011001000000000001101011110110011110000000000
000001000000101111000011101111001011100001010000000100
111000100110001000000110001001011001000000110000000000
000001000000000101000011111011011111110000110000000000
010010100000011000000010100101001110000000000100000000
010000000000001001000010100000110000001000000000000000
000000000010000000000000011001101101010111100000000000
000000000001000000000010110011011011000111010000000000
000000000000001111000011010000011110010000000110000000
000010000000000101000111000000001011000000000000000000
000001001110100111100111100111101101000010000000000010
000000100000010000100100001111101110000000000000000000
000000000000000101000111110001101101000110100000000000
000000100001010000100110000000101110000000000000000000
010000000000101001000110110111001110000000000000000000
100000000000010001000010001011100000000100000000000000

.logic_tile 10 22
000010001010000000010010110101100000000001000100000000
000000100000000101000111100011000000000000000000000000
111000000000001000000110000001011101010111100000000000
000000000000101011000000000101111001000111010000000000
110000000000000000000111011101111011010111100000000000
110001000100101001000110001111011010000111010000000000
000000000001000111000010110000011010010000100000000000
000000000000100111100111110011001001000000100001000000
000100001100011111100110000000001101000000000000000000
000100000000000001100100001101011110000000100000000000
000000000000100111100000001101111000000000010000000000
000000000000010000100011100011101011100000010000000100
000010100000010000000010000001100000000000000000000000
000000001011010000000000000001101011000000010000000000
010001000000100111100010000001000001000000000100000000
100010001111000000000100000000001001000000010000000000

.logic_tile 11 22
000110000000000011000111101101111110111111110001000000
000101000001010111000011101111001011101001110001000100
111000000000000011100010110011011111111111110000000000
000000000011010000100010100001101000110110100001000100
000000000001000111000111111011001010101101010010000001
000000000000001111000011000101101010011100000000000000
000000001001001111100110001101111000111110110001000000
000000000001100101100000001111111110111110100010000000
000000100000000111100011111101001110101001010000000000
000000001000100000000110101011111000010100100000000000
000000000000010111100000011001001110101011110100000000
000000000000100000100011110011101100111011110010000000
000000000000000111000011110000011000000100000100000000
000001000010100111100011000000010000000000000001000000
000000000000000011100111000111001010011110100000000000
000010100010001111100111111001101101011101000000000000

.logic_tile 12 22
000000000000011011100000001011011011010110000001000000
000000000100001011100000000111011000111111000000000000
000100000000000111100000011000001111010100000000000100
000100000000001111000011110001001110010000100000000000
000010000001000000000111111111101111000111010000000000
000001001001011111000011101011101001101011010000000000
000000000000100011000111010001011110110000000000000000
000000000001001001000110001101011010111001010000000000
000001100000001111000011100001011110010010100000000100
000011100010000111100111010000001011000001000000000000
000010100000010000000011111011011101101001010000000010
000001000110100000000111010001011111101110000000000100
000000000000000001000000001101101101101011010000000000
000000000000001001000000001101011010001011100000000000
000010100000000011100010011011001101111000100000000000
000001000001011101100110111011101000111000010000000110

.logic_tile 13 22
000000000000001111100110100001101111101011110100000100
000000000000100001100011110001001001000111110011000000
111000000000001001000110001101001000111100010010000001
000000000000001011100010010011111101010100100000000000
110000100000001011100111011111001010000110100000000000
110001000010000111000110000111101101001111110000000000
000001000010000001100011100101111000000111010000000000
000010100001000001000111111001001000101011010000000000
000000000000000000000010010011111110010000000000000000
000000000000001001000011010000111001101001000000100000
000000000000001111100010011011101101111111000000000000
000000000000000011100110000101001011101001000000000000
000000100000000000000011111001111001110011110111000000
000000001000001101000110011001011101100011110010000010
000000000000000011100000000101011010000000010000000000
000000000000000000000011100101011011100000010000000000

.logic_tile 14 22
000000000000001000000110100111111110100011110100000101
000000000100000001000011110001101011010111110001000000
111000000000000001100000011111101110000110000000000000
000000000000000000000011111011010000000101000000000100
010000001100000001000010010101111101010000000000000000
010000000000000000100110110000111011101001000000000001
000010000100000000000111111001101011101111000110000000
000000100001010000000011101111111000101111010000100010
000000000001001111100111010101000000000000000010000000
000000000001110011000011000000101110000001000000000000
000000000000100111000111100011001010001001000000000000
000010100001010000100100001001001111000110100000000000
000000000001000111100111110011101100000010100000000000
000000001001100000000010100111011101000011100000000100
000000001110001101100111110111101100000110000000000100
000001000000001101100011000011111101000111000000000000

.logic_tile 15 22
000010100000000000000110110111101000001100111000000000
000000001010001001000010110000001011110011000001010000
000001001000011000000000000101001000001100111000000000
000000100010000111000010010000001011110011000001000000
000000100000001111100111110001001001001100111000000000
000000000010001111100111110000101001110011000000000000
000001000000110000000000010001101001001100111000000001
000010000000011111000011100000001111110011000000000000
000000000001010000000000000101001000001100111000000000
000001000001000000000000000000001000110011000000000100
000000001001010011100000000011101001001100111000000000
000000000000100001000000000000001011110011000000000000
000000000001010111000000000101101000001100111000000000
000000001110000000100000000000001110110011000000000000
000011100000101000000000000001001001001100111001000000
000011000001000111000011110000101100110011000000000000

.logic_tile 16 22
000000000000000111000010101011001110110000010110100000
000000001000100111100111101001111100110001110000000000
111000000000101101100110110011111101001111110000000000
000000000000011111000011110001011101001001010000000000
110000000110000111000110000101101010001000000000000000
000001000000101011000000001101101101010100000000000000
000000000110000000000000011001011001010111100000000000
000010100000000000000010101101001110001011100000000000
000010000000011111000111111011001110101001110110000010
000000001111100011000011111001011001101000010000000001
000000000000001000000011101001101011010111100000000000
000000001000000101000011100111001001001011100000000000
000000000000001001100011100111001111101001010100000000
000000000000100111000010001111011001010101100000000101
000001001011100000000000000011001111001000000000000000
000010000001010111000000001001101000010100000000000000

.logic_tile 17 22
000010000000000000000000010111111110110110110110000001
000001000000001111000010100001101100010110110000000101
111000001110110101100110100000001011000000100000000010
000000001101111111000011100000001010000000000011000001
110000000001010001000010100101011001001000000000000000
010000000000100001100011001101101000010100000000000000
000001001101001000000000011001001111111111000111000001
000000100001011111000010000111011001101111000011000000
000000000001011000000000001011101011101011010000000000
000000000000000001000010000111101101000111010000000000
000001000110000001100010111001011001101011110110000000
000000000000000000000010000011011110000111110010100100
000000000000000000000110010101111110101111010110000100
000000000001000000000010000001101001001111010000100000
000000000000001001000110000001011111111110100101100000
000011000000000011000010111111011110101101010010100000

.logic_tile 18 22
000000000010000101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000001111111000000000000001000000000000000000000000
000000000000111011000000000011001010000010000010000100
110001000000000000000000010000001110010000000011000011
100010000000000001000011110000001101000000000001000010
000000000000000000000000000000000000000000100100000000
000000000000010000000000000000001011000000000010000000
000010100000000011100010000000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000001001110000000000000000000000000000000100100000000
000010101010000000000000000000001101000000000010000000
000000000000000000000000000001000000000000000100000000
000000000010001111000000000000000000000001000010000000
000010100111010000000000000000011000000100000100000000
000000101100000000000000000000000000000000000010000001

.ramt_tile 19 22
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000110000000000000000000000000000
000001000001110000000000000000000000000000
000000101110000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000
000010001111000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000010000000001000000100100000001
000000000000000000000011010000001000000000000001000000
111001101101011000000111111001100000000001110000000000
000011000001010111000011000101101010000011110000000000
000010000000010000000000010101000000000000000100000000
000001001100100111000011000000100000000001000000100010
000000000000001000000000000111000000000000000111000000
000000000000001111000000000000000000000001000010100001
000000000000010000000000000000000000000000100100000100
000000000100100000000011000000001001000000000000000100
000001001100000000000000000011100001000000000000000001
000000000000100000000010000111101001000000010000000000
000000000000001001100011000111111010010111100000000000
000000000000001101000111111111101101000111010000000000
000011100000000000000000000000001110000000100000000000
000010101110000000000011110000001111000000000000100000

.logic_tile 21 22
000000000000001000000000010000000000000010000000000000
000000000000001001000011001001001010000000000010000001
111001000000000000000000010000011000010010100100000000
000000100000000000000010100111011111000010100001000100
010001000000001101100000001101011100000010000000000000
100010101110000011000010011011101000000000000000000000
000000001110001000000110000111100001000010000000000100
000001001010000111000111101011101011000000000000000101
000010000000100000000011100000000000000000000000000000
000001000001000000000110110000000000000000000000000000
000000001011000001100000010000011010000000000100000000
000000000000000000000010000101010000000100000000000000
000000000000011000000000000101101010001000000100000000
000000001010101101000011011011000000000000000000100000
000000000000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000100000000000000011110000000000000000000100000000
000001000000000001000010100011001000000000100000000000
111000000000000111100000001001011110000000000100000000
000000000000000000000000000011001001000001000000000000
010010000000001000000011101111011100010110100000000000
100000000000000001000010001101001011100001010000000000
000000000000100001100010111001011010100000000000000000
000000000001000001000011100001101101000000000000000000
000000000000000000000010010111011010000100000100000100
000000001110000001000010100000110000000000000000000000
000000001110000001000110110011001111000010000000000000
000000000000000000000011100101101101000000000000000000
000010100001000001100000010101011011010000000010000110
000001000000100001000010000000101101000000000000000000
000001000000100001000000001000000000000000000100000000
000010100101010000100010001111001111000010000000000110

.logic_tile 23 22
000000000000001000000000000111001011010110000000000000
000000000000001011000000000000101101000000000000000001
111010100000100011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
010000000000010000000111100000000000000000000100000000
100010000000100101000000000011001000000000100000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000001000000000111000000001101001101000000000100000000
000010000000100000000011100011101000001000000000000000
000000000000100000000000000000000000000000000000000000
000000000110010000000010100000000000000000000000000000
000000000000000000000000001101001101000100000100000000
000000000000000000000000000011101000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000110001000000000000000000101000000
000000000110000000000100001001001100000000100000000000
110000000000100000000110000000000000000000000000000000
010000000001000000000100000000000000000000000000000000
000000100000010000000000000111001010000000000100000000
000001000000000000000000000000110000001000000010000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000101000011100000000001000000000000000000
000000000000000000000000000101001011000010000010000000
111000000000001000000000000000000000000000100100000000
000000000000001101000000000000001000000000000000000000
001000001100000101100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010100000000000000000100100100000
000000000000000000000000000000001001000000000000000000
000000001110100111100111001011000001000000100000000000
000000000001010000000010011101101110000000110000000010
000000000000000000000000000001101010000000000000000000
000000000000000000000000000000001110001001010000000000
000000001110000001000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000000001100000000000001110000100000100000000
000000000000000000000000000000000000000000000000100000

.logic_tile 5 23
000000000001010000000011110000011110000100000010000000
000000000010010000000010100000011111000000000000000000
111010100000100000000000001111111100001000000000000001
000000000001010000000000000111101001001110000000000000
110000000000100001000011101001001101000100000000000000
010000000000000000000000000101111111010100100000000001
000000000000000111000000010101000000000000000110000000
000000000000000000000010100000000000000001001001000000
000000000000000111100010110011101101010000000010000000
000000001000000000000011101101001111101001000000000000
000000000000000101000000000111101000001000000010000000
000000000000000001000000001111111001001110000000000000
000000001100000101000110001111001001000000010000000000
000010000000010101000110101111011110000001110010000000
010000000000000111000010000111011111010000000000000000
100000000000000101000011111001011011100001010000000010

.ramb_tile 6 23
000000001110010001000111100001011000000000
000000010000001001100111110000000000000000
111000000000001001100000010001111010000000
000000000000001111100011000000000000000000
110000000100010000000000001001011000000000
010000100000000111000000001111100000000000
000000000000000001100000001011111010000000
000000000000000111100010001101100000000000
000001001110000000000000010101111000000000
000010000000000111000011100011000000000000
000000000000000000000000000001011010000000
000000000000001111000010000101000000000000
000001000000101000000000001111111000000000
000000100011000111000000001001000000000000
110001000000001000000011100001011010000000
010000100000001011000100000111100000010000

.logic_tile 7 23
000000000000000111100110101101101110010000000000000001
000000000000000000100011100001111001101001000000000000
000000000000001101100010100001011000000001110000000001
000000000000001111000100000001101011000000100000000000
000001000000111000000000011011011110000001010000000001
000010001000110101000010101101111001000001100000000000
000000000000001101000111011001101000000000100000000000
000000000000100101100110100011011001010100100010000000
000000000000000000000111101001111100010000000000000000
000000000010000000000100000001011001101001000010000000
000000000000000111000010001001011010010000100000000000
000000000000000000100100001111101010101000000010000000
000001000000000000000000011111011010000100000000000000
000010000100100001000011000001001001101000010000100000
000001001110000000000010101001011111010100000000000000
000010100000000000000111101111111001100000010000000010

.logic_tile 8 23
000100000000101111100000000011011101000110000000000000
000100001000010111000010100001011010001000000010000000
111000000000001011000000010111101110010010100100000000
000000000000001111100010000000101100000000000000000001
000011100110010000000011111101011111111011110000000000
000010000110101001000111110011101001110011110000100110
000100000000000011100010101001011001000010000000000000
000100000000000101000000000001101010000000000000000000
000000000000001001100000000111111100010111100000000000
000011000001011011000000000011101001001011100000100000
000010100000000001000111100011101010000110100000000000
000001000000001001000100000001011010001111110000100000
000000000000100001000111101101000001000001000000000000
000000000000000000000000001101001110000000000000000000
010000000000001011100110000111000001000000000000000000
100000000000000111000010000101101111000000100000000000

.logic_tile 9 23
000000000010101000000011000000000000000000100110000000
000000000010010111000010010000001001000000001000000000
111000001010001000000000001000000000000000000100000000
000000000000001011000010010111000000000010001000000000
010001001110001001100010001101011101000110100000000000
110010100000001001000010101101111001001111110000000000
000000000000001000000111000111011000101110000000000000
000000000000001011000110011101101010101101010000000100
000010100000001111100000010111101000011110100000000000
000000001010100011000010000001011010101111110000000000
000001001000000000000111101011001110000001000000000100
000010100001000000000110000101100000001001000000000000
000100001010010011100111100101011010000001000001000000
000100000000000000100100000011100000000000000000000000
010000000000001000000000000011111011010111100000000100
100000000000000111000000000011111011001011100000000000

.logic_tile 10 23
000000000000000111000111100011101101001001010000000000
000000001110001101100100000001001100000000000000100000
000000000000100111000011000111011111000110100000000000
000100000001001111000000000111011110001111110000000000
000010000000010001100111100101011110000000000000000000
000000000000000101000000001011010000001000000000000000
000000000000101000000011101111011101000110100000000000
000000000001000101000000001001111000001111110000000000
000000000001010011100111001001011110010111100000100000
000000000000000000100111111101101111000111010000000000
000000000001010001100111001001111111010111100000000000
000000000000001001000110001011001110001011100000000000
000010100000000101000111000011011010010000000000000000
000001000000000001100100001101101010110000000000100000
000000000110010111000011100111011100000110100000000000
000000000000000111100011100001111010001111110000000000

.logic_tile 11 23
000010100110001111000000001111111011111000000010000000
000000000101011011000000000111111011110110100000000101
111000000000001111100011111001001010000001010000000000
000000000001011011100110001001011110000001110000000001
000000000000000000000111110011001011111111010000000000
000000000001000011000110100011011001111111000011100000
000000001000000111100010010111101100111111110000000001
000000000000000101100111100101101101110110100010000000
000010000001011111000111001101111111101011110100000000
000000000001000011000000001011001100111011110000000000
000000001100001001000010011111111001101001010000000000
000000000000001011100111111101001101010001110011000010
000010000000011011100000000001011101000111010000000000
000000000101010111100000000111001010101011010000000000
000000000000100011100110011111011001010110000000000000
000000000001000111100010111011001000111111000000000000

.logic_tile 12 23
000010000101001111100010000101101100001000000000000000
000000000000001001000111110101111011010100000000000000
111000000001000001100111101111101100010111100001000000
000000000000100000000011110111101001000111010000000000
110000000001000101000011101111111000101101010110000000
000000000010000111100111100101111001101000010000000001
000010100000000111100000011101011111010111100000000000
000001000010001111000011010111101101001011100000000000
000000000110101000000110001101101111010010100000000000
000000000001000011000000000011001101110011110001000000
000000000000011001000010010001001110110011110000000000
000000000000000111000011110001001111010010100000000000
000000000110001111100011100101011100101001000001000000
000001000000000111000011111111001001011101000000000000
000001000000001111100111100011011001010010100000000000
000000100100000011000010011101011000110011110010000000

.logic_tile 13 23
000000000110000000000000000101100001000000001000000000
000000000010000001000011110000101001000000000000000000
000001000000011000000000010011001001001100111000000000
000010100000000111000011010000001110110011000000100000
000010100000000000000010000011101000001100111000000000
000000100110100011000100000000001000110011000001000000
000000000000001111000000010111101000001100111010000000
000000001110001101100011000000101010110011000000000000
000000000111000000000011100111001000001100111000000000
000000000000100001000000000000101001110011000000000001
000000000110000111100010100101001001001100111000000000
000000100001000000000100000000101101110011000001000000
000000000000000000000000000101101001001100111000100000
000000000100000000000010010000001000110011000000000000
000000000000101000000010000101101000001100111000000000
000000000000001011000100000000001101110011000001000000

.logic_tile 14 23
000000000000010000000011110101011111001011100000000000
000000000000000111000011101001011010010111100000000000
111000000000001001100000000000011111000110000000000000
000010000001011011000011101101001100000010000010000000
010010100000000001000111100001011100110011110110100101
110000000000000011100010010001111101010011110010000000
000001000010001111100000000011111101000000010010000000
000010000000100111100010111111101000100000010000000000
000000000000000001000000010001011010110011110100000001
000000000000000000100010000001111010010011110000000011
000000000000000111000110010001111000000110100000000000
000010001101000001100011101111011011001111110000000000
000000000000001101100000010101101101010111100001000000
000000000000000001000010100111001000000111010000000000
000000100000001011000000000001111101001001000000000000
000001100000000101000011110111001110000110100000000000

.logic_tile 15 23
000000000001011000000000000111001001001100111000000000
000000001100101111000010000000101001110011000000010000
000000000000001000000011100001101001001100111000000000
000000100000001111000011110000001001110011000000000000
000010100000011000000000010111101001001100111000000000
000001000001110111000010100000001110110011000000000000
000000100001010000000000010011101001001100111000000000
000000000000101001000010110000001101110011000001000000
000100100000001000000000000101001000001100111000000000
000100000000001001000000000000101000110011000000000000
000000001000001000000111000001001000001100111000000000
000000000000001011000010100000101010110011000000000000
000000001110010000000000000101101001001100111001000001
000000000000100000000010100000101101110011000000000000
000010000000000111000000000011001001001100111000000000
000001000000001101000000000000001010110011000000000000

.logic_tile 16 23
000000000000010000000000001101001101110110100000000000
000000001000000011000011011101011001110100010000000000
111110100000100101100111100101111000110110100000000000
000111100000010000000011110111011101111000100001000000
110000000001011101100000000000011110000100000110000000
100000000100001001000000000000010000000000000000100000
000000101110100111100110011011111110010111100000000000
000000000000010000100111010111101100000111010000000000
000000000000001011100011100001100000000000000100000000
000000001100001011100100000000100000000001000000000100
000000000000000000000000000011000000000000000100000000
000010100000100000000010000000000000000001000000000001
000010100000000000000000000101101110001000000000000000
000000000000001001000011110001111010010100000000000000
000001000001011001100000011001011101000001000000000000
000010000000101011100011100001111011101001010010000000

.logic_tile 17 23
000011100000001101000010001101001100001110000100000000
000010000000001111000000001001010000000110000000100001
111000000000000011100011111101011001111000100100000000
000000000001000000100011001001011010010100100010100100
010000000010000001100000000111101001110100010101100000
100000000000000001100010000101011010101000010000000001
000000001110101001100110010001001110000110100000000000
000000000001001111100010011101011110001001000000000000
000000001000000001000011100101101111110100010100100001
000000000000000000000000000101101001101000010000100000
000010000000110000000000000001001111000110100000000000
000010000000110000000000001101011010001001000000000001
000010000000010000000010001001011001111111110100000000
000001001000100001000000001101001001111001010010100000
010000100010000000000000000001001110000110100000000000
000001000000001001000000001101011100001001000000000000

.logic_tile 18 23
000000000000001000000111111000001110000010000100000100
000000000000001111000111111001011100000110000001000000
111001000000001000000111010000000000000000000000000000
000000100000000001000111110000000000000000000000000000
000010100000000000000011110001011000000000100000000000
000000000000000111000111100000111011000000000000000001
000010100000101000000110001111011110000010000000000000
000000100001001111000000000101001010000000000010000000
000000000110001111000011110011001100000110000000000000
000000000000101011000111101001101000001110000000000000
000001001010100001100110101101101100110000000010000000
000010000001010000100100000011111011110100000000000000
000000000000000111100010001011101110010110100110100000
000010000000000111000010000001101111111000100000000000
010010100000000001000000001000001010000010000010000000
100011000111000000000000001001011001000000000001100100

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000001110000000000000000000000000000000
000001101110000000000000000000000000000000
000010000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 23
000000000000000000000010010101001001000000000101000000
000000000000000101000111110001111011000000010000000100
111000000000010000000000000000000000000000100000000000
000000000000000101000011100111001010000000000001000000
010000000100001011100000001011011111000100000010000000
100000000010001111000010101001011000000000000000000000
000001000000100000000110010001011010000100000110000000
000000100000000000000010001101011001000000000000000000
000010000000001001000110000011011011000010000010000000
000001001010100001100000000011111101000000000000000000
000000000001010000000000000001111001010000000010000000
000000000000000000000010010011101111000000000000000000
000000000000100000000000000111100000000000000100000000
000000000010010001000000000000101010000000010000000000
001001001110100000000000000101001000000000000000000000
000000000000000000000011110000010000001000000000000000

.logic_tile 21 23
000010000000000101000000011001111100110110110110000001
000001000000001011100010000001111100010110110010000010
111000100000000000000011101101001111100110110000000000
000001000000001101000100001101101100100110010000000000
110000100000011111100010000011101011000010100000000000
010000000000000111100000000000101000001001010000000000
000000000000100000000000000101001010000011110000000000
000000000001000000000010100011101111101111110000000000
000000000110001001100110000011011110000111000110000000
000000000000000001000011111001110000001111000010100110
000000000000001001100010100001000001000011010100100001
000010001001010101000111100001001110000011000000100000
000000000001010101000000011000000001000000100010000000
000000000000000111000011111011001111000010100010100001
000000001000001000000010000001111100000000000000000000
000010000000011111000111110111000000000100000000000000

.logic_tile 22 23
000000000000110101000110011011001110111101110100100001
000000000000100101000010001101011100111101010001000001
111000000000000101000110100001011100000000000000000000
000001000000000000100010110000010000001000000000000000
000000000000001001000010100001011110010010100000000000
000000000000001001000000000111011000101001010000000000
000001000000000000000110100001011111111111100101000100
000000000000000000000000001001111001111110100000100011
000000000000001001100110100011101011010110100000000101
000000001100000001000000001111101100010100100010000111
000000000000000000000011100101011001000000000000000000
000000000000010001000010111011111000100000000000000000
000000000000000111000010110111000001000001110100000100
000000000000000001000110100101001110000011110000000000
000000000000100001000110100000000000000000100100000000
000000000000010000000010110000001101000000000010000000

.logic_tile 23 23
000001000000001000000010100101000000000000000000000000
000010000000000001000110100000001010000000010000000000
111000001100000000000111111111001111011101000100000000
000000000000010000000010001001101111101000000001100000
010010100001000101000111000101101010000000000000000000
110000000000000101100010110001111001010100100000000000
000000000000000101000010110000011010010100100000000000
000000000000000000000011011001001011010110100000000000
000000000001010000000000000000000001000000100000000000
000000000000000000000000000001001101000010100000000010
000000000000000000000000001111101001001000000100000100
000000000000000000000010011001011111101101010000000000
000000000000000001100011101101001000000010000000000000
000000001110000000000100001101111001000000000000000000
010000000000000001100000000001011001000000000000000000
100000000000000000000010000000011011001000000000000000

.logic_tile 24 23
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010001000000000000000011100000000000000000100100100000
110010100000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000101100000000000000110100001
000000000000100000000010100000000000000001000010000010
111000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001101000010000100000000100
000000000000000000000011000111011011010100000000000001
000010101110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000111100000000001111101000000000000000000
110000000000000000100000000000111011001001010000000010

.logic_tile 5 24
000001000000100000000010000000000001000000100100000000
000000100001000000000100000000001111000000000001000000
111000000000001000000000010101111100010000100000000001
000000000000001011000011100101011011010100000001000100
000000000001001000000000001101011111010100000000000000
000000000000100101000010010101011000100000010011000000
000010000001010111000000000000000000000000100110000000
000001000000100000000010010000001100000000000000000000
000000000000000001000000000000000000000000100100000100
000000000000101111000000000000001100000000000000000000
000000000000000000000110010001111010000001110010000000
000000000000011001000010010101101001000000010010000000
000000000000000000000000001011101011001001000000000100
000000000000000000000000000011101010001010000010000100
000000000000000000000011100000000001000000100100000000
000000000000000000000010100000001011000000000000100000

.ramt_tile 6 24
000000000000000111000011100101001110000000
000010001110000001000100000000110000000000
111010100000000111100000000111111000000000
000000001000001001000000000000000000000000
110000000000000000000111111111101110000000
110000000000000000000111101111010000000000
000000000000000111000111101011011000000000
000000000000000000000000000001100000000000
000000000000000000000000001001001110000000
000000000000000000000011100101110000000000
000000001001010111000000001101011000000000
000000000000001111100000000011100000000000
000000100101000000000010001111101110000010
000000000000000000000010001101110000000000
110000000000000101000010010001011000000000
010000000000000111100111000001000000000000

.logic_tile 7 24
000000000001010000000010000000000000000000000100000000
000010000000101111000100001011000000000010000001000000
111001000001000000000110010001100000000000000110000000
000000100000001101000011100000100000000001000000000010
000000100000101000000000001101101011101111010110000000
000001000000010011000000000011101000111111100010000000
000001000000000000000011100000000000000000000100000000
000010100100000000000011111001000000000010000000000100
000000101010001000000000001001111100000001110001000000
000010100000000011000011100111111000000000010010000001
000000000000000000000111100000011010000100000100000000
000000000000000001000100000000010000000000000000000000
000000000011011000000000001011101111010000000000000000
000000000000100001000000001111101110010110000011000001
000000000001100111100111000000001100000100000100000000
000010100011110000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000011011111000000010000000000000
000000000000000000000011111001111010000000000000000001
111000000000100000000110000111011100000000000100000000
000001001001010000000011100000000000001000000010000000
010000000001010101000000001000000001000000100000000000
010000000001110000000000001011001110000000000000000000
000001000000000000000110001111101110110000010000000000
000000000000000000000000000011111101110000110001000000
000001001000000001000111001011001110110000000000000100
000000000000000001000100001101001100100000000000000000
000000000000100101100011010111111100000000000110000000
000000000001000011100110110000010000001000000000000000
000000000001100001100010000000000001000000000000000000
000000000000111111000000000111001100000010000000000000
010010100000000001100010000000011010000000000110000000
100000000000000000000000000011010000000100000000000001

.logic_tile 9 24
000000100111000000000000000000001110010000000100000000
000010100000100101000000000000001000000000000000000000
111000000001010000000011110000001010000000000100000000
000000000000100000000011000011000000000100000000000000
110000000001010101000000001011001111000010000000000000
010000000000000000000000000101001011000000000000000000
000000000000000101100111101011011101110000010000000010
000000001000000000000000001001001101110000110000000000
000000000000001001100110010111001100000000000000000100
000000000000000011000111100000110000001000000000000000
000001000000001000000010000101000000000000100000000100
000000100000001101000000000000001100000000000000000000
000000000000011000000000010011111001101001010000000010
000000000000000001000010000011111001101000010000000000
010000000000000000000000000001000000000000000000000000
100000001001010000000000000111000000000010000000000001

.logic_tile 10 24
000001100000000111100010100001101010010111100000000000
000010000000000000000100001101101110000111010000000000
111000000000010000000111101101111100101001010000000000
000000000000100000000000001101111011101000010010000000
110000000000001000000011101101011011101001010000000000
110001000000000101000010001101111110010100100000000000
000001001101010101100111011101101010010111100000000100
000000100000000000100111001001011111000111010000000000
000000000001011000000000010001000000000000000100000000
000000000000101101000011000000000000000001001000000000
000000000000001000000000001011111010111000000000000100
000000000000001101000011001101011011111100000000000000
000000000000000111000111100101101011110000010000000100
000010100010000000100011110011111011110000110000000000
010000000000001011100000000011000001000001000000000000
100000000000000001000000001001101110000010100000100000

.logic_tile 11 24
000010000000000111000111001101111000000110100000000000
000000000000000001100110011111111101001111110001000000
111000001110000111100111110001001011111101000000000000
000000000010000000000111000111011010111111010010000001
110000100000000001000011100000001111010000000000000100
100001000000100000100000001111001011010010100000000000
000000000000001000000011110111101101010111100000000000
000000000000000011000111110001111101001011100000000000
000000000110000000000111111011011100110000010000000000
000000001010000001000010111001101001110000110010000000
000000000000010011100010000000011110000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000001000000010000000011000000010100000000000
000000000000000011000100000101001100000110000001000000
000000000000000001000010000000000000000000000110000000
000000000010000000000000001001000000000010000000000000

.logic_tile 12 24
000100100000001111000111100101111100001000000000000000
000100000100001101000000000011101010101000000000000010
111000001010001000000011110011111011001111110000000000
000000000000000111000011110101001110001001010000000000
010000001100010111100011101001011011111111000000000000
000001000000101111000010001011101001010110000000000000
000000000001010011100010011001001011010111100000000000
000000000000100001100110001001011111000111010001000000
000001000000101111000000011101111101100010110000000000
000000100111011111000010000001011101101001110000000000
000000000001011001100111110101011010000110100000000000
000000000000100001000111011101011000001111110000000000
000000100111010000000000000101001101001111110000000000
000001000000000000000000001011001010000110100000000000
010000000001001001100000010111100000000000000100000100
100001000110000111100010100000000000000001000000000001

.logic_tile 13 24
000010100000000000000000010101101001001100111010000000
000000100000100000000011110000001101110011000000010000
000000000000100000000000000001101001001100111001000000
000000000001010111000011110000001110110011000000000000
000001100000010111000000000111001000001100111000000000
000011100000000000100000000000001001110011000010000000
000000000000001000000111000001101000001100111000000000
000000000001000111000100000000101111110011000001000000
000000000000000111100011110011101001001100111000000000
000001000000100000000110100000001011110011000001000000
000000000110000011100000000011001001001100111000000000
000001000000000000000010010000101111110011000001000000
000001000001000000000000010011001000001100111000000000
000010001000100111000011000000001010110011000000000000
000100000110000111100000000111101000001100111000000000
000000000001000111100011100000001101110011000001000000

.logic_tile 14 24
000000100000000001100000001001101101000000010000000100
000000001000001111000010010101111111010000100000000000
111000000000001111100110001011101110010110000000000000
000000001010001111000100000001111110111111000000000000
010000000000001011100111110101111110111111110100000000
100000000000100111100011101101101001110110100000100010
000000000000001101000111100001001101110011110000000000
000000000000000011100111100101011111010010100000000000
000000000000001001000111100011011011101011110100000000
000001000000100011100111111101001000110111110000000010
000010100000100000000010000111001101000110100000000000
000001000001010000000010001101001101001111110000000000
000010000001000101100110000001001101000000010000000000
000000000000101111000000000111011110100000010000000000
010000001010000001100110001101011011010111100000000000
000000001110001001000010001001011101001011100000000000

.logic_tile 15 24
000100000000001000000000000011101001001100111000000000
000100001000010111000000000000101100110011000010010000
000000000010000000000000010001001001001100111000000000
000000001110001001000011000000001110110011000000000000
000000000000000101000110110111001001001100111000000000
000001000000001101100111100000001010110011000010000000
000010000000101111100000000101001000001100111000000000
000011000001011111000000000000001100110011000000000000
000000000000000001000000000101001001001100111000000000
000000000000000000100000000000001000110011000000000000
000010000000000000000111100001101001001100111000000000
000001100010000101000000000000101010110011000000000000
000000000000101000000011110101001000001100111000000000
000000000001000111000111010000101111110011000001000000
000001000000001000000000000101001000001100110000000000
000000100000011001000000001111100000110011000010000000

.logic_tile 16 24
000000100000000111100110000111001001010000000010000000
000000000000000101000011100101011110110000000000000000
111001001000000101100011100001111100010111100000000000
000010001011000111000000001101001111000111010000000000
010000000000000101100011010011011110111111110100000000
100001000000000000100110100011101110111001010001000100
000000000001010101000111100001111010010111100000000000
000000101000000101100000001111011110000111010000000000
000000100001000000000111101011111000001001010000000000
000010100010000011000000000101101010000000000000000001
000000001010000000000110010001001011001111110000000000
000001000000100001000010110001011001001001010000000000
000000000000001101100010011101101100111110110110000010
000000000000101001100111101011011111111101010000000000
010000000000100001100000000001011001010111100000000000
000000000110011001000000001111101000000111010000000000

.logic_tile 17 24
000000000000001101100010101001001100111110110100000000
000000000000001111000010010111111001111110100001100000
111000000000000111100011101001001110111110110110000000
000000000001010000000111111001111101111001110001000100
010000100000000111100000000101011010101001010000000000
100000000010000001000011110101011101010110000000000100
000000000000100101000111101001011010111110110110000000
000001000000010000100110000111111101111001110000000000
000010000000000111000010000111011101111000100100000101
000000000000000000100010001011101111101000010000000000
000000000010100001000000011001111100000001010000000000
000010000001011111000011101111111100000110100000000000
000000000000000000000011000001111100101001000100000000
000001000010000000000010100001001101101110000010000100
010010101000101011000010000101111100001001010000000100
000001000000010101100010110001001011000000000000000000

.logic_tile 18 24
000000000000000001110000000000011001000010100101000101
000000000000100000000000000011001010010010100001000111
111001000110001101100010110101111001001001000000000000
000010000000010111000011111011011100010110000000000000
110000000000001111000111111111001011111110100101100001
010000000000000011000110000101011001011110100000000011
000000100000000111000111101111101011000001000000000000
000001001101000001100000001111011101000110000000000000
000000000001001001000110001011001011000110100000000000
000000000000000001000010011111001100001001000000000000
000010001001010001100110000111111010000110000110000101
000001100000010001000000000000011000101001000001000000
000000000000001000000000000101100001000000100010000000
000000000000001111000010000000001011000001010000000000
000001000111110111100011100101011001101001000000000000
000000101010100000000010001111001001101000000000000000

.ramt_tile 19 24
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000011000000111010000000000000000100100000000
000000000000101011000011010000001110000000000010000000
111000000000000000000111100101011001000110000000000001
000010000000001001000011100111011011000111000000000000
010000000000000111100111100011000000000000000000000000
010000000000000111000000000011100000000010000001000000
000000000000000000000000001001111001000110000000000000
000010100000010000000010001001101011001011000001000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100000001001011000000110100000000000
000000000000000000000010001101011010001001000001000000
000011000001001101100111100011100000000010000010000000
000010001110111101000000001101000000000000000010000000
010001000010000000000000000011101110000000000010000001
100000100000000000000000000000111001001001010011100000

.logic_tile 21 24
000000000000000000000011100111111001111111000000000000
000010000000001101000100000101011001101001000000000000
111000000000000000000011101000011110000000000011000000
000000000001000000000011100101010000000100000011100110
000000000000001001000000000001001101111011110101000101
000000000000000101100000000011101011111111110000000010
000000000000001001100010000001000001000000000000000000
000000000100011011100000000000001010000001000010000001
000000001110101001000000001000011010000100000010000000
000000000100000101000010011111000000000000000001100100
000000000000000000000000000101101010000000000000000000
000010100000010000000000000000000000001000000000000001
000000000000000000000010100101100001000000000000000000
000000000000000000000100001011001111000000010000000000
110001001000001111100110000000001111010010100000000000
110000100110001001100010000101011111000000000000000000

.logic_tile 22 24
000000000000001011100000010011011110000000000100000000
000000000000000111000011111011101110000001000000000000
111000000000000101000000010000000001000000000100100000
000000000001000000000011000001001101000000100010000000
010000000000000000000000011111001101101111010000000000
010000000000001001000011101001101010101011010000000000
000000000000001111100111000111001101001000000100000000
000010100000000111100011110001011110000000000000000000
000000000000000011100011100111101010100000000100000000
000000000000000000000110001011001110000000000000100010
000000001000100000000110101001001111000010000000000000
000000000001010000000000000101011011000000000001000000
000000000000001001000110011111001011000000000000000000
000000000000000001000011010111011011000010000000000000
010000000110100011100000000111111001000000000000000000
100010000001000101100000000000011000000001000000000000

.logic_tile 23 24
000000000000000111000000000101100000000000100000000001
000000000110000000000000000000101011000000000000000000
111000000000000000000110001000000000000000000010100001
000000000000000000000000001111001110000010000001100100
010000001110000111000011101000011000000000000100000000
100000000000100000000000001101010000000100000000000000
000000001110000000000010000011011011010000000100000000
000000000000001101000011100001011010000000000000000000
000000000001001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000011000011100010110100000000100
000000000000000000100011001111011100010100100000000000
000000000000000000000000000000011101000000100000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000000000101001101000000000000000001
000000000000000000000011110000001010000000010000100000

.logic_tile 24 24
000010000000000000000111001111111100010000000110000000
000001000000000000000000001001011010000000000001000000
111000000000000000000000011001101011000000000100000000
000000000000000000000011011011101110000010000001000010
110000000000000111100000000111101001000000000100000000
110000000000000000100000000101011001010000000001000000
000001000000000000000000001001101011000000000100000000
000000000000000000000000001011101110010000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000001101011000000000110000000
100000000000001101000000001001101110000100000010000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000001000000010100101000001000000000010000000
000000000000000111000110000101101101000000010000000000
111000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000101000000010101000000000001000110000000
010000000000000111100010000101100000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000001001011101011010001000000
000000000000100000000000000101111001000111010000000000
000000000000000000000000000001011101000010000000000000
000000000000000011000011110101001011000000000000000000
000001001110000000000000000001000001000000000110000000
000000100000000000000000000000101001000000010000000000
010000000000001000000000001101100001000000100001000000
100000000000001101000000000111101000000000000000000000

.logic_tile 5 25
000000000000000000000010111101001000010000000010000000
000000001010000101000010100011011100010110000000100000
111000000000000111100011101011001110001101000010000000
000000000000001001000100000101011010000100000000000001
010000000000001000000010001101001110010000000000000000
110000000000001011000110111111001000010010100010100000
000000000000000011100000010000000001000000100100100001
000000000000000101100011110000001011000000000000000000
000001000000001000000000011000001011010100000000000000
000010100010001001000011101011011010000100000010000000
000000000000001111000111011111101101101111010000000000
000000000000000101100111110011011001111111100000100000
000000000000001000000110111111001010000001010000000000
000000000000001001000010100001101100000001100010000000
000000000001010011100110101001000001000000100010000000
000000000000100000100000001011101000000000110000000000

.ramb_tile 6 25
000000000001011000000111110011011100000000
000010110000000011000111100000000000000000
111010100000000000000111000111111010000000
000000000000000000000000000000010000000000
110000000000000001000000000111111100000000
110000000000000000000000000101000000000000
000000000000001001000010011011011010000000
000000000000001011100011011001010000000000
000001000110000111100000010111011100000000
000000100000000001100011101011000000000000
000001000000010111100000000111111010000000
000000100000100000000000001001110000000000
000000000000000000000010000101111100000000
000010000000000111000000000001000000000000
010000000000100011100111101001011010000000
110000000000010111000000001101110000000000

.logic_tile 7 25
000010000000010101100010101001111101001001000010000001
000000000001010000000011111101001100000101000000000000
111000000000101101100000001111111100000001110000000000
000010000001011111000000000111101000000000100001000001
000000000000101111100111011011101011010100000000000000
000000000011000101100111110011001010100000010010000100
000010101110001101000110001001111100000001110000000000
000000000000001011000000000011001110000000010010000000
000000100001000001000000000101101100010000100000000000
000000000000100000000000000000001001000000010000000000
000000000000001001000010000011111111000100000000000001
000000000000001111100100001001001100010100100010000001
000000000001000000000000000101011100010000100000000100
000000100100101101000000000000111010000000010000000000
000000001110000101000011100101000000000000000100000000
000000000000000001100000000000100000000001000000000010

.logic_tile 8 25
000000000000000001100110100101100000000000000100100000
000000000000000011000010100000000000000001001001000000
111000000000001011100111011011011010010111100000000000
000000100000001111100011101011001010001011100000000000
010000000110000000000011100001000000000000000100000000
110000000010000001000010100000100000000001001000000000
000000100001010111100000000000001100000110000010000000
000001000000001111100010100001010000000010000000000010
000000001001100101100000011111001101000010000000000000
000000000000010001000011001111001000000000000000000100
000000000000100000000111101001001101000000000000000000
000000000000010001000010000001101011000010000000000000
000000000000000000000000000111111001100000000000000000
000000000000001111000000000001011101010000100000000000
010000000000000000000110100001111100010111100000000000
100000000000011011000000001101101010000111010000100000

.logic_tile 9 25
000010100000000000000011100111101011000110100000000100
000000000000000000000111001111001101001111110000000000
111000000000101000000000010000000000000000000100000000
000000000111010111000011101101001100000000100000000000
110011000000001000000000011101001001000000010000000100
010010100110000011000010100001111100010000100000000000
000000000000001101000000000000000000000000100000000000
000000000001011001100000001101001100000000000000000100
000000000110100001100000011111101100010111100000000000
000000000000000000000011001001101001000111010000000000
000000000110001000000110011000000001000000100000000000
000000000000000001000010010101001101000000000000000001
000000000010100000000111001000000001000010100000000101
000000000000010000000000000101001111000010000000000000
010010000000000000000110101000000001000000000100000000
100000001000001011000011100101001101000000100000000000

.logic_tile 10 25
000000001011000011100110000101101011111110110110000000
000000000001010000000100000011101100111110100000000010
111000000000000111000111111111011110000110100000000001
000000000110000000100011111001101100001111110000000000
000000001110001001000011101111011110001000000000100000
000000000000001011100110101011010000001101000000000000
000000001010000111100110111000011010010000100000000000
000000000000100000100011010011011001000000100000000000
000000000000001111100111000011011000010111100010000000
000001000100001111000100001111001011001011100000000000
000000000000000001000010000011011001101011110100000000
000000000000001001100010001101011110110111110011000000
000000000001000000000011100111001101111110110100000000
000000000000001001000110000011111111111110100010000000
000000001100000001000111111101011010010110110000000000
000000000000001111000110001011001000010001110000000000

.logic_tile 11 25
000010100000101111100010101101011000000110100000000001
000000000001010011000100001111011010001111110000000000
111000000110000011000011100001011000010111100000100000
000000000000001111100010100111001001001011100000000000
010010100000011101100111110101111011010111100000000000
110010100010000111100011110101011110000111010001000000
000011100000001101000111000111011100000110100000000000
000010100000001011000111110000001000001000000000000101
000110000110000000000010011011011101101101010100000000
000100100000001111000011100101101101111101010001000100
000000000000100011100111101001001100010000100000000100
000000000000010001100011110001001011100000000010000000
000000100000001111000000001011101111010110110010000000
000001000000000111100010001101101001010001110000000000
000000000000000001000111100011011011101011100000000000
000000000000000000000111101111111111010111100001000000

.logic_tile 12 25
000000000001000011100110010101011000010111100000000000
000010100000000000000010111111111011001011100001000000
000000100000100101100011110101111101110000110000000000
000001000001001001100110111001001110110000010010000000
000010100000000101100010011011011001110011110000000000
000010100000000000100010110001101010100001010010000000
000000000000011111100011100000001000010000000000000001
000010100000000111000010000000011000000000000000000000
000000000000000000000111000011111011010110110000000000
000001000111000111000000000011111001010001110000000000
000000000001000111000111000101011101010111100000000100
000000000000101111000010001101011010000111010000000000
000000000000000001000110110111111100010111100000000000
000000001000000000000011101001101010001011100001000000
000001000110001000000000010111011010001101000000000000
000010000000000001000010101111010000000100000000100000

.logic_tile 13 25
000000001111011000000000000101101001001100111000000000
000010000010001111000000000000001100110011000001010000
000000000000000111000000000011001001001100111000000000
000010100001000011100000000000101111110011000010000000
000000000001000000000011010011001001001100111010000000
000001000000100000000011100000001000110011000000000000
000000000000001000000110100001001000001100111000000000
000000000000001001000100000000001110110011000000000000
000000001000010111000000000011101001001100111000000000
000000000000001001000010000000101111110011000001000000
000000000000001000000111000101101001001100111000100000
000000100000001011000100000000101110110011000000000000
000000000001010000000000000001101000001100111000000000
000000000100101011000000000000001011110011000000000000
000100000000000000000010010011001000001100111000000000
000000000000001001000111000000001011110011000000100000

.logic_tile 14 25
000000000001000000000011100111000000000000000100100000
000000000001101111000111110000100000000001000000100000
111000000000001001000111010111001011010110110000000000
000000000000000111100110000101111110010001110000000000
010000000001000001000010000011111001101001000010000000
000000000000001111100010001011011000111101000000000001
000000000000010001000000011011001011110000010010000000
000000100000100000000011010011001001110110100000000001
000000000000000001000111101101001100000110100000000000
000000000000000001000111011011101001001111110010000000
000000000110000001000000010001011000011110100000000000
000000100000001001000011011011011100101110000000000000
000000001110000111000011101001011001110110100000000000
000010100000000000100110010011101010110100010000000000
010010100000000000000000011111000001000010000000000100
100010100000001111000011101101001111000011010000000000

.logic_tile 15 25
000000001100000001100111000101111111110111110110000100
000000000000001111000011110011111101010110100001000010
111001000100000111100000001011111100110011110111000001
000010000000100000000000001111101000100011110000000000
010000000000100101100010100001101001001111110000000000
010000000000000000000010110111011110000110100000000000
000000001100100111000000010001011011010111100000000000
000000000001010101100010000011001010001011100000000000
000010001000001001000011110011011100001000000000000000
000000000000000001000010001011101011010100000000000000
000000000000001001100000010001001010010111100000000000
000000000000000001000011010011011110000111010000000000
000000000000000101100110000011011010000000010000000000
000000001000001111000000000101101111010000100000000000
000000000000100111100011110000011110000100000010000001
000010000000010000100011110000011011000000000000000000

.logic_tile 16 25
000000000001001011100010011011001110000110100000000000
000000000000000001100111010001111111000010100000000000
111000000110000111000110011011011110101011010000000000
000000000000001111100011100101001001001011100000000000
010000000000101111100111111011111010101111010101100000
100000000000010111100111111111111110111111010000000000
000000100000001000000000000011001000010111100010000000
000001000001011111000010010001111110000111010000000000
000000100000001000000010010101111100111111010100100010
000000001011010011000011111101111000111111000000000000
000000001000000111000010001101001000001111110000000000
000000100000000000100010011001011010000110100000000000
000000000000101101100111010101011001000100000000000000
000000000001011111100111101001101001001100000000000000
010000000110000111000111001011101101101110000000000000
000000000001010000100100000101101100011110100000000000

.logic_tile 17 25
000000000000000001000111000000011110000000000000000000
000000000100000000100010011101010000000010000001000000
111000000001001000000111000011011011111111010100100000
000000000000000001000011110101011100111111000000100000
010000000000000111100011101101011111111011110110000000
100000000000000001100100000101001011110011110000000000
000001001000110111100111000011101011000110100000000000
000010000011110001000110000001101101001001000000000000
000000000000001000000000000101101110100010110000000000
000000000000000011000000000111111001101001110000000000
000000000000001101100010001011111001011110100000000000
000000000000001111000010010101001001011101000000000000
000000000000100111000000011101001111111110110100100001
000000000001001001100011111001001011111001110010000000
010010000010000000000000000011101010000110000000000000
000001000000000111000010001001101000001011000000000000

.logic_tile 18 25
000000000000000000000111101001001101000001000000000000
000000000000000101000000000101111111001001000000000000
111000000110000111100110110000000000000000000000000000
000010100000001111000111110000000000000000000000000000
110000000000010000000010000000000000000000100110000000
100000001000101111000100000000001110000000000000000000
000001000110001001000000011001011100100000010000000000
000010000000000001000011000011011111100000000001000000
000000000001101001000111100011011000000100000000000000
000000001101010001000000000000000000000000000000000000
000000000000000001000000001111111001000011100000000000
000000100000000000000011000111011001000011000000000000
000000000000100101100011100101011110000000010000000000
000000000000010000100011110011011111010110100000000100
000000000000000111000110001101011001101000000000000000
000000000000001111000011100101101011011100000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000111000000010101100001000000000010000000
000000000000000000000011010000101001000001000000000000
111001000000000001000111000000001010000000100010100000
000000100001010000100111110000011010000000000001100000
010000000000001111100111100000001111000000000000000000
010000000000000001100000001101011010000100000000000000
000001000010000001000000000101000000000010000110000000
000000000000001101000010100000001111000000000000000000
000000001100000000000000010111111000000110100000000000
000000000000000001000010000111111100000110000001000000
000000001010000000000000000111011000010111110010000000
000000100000000001000000000001111110011011110000000000
000000000000001001000110001000001110000000000010000100
000000001010000111000011001001000000000010000010100101
110000001010000000000000011011001011000110100000000000
010000000000000000000011110101101000000110000000000000

.logic_tile 21 25
000000000000100101000000001101111000000010000000000000
000000000011001101100000001111111000000000000000100000
111001000000001000000010101011101100000110100000000000
000000000000001111000100001001011011001110100000000000
000000000000000101100000000000000000000010000000000000
000000000000000101000010000011001000000000000000000000
000001001100000000000110000000011010000000000000000000
000010100000000000000011110001010000000010000001100001
000000000000001000000000010101000000000000000000000100
000000000000000111000010000000001110000000010000000000
000001000000001111100000001111100000000000100000000000
000100000000001011100000000011101010000000110000000000
000000000001000001100000001000011000000000000000000000
000000000000000000000000000001011010000000100000000000
010000000000000000000110111000000000000000000100000000
100000000000000000000010001111000000000010000000000000

.logic_tile 22 25
000000000000000000000010110011101100010000110000000000
000000000000000000000110001001011100010000100000000000
111001001100000011100010111001111011000110100000000000
000010000000000000000010010101111111000110000000000000
000000000000000001100000001101111000000100000000000000
000000000000000000000010101101010000000000000000000000
000000000001011011100111101101111111000010000000000000
000000000000000011000010111101011111000011010000000000
000000000000000000000110001001011011101001010000000000
000000000000001101000000001011101011101000010000000000
000001000000000001100000011000001011000100000000000000
000010000010000000000010001001001011010100000000000000
000001000000000000000000001001111001000100000000000000
000010100000000000000000001001011111000000000000000000
000000000000000101100011111111100000000011010110100100
000000000000000000000111110001001011000011000000100000

.logic_tile 23 25
000000000000000101000000000101111100010000000100000000
000000000000000000100000000000101101101001010011000000
111000000000001011100011100000011000010000000100000000
000010000000000101100110101111011101010110100000000000
000000000000000000000000011000001010000000100000000000
000000000000000101000010100111001110000000000000000000
000000000000000000000010010011001111000100000000000000
000000000000000000000110000000001001001001000000000000
000000001010001000000010110000000001000000100100100000
000000000000000001000111110000001011000000000000100010
000000000000000001100000000001100000000000000000000000
000010000001010000000000001101101101000000100000000000
000000000000010001100000010000001011000000000000000000
000000000000100000000010000011001110000010000000000000
000000000000000001000110000111111001111100000110100000
000000000010000000000000000001101000111100010011100010

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001011011000010000000000000
010000000000000111000000001011101110000000000000000000
000000000000001000000000000000001100010000000100000000
000000000000000001000000000000011010000000000000000001
000000010000000000000000010101000000000000000100000000
000000010000000000000010100000001111000000010000000000
000000010000001101100000010000000001000000000100000000
000000010000000101000010000101001100000000100000000000
000000010000000000000110101000001010000000000100000000
000000010000000000000000000011000000000100000000000000
110000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000101100000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101100110011000000000000
000010100000001000000000010011101001001100111000000000
000001000000000101000010100000001010110011000000000000
000000010000001000000000000101101001001100111000000000
000000010000000101000000000000101100110011000000000000
000000010000000000000110100011101001001100111000000000
000000010000000001000010010000001000110011000000000000
000000010000000000000000010011101001001100111000000000
000000010000000001000011010000101100110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000001110110011000000000000

.logic_tile 3 26
000000000000000000000000000000011110000010000000000000
000000000000000000000011100000010000000000000000000000
111000000000000011100110101000001001000100000100000000
000000000000001101100000001101011000000000000000000000
110000000000000001100000000101111000010110000010000000
010000000000000000000000000000001001101001010011100000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000010000000001100000010111101111011111110000000001
000000010000000000000010000101101000111111110010000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000001111000000000000100000000
000010110000000001000000001001100000000010000000000000
000000010000000000000000010000000000000010000000000000
000000011110000000000010000000001100000000000000000000

.logic_tile 4 26
000000000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
111000000000000000000000000011000000000000000110000000
000000000000000000000000000000100000000001001000000000
010000000110000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100100000
000000000000000000000010100000100000000001001000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000010000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000110000000000000000000000000000000
000010110001010000000011110000000000000000000000000000
010000010000000000000000001111000000000000000000000000
100000010000000000000000001101101111000000100000000000

.logic_tile 5 26
000000000001000001100000000000001100000100000100000001
000000000000000000000010100000000000000000000000000000
111000000000000000000000010000011010010100000000000000
000000000000000000000011101101001010000100000000000000
000001000000101111000010110111100000000000100000000000
000010100001000011100111101011001010000000110000000000
000000000000000001100000010111001001111111110100000000
000000001110000000000011000001111011111001010000100000
000000010010000001000010110000000000000000100100000000
000000010000000000100111000000001011000000000000100001
000000010000000011100000000011001111010000100000000000
000000010000000000000000000000101111000000010000000000
000000010000000101000111000011100001000001000000000000
000000010000000000100000001011001110000001010010000000
000000010000000001000000000001101110110011110000000001
000000010000000111000011101011101011100001010000000000

.ramt_tile 6 26
000000000000000111100000000011011010000000
000000001000000000100010000000100000000000
111000000000000000000000000111111100000000
000000000001000000000000000000010000001000
010000000000101000000111101111111010000000
010000000001010111000000001111000000010000
000000000000000011100000001101111100000000
000000000000000001100000001111010000000001
000000110000001111100010100001011010000000
000001010000010101000111111111000000000100
000000010000001011100000000101011100000000
000000010000001111100010010011110000000000
000000011100000000000111100101011010000000
000000010000000000000000001011000000000100
110000010000000001100010001011011100000010
010000010000001101100011110011010000000000

.logic_tile 7 26
000000000000000001000000000000000000000010100000100000
000000001110000000100010111101001010000010000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000001001000000
010000000000001101100010100000000000000000000100000000
010000000000001111100100000111000000000010001000100100
000000000000000101100000000000011110000100000100000000
000000000000000000100000000000000000000000001001100000
000000010000100000000011110000000000000000000000000000
000000010001000000000110000000000000000000000000000000
000000010000000001100000000101111110000000000000000000
000000010000100000000000000000011000001001010000000000
000000010000000001000110000101011100010100000001000000
000000010000000000000000000000001111001000000000000000
010000010000001111000011101000001100000000000000000000
100000010000000111100100000111011010000110100010000000

.logic_tile 8 26
000000000000000001000110010101011001100000000000000000
000000000000000101100010001001001011000000000010000000
111001000000000101000000011000011111010000100000000000
000000100000000111000011110011011110000000100010000000
110000000000000101000010100101101000000001010000000000
010000000000000111100100000001111111000001000000000000
000000000000000001100010100101011000000000000000000000
000000000000001111000110100000000000000001000000000000
000010110001000000000010000011000001000000100000000000
000001010000000000000110111101101001000000110000000000
000000010000000111000000001000001010000000000000000000
000000011010000000100000000101001101000110100000000000
000000010000000000000111001011100001000000100000000000
000000010000000000000000000001001010000000110010000000
010000010000001000000110000000000000000000000100000000
100000010000000001000000000001000000000010001000000000

.logic_tile 9 26
000000000000001000000010100111111100010111100000000000
000000000100010001000011111001001011000111010000000000
000000001000000000000000010101111110000010000000000000
000000000000000000000011111101011001000000000000000000
000000000001000011100110100101001111100000000000000000
000000000001000111100011100101011101000000000000100000
000000001111011101000000001000001110000110000000100000
000000000000101011000000001111000000000010000000100100
000000010001010111000000000011100000000010000000000000
000000010000000101000000000000100000000000000010000000
000010110000000111000111100111111111010111100000000000
000001010000000000000110110011011010001011100000000000
000000010000000101100000011011001011010111100000000000
000000010000000000000010110111011001000111010000000000
000000010000000111100010010001001100000110000000000000
000000010000001111000010000000000000000001000011000100

.logic_tile 10 26
000000000010000001000110110101011010111110110100000000
000001000010000001110111001101001010111101010001000100
111001001100100001100011100011011100001111110000000000
000000100001011111000111110011001110000110100000000000
000010000000001001000011001001011111101001010010000001
000001000010001111000011101101101110011101000000000000
000000000001010111000110110001111001010111100010000000
000000000000100111100111101111011001000111010000000000
000000010001001101100000000101111000010100000000000000
000000010010001111100011111001101110000100000000000010
000000010000000000000010000001011011010111100000000000
000000010000000111000100001111001111001011100000000000
000000010001000101000000010011101001010000000000000010
000001010000100001100011100000111111100001010000000000
000010110000000011100110000101001100111011110110000000
000001010000000001000010010001011011110011110000000000

.logic_tile 11 26
000000000001000000000000000111000001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000101100011100011101000001100111000000000
000000000100000000100100000000000000110011000000100000
000000000000000000000000000000001001001100111000100000
000001000000000000000000000000001011110011000000000000
000000000110000000000111100000001001001100111000000000
000000000001010000000100000000001001110011000000000000
000000010000000000000000000001101000001100111000000100
000000011110000000000000000000000000110011000000000000
000010110000000000000000000000001001001100111000000100
000001010000001111000010100000001111110011000000000000
000000010100101000000000000111101000001100111000000100
000000010000010111000000000000000000110011000000000000
000000010000000000000010100111101000001100111000000000
000000010000011001000010000000100000110011000001000000

.logic_tile 12 26
000000000000001111000011100011101000000001000100100000
000000100011011111100111111101010000000111000001000000
111000000000000111000111001000011011000000100100100000
000000000000000000000111111001001100000110100000000000
010000000001011111100111000001001101010111100000000000
000000000000000111000100000111011101000111010001000000
000000000100000111000111100001111100010111100001000000
000000000000000000100000000001111100000111010000000000
000000010000000101100110100011111000010100000110000000
000000010000000000000000000000001000001001000000000010
000000010000000001000010001101000001000001100110000010
000000011100100000000011111011001100000010100000000000
000000010000100001000000000011100000000000000100000101
000000010111000000000000000000100000000001000000100000
010000011000000000000000000001011010000111000000000001
100000011110000000000000000101110000000010000000000000

.logic_tile 13 26
000100000000001111100011100001101000001100111000000000
000100001000100001000111000000001001110011000000010000
000000000001010001000000000101001000001100111000000000
000010100000100000100000000000001111110011000000000000
000000000001000001000000000001001000001100111000000000
000000000011010000000000000000001110110011000000000000
000000000110001000000000000011101001001100111000000000
000010000000000111000010010000001101110011000000000000
000010110000000000000000010001001001001100111000000000
000000010100000000000010000000101101110011000001000000
000000010000010000000010001000001001001100110000000000
000000010000101111000110011111001110110011000001000000
000000010001000001000111100101111010000110100000000000
000000010000001001100111100001011111001111110000100000
000000010000000000000000000111001101000110100000000001
000000010000000111000011110111111010001111110000000000

.logic_tile 14 26
000010000001000011100010100000001110000100000100000001
000000001000000000100000000000010000000000000000000001
111000000000000111000110000000000000000000000101000000
000000000000000111100000000001000000000010000010000010
010001000110000111100111100001111001101101010000000001
000010100000000000000000000101101110011100000000000001
000000001010000000000000001111101011001011100001000000
000010100000000000000000000011011001101011010000000000
000000010000001000000000001011100001000001100100000010
000000010010000101000000000001101111000010100000100001
000000010000000111000110100000011000000100000100000000
000000110000000000000000000000000000000000000001100001
000000010000000000000000010000001000000100000100000010
000000010000000000000010000000010000000000000010000000
010011010011010011000010000011011110000101000100000100
100011010001100000000000001111010000000110000000000000

.logic_tile 15 26
000000000000000000000010101111111000011110100000000000
000001000000000000000111101111001011101110000000000000
111000001100100011100000001101011111000111010000000000
000000100000000000100011100001101010010111100010000000
010000000000100111000111100011101111000000000000000000
000000000001000000100010110101011001000010000000000000
000001101011110101000000001111001010000111010000000000
000010000000111101100010110001111011010111100001000000
000100011010000000000000011111111000011110100000000000
000100010000000000000010010101101011011101000001000000
000010110000001111100110100011000000000000000110000000
000011110000000101000000000000100000000001000001000000
000000010001000000000110110011111010001011100000000000
000000011000000000000011101001111011010111100001000000
010001010000001101100010111011101010000111010000000000
100010010000001011000010100001011001010111100000000000

.logic_tile 16 26
000000000000001000000111010101100000000000001000000000
000000001110001111000111110000101000000000000000000000
000000000110000111000111010001001000001100111000000000
000000000000000000100011010000101110110011000000000000
000000000001000001000000000001001000001100111000000000
000000000010000000000011110000101110110011000010000000
000010000110000000000011100101101000001100111000000000
000001000000000000000110000000101100110011000000000000
000000011010000001000000000001101000001100111000000000
000000010000000000000000000000101010110011000000000000
000001010000000000000000010111001001001100111000000000
000000010001010000000011000000101000110011000000000000
000000010000001001000011110101001001001100111000000000
000001010000001111100111100000101001110011000000000000
000000011000000000000000000011101000001100111000000000
000000010000000000000000000000101111110011000000000000

.logic_tile 17 26
000000000000000111100000011111001100111111110100100000
000000000000000000000011001101101111111001010001000001
111000000000001111000000000000011000010100000100000000
000010000000001011100000000111001100010100100001000000
010000100000000111100010110011011110101111010110000000
100001000000000000000011001001001011111111100001000000
000010001000000111000010100011011100111110110110000000
000011000000100000100010000011001011110110110010000000
000000010000000001000000000000011000010000000010100000
000000010000000111000000000000001010000000000011100101
000000010000000111000000001001011110111111110100100000
000000111101000001000000001101101100111001010000000100
000000010000000000000011100001011101010010100000100000
000000010000001001000011000000001010000001000011000110
010011111010100011000000001101000000000000000010000010
000011010000011001100000000001000000000001000001100111

.logic_tile 18 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000001100100111000000000000000000000000000000000000
000000000000000000000000000001011101100000000000000000
000000000000000000000010000101101011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000001010110100000000000000000001100000100000100000001
000010010000001111000000000000010000000000000000000001
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010100000000000000001001000000000000010010000001
000000010000000000000000000001101010000000000000000000

.ramt_tile 19 26
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011101000000000000000000000000000000

.logic_tile 20 26
000000000000001000000111101000000001000000000000000000
000000000000000001000100000001001100000010000001000000
111001000000001000000010100111011100000000010000000000
000010000000011011000000001001001101000000000000000000
010000100000001001100110110111101100110000100000000000
110001001000101111000111010001101101010000100000000100
000000000000000000000011100111100000000000000010000000
000000100000010000000000001001001100000000100001100001
000000010000000101100111110101011000001011000100000000
000000110000000001000010100101110000001111000001000001
000000010000000000000000000101111100101001010000000100
000000010000000101000000000101101101010110110000000000
000000010000001101100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
010000011010000011000000010000001100000000100000000000
100000010000000000000011000000001110000000000000000001

.logic_tile 21 26
000000000000001011100111100111101000000100000110000000
000000001100000001100111110000110000000000000001100010
111001000110100101000110000001111100000000100100100000
000010000001010000000010100000101000000001010001000000
000000000000000000000000000001111010000000000000000000
000000000000000000000011101011001001000001000000000000
000000001000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000001000000000000000001010000000100000000000
000000010000000011000010000011011111000000000001000000
000000010010001000000110101011001110000110100000000000
000000010000000101000000001001011011000001010000000000
000000010000000000000010000011100000000001000001000100
000000010000000000000000000001100000000011000000000000
000001010000000001100000000111101100000010000100000000
000000110000000000000011110000010000000000000000100000

.logic_tile 22 26
000000000000000000000000010111101010000000000010000000
000000000000000101000011100000010000000001000000000000
111000000000001001000110000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
010000001110001000000000010001101010000000000010100000
010000000000000101000011010000010000000001000000000100
000001000110000000000110100000000000000000100001000000
000000000000000000000000001101001010000000000000000000
000000010000000101100000001111100001000001000000000000
000000010000000000000011101111001011000000000000000000
000000010000000000000000000000011111010010100000000000
000000010000000000000000000011011110010110100010000000
000000010000000000000110100111001100000011010110000000
000000010000000000000010110001101101000011111001000010
010000010000001000000010000000001111010100100000000000
010000010000001101000100000000011001000000000010000000

.logic_tile 23 26
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101000000000011000000000000
000000000000000000000000001011000000000001000011000110
110000000000001111100000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
000000000000100000000010101011000000000001000000100001
000000000000010000000000000011000000000011000001000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000011100010010101100001000001000010000000
000000010000000000000010001001101101000011000000000000
000000010000000000000011101101000001000000110110100100
000000010000000000000100001011001011000000100011100111
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000001101011110001000000010000000
000000000000000000000000000111100000000000000000000000
111000000000000000000000000101100001000000000100000000
000000000000000000000000000000001100000000010000000000
110000000000000001100000001011000000000001000100000000
010000000000000000000010100101100000000000000000000000
000000000000001011100000000000011010010000000100000000
000000000000001111000000000000001110000000000000000000
000000010000000000000110100111101110000010000000000000
000000010000000000000011110101110000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000000101000010000000000000000000000000000000
110000010000001101000000001000000000000010000000000000
000000010000000001000010000101000000000000000000000000

.logic_tile 2 27
000000000000000101100110100001001001001100111000000000
000000000000000000000000000000101010110011000000010000
000000000000000000000110100111001001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000010011001001001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000000001000000000101101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000010000000101100110100011001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000101100111100101101000001100111000000000
000000010000000000000100000000001000110011000000000000
000000010000000000000010100001101001001100111000000000
000000010000000000000000000000101010110011000000000000
000000010000000000000000000101101001001100111000000000
000000011110000000000000000000001100110011000000000000

.logic_tile 3 27
000000000000000111100000000001011000000000000100000000
000000000000000000100010100000011011000001000000000000
111000000000001000000110111000000000000010000000000000
000000000000010101000010001011000000000000000000000000
010000000000001000000111010001001010000000000100000000
010000000000000001000010100000011011000001000000000000
000010100000000000000110010000000000000010000000000000
000000000000000000000010101111000000000000000000000000
000000010000000000000000001101001111100000000000000000
000000010000000000000000001101011001000000000000000000
000000010000000000000110000000000000000010000000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000010001011010000000000100000000
000000010000000000000010001101010000000001000001000000
000000010010000000000000000001101010000000000100000000
000000010000000000000000000001010000000010000000000000

.logic_tile 4 27
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000001100000000010000000000
010000000000010000000110100000000000000000000000000000
110010000000100000000100000000000000000000000000000000
000000000000000000000000010000000001000000000100000000
000000000000000000000011111001001011000000100000000001
000001110000000001100000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000001010111100110100001011010000000000000000001
000000000000100000100010011111110000001000000000000000
111000000000000000000111101000001010000000000000000000
000000000000000000000110111101001100000100000010000000
010000000000001101100111111000000000000000000110000000
110000000100001111000110110101000000000010001010000000
000000000000000111100000000000000000000010100000000001
000000000000000000100010010101001000000010000000000000
000000010000000111000010000001111101111110110000000000
000000010000100000000000001001111111110110110000000010
000000010001010001000010000000000000000000100110000000
000000010001000000000000000000001101000000001000000000
000000010000101000000111100011101010000100000000000000
000000011001001011000000000000010000000000000001000000
010000010000000000000110000001101010000010000010000000
100000010000000000000100000111101001000000000000000000

.ramb_tile 6 27
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000111000000001101101010001001000001100000
000000000000000000000010011111110000001101000011100011
111000000000001001000000010000000000000000000000000000
000000000000000111100010000000000000000000000000000000
010000000000000011100000000101111000000100000010100001
010000000000000000100010010000100000001001000001000001
000000000000000111100000000001111001000110100000000000
000000000000000000100011101101101110001111110000000000
000001010000000011100000000000000000000000000000000000
000010110010000000000000000000000000000000000000000000
000000010000000111000110011011111010110011110000000000
000000010000000000000011100011101000110111110001000000
000001011010000000000000000011101100000000000000000000
000010010010000000000000000000100000000001000000000000
010000010000101000000010000101000001000000000100000000
100000010000000011000000000000001101000000010010000000

.logic_tile 8 27
000000000000001101000110000011001000000010000000000000
000000000000100011100010010011111110000000000000000000
111000000000001000000010100000001110000000000100000000
000000000000001111000100000011000000000100000000000000
010000000000000001100111100101011110000100000000000000
110000000000001101100100001001000000001100000000000001
000000000110000000000010110101101110000000000100000000
000000000001010000000011000000110000001000000000000000
000000010000001111100011100011111110000000000000000000
000000011110000011100100000000111100001001010000000000
000000010000001000000010000101101110000100000000000000
000000010000011011000000000000110000000000000000000000
000010010000001001100110000001101111100000000000000000
000001010000000001000000000001101000000000000000000000
010000010110001000000000001011101010100000000000000000
100000010000000001000010001101001000000000000000000000

.logic_tile 9 27
000000100001111000000111100101011110000110100000000000
000001000010111111000100000011101111001111110000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000011101111000000000010001000000001
010000101010101111000010001101101001000110100010000000
110000001000010001100010010111111100001111110000000000
000000000000000011100000010111101100000001000000000000
000000000000000000100011010011110000001001000000000000
000000010001011011100000010011100001000001000000000000
000000010000001011100011100101101001000010100000000000
000010010000001001000111010011100000000010100010000000
000001010000001011000010100000101010000001000001000000
000001010000001000000010010111000000000000100000000000
000000110000001111000011010000001000000000000000100000
010000010110000001000110001101111000000001000000000000
100000010000000111100000000011010000000110000000000000

.logic_tile 10 27
000000000000101000000010011101101110101111110000000000
000001000000011111000010111011101100000110100000000000
111000001000001000000111011111100001000011010010100000
000000000000001101000111111111001110000011000000000100
000010100000001000000110100001001010111000000000000000
000001000000000111000011111111101001110110100010000001
000000000000000111000000011011101010101011110100000000
000000000000000000100011111001011011110111110010000000
000000011110000011100110100011101101000110000000000000
000000010000001101100100000001101010000001000000000000
000000010000100101100010001001101100110110110010000000
000000010000001001000010000011101001100010110000000000
000000010000000011100010000101101110101111110000000000
000000010000000101000110100111111100000110100000000000
000000010000001011100000000111011000110000010000000000
000000010000000001100010101011101010111001010010000001

.logic_tile 11 27
000000000000000111100000010000001000001100111000000000
000000001000000000000011100000001001110011000001010000
000000000000000000000000010011101000001100111000000000
000000000000000000000011110000000000110011000001000000
000000000000000000000000000000001000001100111000100000
000000000000100000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000010000000000000000001111110011000000100000
000010110000100000000000010000001001001100111000000000
000001010001000000000010100000001001110011000000000010
000000010001011000000000000111101000001100111000000000
000000010000100101000000000000000000110011000000000000
000000110000000000000000000001001000001100111000000000
000000010010100000000010010000000000110011000010000000
000000010000000101100000000000001001001100111010000000
000000010000000111000000000000001110110011000000000000

.logic_tile 12 27
000000000000001000000111110101001000010100100100100000
000000000000001111000111010000111110000000010000000000
111000001010000111100000001001001100111000000000000000
000000000000000000100000001011101010110110100010000010
010000000000001000000110010000001100000100000100000000
000000000000000001000011110000000000000000000000000010
000000000000000000000000001001011110100001010000000000
000000000001010000000000001011011110110010110010000000
000010110000001101100000000000000000000000000100000000
000000011010000111100000000111000000000010000010000010
000001011010000000000010000011100000000000000100000000
000000110000001111000100000000000000000001000010000010
000000010000001001100000000000011000000100000100000100
000000010000000111000000000000000000000000000000100010
010000010000000000000011100000001010000100000100000000
100000010000000000000100000000010000000000000000100001

.logic_tile 13 27
000001100000101111100011100011001011010110110010000000
000010000001000111100100000001001110010001110000000000
111000000100000000000000000000000000000000100100000000
000000000000000000010000000000001001000000000001000110
010000000000000111100000010111011110001001000000000100
000000100000001101100011101111110000000101000000000000
000000000000000001000010100001011010010110110010000000
000000000000000000000100000011011101100010110000000000
000010110001010011100110100101011100100000000000000000
000000010110000000000111010101111000110000010001000000
000000010000000000000110100011001110000010000010000000
000000010000000000000100000001110000000111000000000001
000001011010000000000111101111101010101000010000000000
000010110000000000000110011111111010001000000000000010
010000010000100011000110100000011010000100000100000000
100000010000010000100110010000000000000000000011000100

.logic_tile 14 27
000000000000001111000000011011101110001011100000000000
000000000000001111100011101001101001010111100000000000
111001000000011000000011101000001100000100000101100000
000010000000100111000111111001011011000110100000000001
010001000000001000000110000000011010010100100101000000
000010100000000111000010110011011101000100000001000000
000000000000000000000000011001011000010110000000000000
000000001100000000000011101011011101111111000000000000
000000010111001000000010101111100000000001100100000000
000000010000100001000010001011101101000001010001000000
000010010000100001000011111111011000010110110000000000
000001011110010000000110001011001000100010110001000000
000000010000100101000000001011101011000111010000000000
000000010001010101000000001001101111010111100000000000
010000010000000000000110100011001011010000100100000010
100000010000000000000011110000111100000001010001000000

.logic_tile 15 27
000000100001110000000000000101000000000000001000000000
000000000011110000000011100000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000111010000001000001100111000000000
000000000000000000000011000000001001110011000000000000
000010001000000000000111000001101000001100111000000000
000001000000000000000100000000100000110011000000000000
000000010000000000000111100000001000001100111000000000
000000011000000001000100000000001100110011000000000000
000000010000000000000000000101001000001100111000000000
000010110000000000000000000000100000110011000000000000
000000010001000000000000000111001000001100111000000000
000000011000000000000011110000100000110011000000000000
000000010000000000000000000000001000001100111000000000
000010011100000000000000000000001101110011000000000000

.logic_tile 16 27
000000000001010111000000000011001000001100111000000000
000000000000100000100011110000001010110011000001010000
000000000000000000000000000001001001001100111000000000
000000000000100000000000000000101111110011000001000000
000000000000000111100000000101101001001100111000000000
000000001110000111000010010000001100110011000001000000
000000001010001111000111110101101000001100111000000000
000000001110001011000011110000001000110011000000100000
000000011100000001000000000101001000001100111000000000
000000010000000011100000000000101100110011000001000000
000100011010001000000000000111001001001100111010000000
000100010000001111000000000000101011110011000000000000
000011110000000000000111100101001001001100111010000000
000011010010000000000011000000001111110011000000000000
000001010000000000000011110101101000001100111000000000
000010011100000000000111100000101111110011000000000000

.logic_tile 17 27
000010100000000111000110010001011110111101110110000100
000001000000000000100110000111101001111001110001000000
111000000000000000000111100011011000010000000000100000
000000000000001111000100000000101000100000010001100100
010000000000000000000000011001101010010000000000000000
000000000000000000000011110011111100000110000000000000
000000000000010111000000010001101101010010100000000000
000000000000100000000011000011011011000010100000000000
000000010000000001100110000000000000000000000000000000
000000010001010111100011100000000000000000000000000000
000001010010001000000000000000011010010000000001000000
000010010000010011000000000000001011000000000010100001
000000010000000001100000001001001100110001110110000000
000000010000000000000000001111011100010001100001000000
010000010000001000000110001011011000000010110000000000
100000010000000011000000001101101100000010100000000000

.logic_tile 18 27
000000000000000111000000000000000000000000100100000001
000000000110000000000000000000001110000000000000100000
111000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000010000000000001
000000000000010000000000001011001000000010100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000011000000001111100000000000000010000000
000000010000000000000000001111000000000010000000000000
000000010000001000000010000000000000000000000000000000
000000010000001101000100000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 20 27
000000000000000000000011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
111000000010100000000011101111111100000011000010000000
000000000000000000000100001001110000000001000011100101
110010000000000111100000001001000000000000000000000000
100010100000000000100000001101100000000001000001000000
000000000000000000000110000000000000000000100110000000
000000000000000000000000000000001111000000000001000000
000000010110000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000001000100
000000010000001111100000010000000000000000000000000000
000010110001010101100010000000000000000000000000000000
000000010000000000000000011000011100000000000000000000
000000011110000000000010110011000000000010000000000000
000000011010100000000010000011100001000000000000000000
000000010000000000000000000000001100000000010000000000

.logic_tile 21 27
000000000000001101000000010001011010000010000000000000
000000000000000011000011100001000000000011000000000000
111010000000000001000011110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000101000110010011101010001000000000000000
000000000000000111000010101111111100010110100000000000
000000001010001000000110100001011010000000000100000000
000000000000000001000000000000110000001000000000000000
000000010000001000000000000001011000010000000000000000
000000010000000001000000000000011011101000000010000000
000000010000000011100110001001001010110000110000000000
000000010000000000000000000101101110111000110000000010
000000011000000000000010100101011001111110110100000100
000000010000000001000100001001001001111110100000100000
010000010000000000000000000101000001000001000000000000
100000010000000000000000000001101100000011000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000001100000011111101000001100110000000000
000000000000000000000011101101000000110011000000010000
111000000000000000000111000011000001000000100100000000
000000000000000000000100000101001101000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100111101001000000000000000000
000000000000000000000000000001111001000010000000000000
000000000000000000000111000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000001000011100001100110000000000
000000000000000000000000001101010000110011000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000001000000000110000000
000000000000000000000000000011001111000000100000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000010000000001000000000100000000
000000000000000000000011010111001111000000100000100001

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011110000100000100000000
000000000000000000000000000000001100000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 28
000000000001000000000110000111011110010111100010000000
000001000000001001000000001111001000001011100000000000
111000000000001101000000010101111111000000000010000000
000000000000000111000010000000011010001001010000000000
110000000000000111000000000000001111010000000110000000
010000000000000000100000000000011110000000000000100000
000000000000000111000111101000000000000000000110000000
000000000000001111100000000001001001000000100010000000
000000000000000000000000010001101000000100000000000000
000000000000000000000011100000010000000000000010000000
000000000000000000000000000101101010000110000000000001
000000000000000000000000000000100000000001000000000000
000000000000000000000010011000000001000000000110000000
000000000000000001000010001001001000000000100000000000
010000000000001001000110100001111000000100000000000000
100000000000000001000100000000010000000000000000100010

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000001100000000000011100111001000000110000000100000
000000000000000000000110100000010000000001000000100000
111000000000000111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010000001000000011100110010000001010000100000100000000
010000000000000000000011110000010000000000001001000000
000000000000000001000000000001111010000100000000000000
000000000000000000000000000011000000001100000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000001000000000000
000000000000000000000000001111101000000001010010000000
000000000000001000000000010000000000000000100110000000
000000000000001111000010000000001010000000001000000000
010000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000001001011100111100001000000000000000100000000
000000000000000001000110110000000000000001001000000000
111000000000100101000011111011101011000010000000000000
000000000000010000000110000011101000000000000000000000
110011100001000101000111001111101110010111100000000000
010011100000001101100010111001111111001011100001000000
000000000000000001000000011000001010010000000000000000
000000000000000000100011011101011111000000000000000000
000000001010000000000010010101001101010000100000000000
000000000000000000000010010000111010000000010001000000
000000000000000111100000010111100000000000000100000000
000000000000000000100010010000100000000001001000000000
000000000110000000000010000101000000000000000000000000
000000000010000000000110100001000000000001000000000000
010000000000000000000111000001001011000010000000000000
100000000000000000000010101001111001000000000000000000

.logic_tile 9 28
000010101100000000000110101101000000000010000000000000
000001000000000000000011110001100000000000000001100000
111000000000000101100111111000001100000110000000000000
000000100000001101000111101011000000000010000000000110
000000000000000000000000001001111110111110110100000000
000000000000000000000010111001111110111110100000000000
000000000000000111100011101111100001000001000000000000
000000000000000101100110110101001000000010100000000000
000000000000001000000110001111001101101011110110000000
000000000000000101000011110011011001110111110000000000
000000000000001001100110000000000000000000000000000000
000000001110001101100000000000000000000000000000000000
000000001111000111000000001101101000111111010000000100
000000000000000001100000000101111101111111000001000000
000001000000000111100000001101101000001011100000000000
000010000000000000100011000011111011101011010000000000

.logic_tile 10 28
000000100000001111100000001011011111010111100000000000
000010100000001011100000001001011100000111010000000000
111000000110101111100111100000000000000000000000000000
000010100000011011100111110000000000000000000000000000
000000000000000000000000001111111110111111110000100000
000000000000001111000000001111011110110110100010000000
000000000000000000000111011111001101111110110100000001
000000000000001001000111101011101001111101010000000000
000000000000000101100000001101011010000110000000000000
000000000000000001000000000011000000000010000000000000
000000000000000011100111100101111001101001110010000000
000000000000001101000100000001101000010000110001000000
000000000000000101000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001000110001001011111100000010000000000
000000000000000001000010111101001100010000010000000000

.logic_tile 11 28
000000100001000000000000010000001000001100111000000000
000000000000000000000010110000001100110011000000010000
000000000000001011100000000000001001001100111000000000
000001000011000111100000000000001101110011000000000000
000000001010000000000000010000001001001100111000000000
000010100110101111000011100000001000110011000000000000
000001000000000000000000000000001001001100111010000000
000010100000000000000000000000001000110011000000000000
000000000000001000000000000101001000001100111010000000
000000000000000101000000000000100000110011000000000000
000001000000010000000110100000001000001100111000000000
000000100000100000000000000000001010110011000000000001
000000000000000000000010000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 12 28
000000000000000101000000010000000001000000100100000000
000000000000001111100011010000001100000000000001000010
111000000000000011100000010001011100000100000100000000
000010000000000000100010000000111010001001010000100000
010000000000101011100010010111011010100000010000000000
000000000000010111100011001101001100010000010000000000
000000000000001000000010011000011101010100100100100000
000000000001010111000011111101011000000000100000100000
000000000000000000000000000111001010101001010001000000
000000000000001001000010000011111000100010110000000100
000000000000101101000000000011001010100001010010000000
000000000011010001000010000001001111110001110010000000
000000000000001000000000011011101110111000100000000000
000000000000001011000011011101011101111000010001100000
010000000000000000000000000001100000000000000100000000
100000100001010000000000000000100000000001000000000001

.logic_tile 13 28
000001000000001000000111101011111000000101000100000000
000010100000000001000000001001010000000110000001000000
111000000000100111000011110101100000000000000100100000
000000000000011111100110000000000000000001000001000010
010000000000001000000110000101000000000000000100100000
000000000000001111000000000000000000000001000001000000
000001001000000101100111001011011111111000110000000000
000000000000001111000100000101011000010100100010100000
000000000001001000000010000111100000000000000110000000
000000000000001101000010010000100000000001000000000010
000001000100100101100000000011011010000111010010000000
000010000000010000000000001011111001010111100000000000
000000000000000000000110100111011001110100010000000000
000000100010000000000011010001101000110100100010000000
010000000000000000000110010111001011010100100100000100
100000000000000000000010000000111001001000000000000000

.logic_tile 14 28
000000001100000000000000010111011000001111110000000000
000000000000000000000011101011101111000110100001000000
111000000000010001000000000101000000000000000100100100
000000000000101111100000000000000000000001001000000001
010000000001110111100000000011011001000111010000000000
000000000000011111000000001011001110010111100000000000
000000000000001001000000010011011010000111010000000000
000000000000001101100010000101101101101011010000000000
000001000000010111000010101101111010000100000110000001
000010100000100000000011101111100000001110000001000000
000001000100001101000111001011011001001111110000000000
000000100000000101000100000011101000001001010000000000
000000000000000000000111110111011000010110110000000000
000000000000000101000010101001001101100010110000000000
010000000110010101100010001011101101011110100000000000
100000000000000000000100000001011101101110000001000000

.logic_tile 15 28
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
000000001010000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000011000000000000001100110011000000000000
000000000000001011100111000000001000001100111000000000
000000000000001111100100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001011110011000000000000
000000001011000000000010000000001000001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000001000000111000000001001001100111000000000
000000001110100011000000000000001010110011000000100000
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001010110011000010000000

.logic_tile 16 28
000000000010001000000000010111101000001100111000000000
000000000000100111000011010000101001110011000000010000
000000000000001000000000010111101000001100111000000000
000000001000000011000011010000001010110011000001000000
000000000000000111100000010111101001001100111000000000
000000000000000011000011110000001000110011000000000000
000000100000001000000000010001001001001100111000000000
000010100000001111000011100000001010110011000000100000
000000000000100000000000010111001000001100111010000000
000000000000010000000010100000001111110011000000000000
000000000000000111000000000001101001001100111010000000
000000000000000000100000000000101100110011000000000000
000000000000000000000111100101001000001100111010000000
000010100000001001000100000000101010110011000000000000
000001000000101111100000010011001001001100111000000000
000010000000001111000010100000101011110011000000000000

.logic_tile 17 28
000000000000001101000000011101001101000111010000000000
000000000000000011000010000101001101010111100000000000
111000000000001111000000011001111101001111110010000000
000000000000000011000011000111101000000110100000000000
010000000000001000000000000000011101010000000000000001
000000000000000101000000001111011000010110100000000000
000000000100001111100110110001000000000000000101000000
000000100000010111000010000000100000000001000000100000
000000000001001011100000000001011010010100000100000000
000000000000000001100000000000011100001001001000000100
000000000100001000000110010101111011010110000000000000
000000000000000001000011100011101010111111000000000000
000000000000000000000111100001111111111001110000000000
000000000000000000000100000001001100101011110001000000
010000000000001001100000000111101000010100100110000000
100000000000010111000000000000011000001000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000001110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000011000000010100110100000
000000000000000001000000000011001011010010100011000110
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000100110
000000000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000001101001110111000010100100000
000000000000000000000000001101001011110100010000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111100000000101011001010111100000000000
000000000000000111000000001001001010000111010000000000
000000000000001111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000100000
000001000000000001100000000000001010000110100000000001
000010100000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000001000000000000000000001010010000000100100000
000000000000000101000000000000001000000000000000000000
111000001010001000000000000011100000000000000000000000
000010100000000001000000001111100000000010000000000000
010101000000001000000011100000001111010000000100000000
110110100000000001000100000000011101000000000000000000
000000000110000101000000000000011010010000000100000000
000000000000000000000010100000001101000000000001000010
000000000000000000000110001011000000000000000000000000
000000000000000000000000000101100000000001000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000011111011011000010000000000000
000000000000000111000010001111011000000000000000100000
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000101100110011101101111010110110001000000
000000000000000101000011111111111011100010110000000000
111000000000000001100000011001011100111110110000000000
000000000000000000000011010001111001111001110001000000
110000000000000011100011101111000000000000000110100101
010000000001010000000010100011100000000010000001100000
000000000000000000000111100101001011100000000000000000
000000000000000000000110001101101011110000100000000000
000000001110000000000010000000000000000000100110000000
000000000000000001000011100000001000000000000011100110
000000000000001101100000010011111000010111100000000000
000000000000000001000010001111011000000111010000000000
000000000000000000000000010000000000000000000010000010
000000000000000000000010000001001100000010000011100010
010000000000100000000110001000000000000000000000000000
100000000000010000000000000011001101000010000000000000

.logic_tile 10 29
000000000000001111000111010101111000100000000000000000
000000000000101111100111111011011001110100000010000000
111000000000001000000011110001011000010111100000000000
000000000000000101000111010001001011001011100000000000
110000000000000111100010110101101010111000000000000000
110000000000000111000010100101001011010000000000000000
000000000000000011000110011111101101101111010000000000
000000000000000111100110101101101110111111010001000000
000000000001101000000000011111001011010111100000000000
000001000010010101000010010001011001000111010000000000
000000000000001000000000000111100000000000000100000000
000000000000001001000000000000001001000000010000000011
000000000000001001100011110111011011111111110010000000
000000000000000111000110000111111011111001010000100000
010000000000001001100110000011111011101001000000000000
100000000000000001000000000101001010010000000000000000

.logic_tile 11 29
000000000000001111000011110000001000001100111000000000
000001000000100111100010000000001010110011000000010000
000000000000000000000000010000001000001100111000000000
000000000000000000000011110000001101110011000000000000
000001001110000111100000010001001000001100111000000000
000010001100000000000011100000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000001
000010100000000000000110100101001000001100111000000000
000001000000100000000010000000100000110011000001000000
000000000000000011100000000000001001001100110000000000
000000000000000001100000000000001111110011000001000000
000000000000001000000000001111101110111110100000000100
000000000000001011000000001001001001011101000000000000
000000000000001000000000010001011101101000000000000000
000000000000001011000010101001001100010000100001000000

.logic_tile 12 29
000000000000101000000010100111011000001001000010000000
000000000000010001010110100011010000001101000010000000
111000000000000111100011100101111111000100000100100000
000000000000000000100010110000011011001001010000000100
010000000000001111100000011001101011101001110000000000
000000000000001011100011111001101110100000110010000000
000000000000000101000000000000000001000000100100000000
000000000000000000000011110000001101000000000000000010
000000101110000111100000000011011001100000010000000000
000000000000000101000000000101001110100000100000000000
000000000000000000000110000000011110000100000110000000
000100000000000000000000001111011011000110100000000000
000000000000000000000000000000000000000000000100000000
000000001000001111000011100001000000000010000001000100
010000000010000001000111100000001001010100000000000000
100000000000000000000100001001011001010100100001100000

.logic_tile 13 29
000000000001110101100010110000000000000000000000000000
000000000010110000100010100000000000000000000000000000
111000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000001100010
010000100000000000000010110101001101010100000100000000
000000000000000000000111100000111110001001000001000000
000000000000001000000000001011000001000001010000000000
000000000000000101000000000101101110000010110010000000
000000000000000000000110010000001000000100000110000010
000000000001000000000010000000010000000000000000100000
000000000000000000000000010011100000000001000110000000
000000000000000000000010011101101000000011010000000001
000010000000100000000010000000001100000100000100000001
000001000001000000000000000000010000000000000010000010
010000001000000101100000001101001111100001010000000000
100000001100000001000010001111111110110010110010000010

.logic_tile 14 29
000000000000001101000000001001111110111101100000000000
000000000000000111100000001011011111111101010001000000
111010000000011101000000010000001100000100000100100000
000001000000100001100011100000000000000000001001000000
010000000000001111100000000000000001000000100100100000
000000000000001111100000000000001011000000000001000010
000000000000000000000110100101011000001111110000000000
000000100000000111000000001111011101001001010000000010
000000000000011000000111100001011010010000100001000000
000000000000100001000011110000001101101000010000000000
000001000110000000000110101001001010011110100000000000
000010000000000000000011101011001010011101000000000000
000000000000000000000010011000000000000000000100000100
000000000000000000000010100001000000000010000011000000
010001000000001000000111010111101011010110000010000000
100000000001010101000111100101101110111111000000000000

.logic_tile 15 29
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001101110011000000000000
000000000000000000000111110000001001001100111000000000
000000000000000000000011110000001101110011000000000000
000000000100100001000000000011101000001100111000000000
000000000000011001000010010000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000000111000000000000001001001100111000000000
000000000010000000000011110000001111110011000000000000

.logic_tile 16 29
000000000000001101100000010011101000001100111000000000
000010100000000111000011100000001111110011000001010000
000000000000001000000000000001101001001100111000000000
000000000000001101000011110000001101110011000000000000
000001000000000000000011100111101001001100111000000000
000010001110001111000110100000001111110011000000000000
000000000000000000000000000001101001001100111000000000
000000001000000000000000000000101111110011000000000000
001001000000001000000110100011001000001100111010000000
000010000001000101000000000000101000110011000000000000
000000000000000101100110100011001000001100111010000000
000000000000000000000010000000001010110011000000000000
000000000000000000000111110111001000001100110000000000
000000000000000000000110100000101011110011000000000000
000000000000101000000111110011101000010110000001000000
000000000000000101000010101101111000111111000000000000

.logic_tile 17 29
000000000000000000000000000000000001000000100100000100
000000001100000000000000000000001101000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000010
000000001000100000000000000011100000000000000100100000
000010100000010000000000000000100000000001000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000010
000000000000000000000000000011100000000000000100000010
000000000000000000000010000000100000000001000000000000
000000000000100000000000001000000000000000000100000001
000000000000010000000000001011000000000010000000000000
000000000100000000000000000000011100000100000100000010
000000000000000000000000000000010000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
111000000000001000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000100000000000000000000001111101010000001000110000000
000000000000000000000000001001110000000111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001000001100100000000
000000000000000000000000000001101111000001010001000010
010000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 13 30
000000000000000000000011100101101111010100100100000000
000000000000000000000100000000001111001000000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010100111111010010100000100000000
000010000000001111000000000000111001001001000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111100000000001111111010100100100000000
000000000000000111100000000000011010000000010010000000
010000000000000000000011101011111110010010100000000000
000000000000000101000000000101101011110011110001000000
000000000000000111100000001101011110000111010000000000
000000000000000101100000000001101101101011010000000000
000000000000100000000110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111000111011110000101000110000000
000000000000000000000100000101110000000110001000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010001011100010000000000000000000000000000000
100000000000000101100000000000000000000000000000000000

.logic_tile 15 30
000010000000000001100000010000001001001100111000000000
000001000000000000000010010000001100110011000000010000
000000000000000000000000010011101000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000010000111100000010000001000001100111000000000
000000000000000000100011010000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001110110011000000000000
000000000000001001100011110000001001001100110000000000
000000000000001001000011100000001101110011000000000000
000000000000001001000000000011111011011110100010000000
000000000000001001100000000011011001101110000000000000
000000000000000000000000000001001101010110110000000000
000000000000000000000000000001101011010001110001000000

.logic_tile 16 30
000010000000001111000010110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000011011000011110100000000000
000000000000000000000000000001011010011101000001000000
000000000000000000000000000101001000010010100000000000
000000000000000000000000001001111000110011110001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001000110000000000
000000001000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000011111000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011000
001000000000000100
000000000000000000
000000000000000000
000001110000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$36456$n229_$glb_sr
.sym 6 $abc$36456$n3048_$glb_ce
.sym 7 $abc$36456$n232_$glb_sr
.sym 8 $abc$36456$n3032_$glb_ce
.sym 9 sys_rst_$glb_sr
.sym 10 $abc$36456$n3107_$glb_ce
.sym 11 clk12_$glb_clk
.sym 12 $abc$36456$n3030_$glb_ce
.sym 14 spram_datain10[10]
.sym 15 spram_datain10[5]
.sym 16 spram_datain00[1]
.sym 17 spram_datain10[7]
.sym 19 spram_datain10[3]
.sym 21 spram_datain10[8]
.sym 24 spram_datain00[4]
.sym 25 spram_datain10[12]
.sym 26 spram_datain00[6]
.sym 27 spram_datain00[5]
.sym 29 spram_datain00[0]
.sym 30 spram_datain10[6]
.sym 31 spram_datain10[9]
.sym 32 spram_datain00[7]
.sym 34 spram_datain00[3]
.sym 35 spram_datain10[1]
.sym 36 spram_datain10[14]
.sym 37 spram_datain10[4]
.sym 38 spram_datain10[13]
.sym 40 spram_datain00[2]
.sym 41 spram_datain10[2]
.sym 42 spram_datain10[15]
.sym 43 spram_datain10[0]
.sym 44 spram_datain10[11]
.sym 45 spram_datain00[0]
.sym 46 spram_datain10[8]
.sym 47 spram_datain10[0]
.sym 48 spram_datain00[1]
.sym 49 spram_datain10[9]
.sym 50 spram_datain10[1]
.sym 51 spram_datain00[2]
.sym 52 spram_datain10[10]
.sym 53 spram_datain10[2]
.sym 54 spram_datain00[3]
.sym 55 spram_datain10[11]
.sym 56 spram_datain10[3]
.sym 57 spram_datain00[4]
.sym 58 spram_datain10[12]
.sym 59 spram_datain10[4]
.sym 60 spram_datain00[5]
.sym 61 spram_datain10[13]
.sym 62 spram_datain10[5]
.sym 63 spram_datain00[6]
.sym 64 spram_datain10[14]
.sym 65 spram_datain10[6]
.sym 66 spram_datain00[7]
.sym 67 spram_datain10[15]
.sym 68 spram_datain10[7]
.sym 101 $abc$36456$n2950
.sym 102 $abc$36456$n3998_1
.sym 103 $abc$36456$n3445
.sym 104 $abc$36456$n3442_1
.sym 105 $abc$36456$n3988_1
.sym 106 spram_maskwren00[2]
.sym 107 spram_maskwren10[2]
.sym 108 $abc$36456$n3448
.sym 116 spram_datain10[15]
.sym 117 $abc$36456$n2899_1
.sym 118 $abc$36456$n2908_1
.sym 119 spram_datain00[13]
.sym 120 $abc$36456$n2891_1
.sym 121 spram_datain00[15]
.sym 122 spram_datain10[13]
.sym 123 $abc$36456$n2916
.sym 131 spram_dataout10[0]
.sym 132 spram_dataout10[1]
.sym 133 spram_dataout10[2]
.sym 134 spram_dataout10[3]
.sym 135 spram_dataout10[4]
.sym 136 spram_dataout10[5]
.sym 137 spram_dataout10[6]
.sym 138 spram_dataout10[7]
.sym 153 spram_dataout10[5]
.sym 155 array_muxed2[1]
.sym 164 $abc$36456$n3998_1
.sym 190 array_muxed0[0]
.sym 203 spram_datain10[8]
.sym 204 spram_datain10[10]
.sym 205 spram_datain10[5]
.sym 206 spram_datain00[4]
.sym 207 spram_datain10[12]
.sym 209 spram_dataout10[7]
.sym 211 spram_dataout10[0]
.sym 216 spram_dataout10[2]
.sym 218 spram_datain00[5]
.sym 220 spram_datain00[0]
.sym 223 spram_datain00[7]
.sym 224 spram_datain10[2]
.sym 225 spram_datain00[3]
.sym 226 spram_datain00[1]
.sym 227 spram_datain10[1]
.sym 228 spram_datain10[14]
.sym 229 spram_datain10[4]
.sym 230 spram_datain10[6]
.sym 235 spram_datain10[0]
.sym 237 spram_dataout10[15]
.sym 241 spram_datain00[2]
.sym 246 spram_datain00[6]
.sym 256 spram_dataout10[6]
.sym 259 spram_dataout10[10]
.sym 262 spram_dataout10[1]
.sym 264 spram_dataout10[12]
.sym 266 spram_dataout10[13]
.sym 267 spram_dataout10[3]
.sym 268 spram_dataout10[14]
.sym 269 spram_dataout10[4]
.sym 270 spram_maskwren00[2]
.sym 271 spram_dataout00[1]
.sym 272 spram_maskwren10[2]
.sym 276 spram_dataout00[3]
.sym 278 spram_dataout00[4]
.sym 279 spram_datain10[9]
.sym 281 array_muxed1[15]
.sym 282 spram_dataout00[6]
.sym 283 array_muxed0[9]
.sym 284 spram_dataout00[7]
.sym 286 spram_datain00[9]
.sym 287 spram_datain10[13]
.sym 288 spram_maskwren00[2]
.sym 289 array_muxed0[10]
.sym 290 spram_dataout10[8]
.sym 291 spram_datain10[15]
.sym 292 spram_dataout00[13]
.sym 293 array_muxed0[7]
.sym 296 spram_dataout00[12]
.sym 305 spram_datain10[3]
.sym 312 spram_datain10[7]
.sym 324 spram_datain10[11]
.sym 327 spram_dataout00[5]
.sym 331 array_muxed0[6]
.sym 332 spram_dataout00[9]
.sym 334 array_muxed0[4]
.sym 336 $PACKER_VCC_NET
.sym 338 array_muxed0[11]
.sym 339 spram_dataout00[12]
.sym 341 array_muxed0[4]
.sym 349 array_muxed0[5]
.sym 355 array_muxed0[8]
.sym 356 array_muxed0[5]
.sym 357 spram_dataout10[15]
.sym 359 clk12_$glb_clk
.sym 367 array_muxed0[9]
.sym 370 array_muxed0[10]
.sym 372 spram_datain00[8]
.sym 373 array_muxed0[12]
.sym 375 spram_datain00[13]
.sym 376 array_muxed0[6]
.sym 377 spram_datain00[9]
.sym 378 spram_datain00[12]
.sym 380 array_muxed0[3]
.sym 381 array_muxed0[11]
.sym 382 array_muxed0[1]
.sym 383 array_muxed0[2]
.sym 384 array_muxed0[8]
.sym 385 array_muxed0[4]
.sym 386 array_muxed0[5]
.sym 387 array_muxed0[0]
.sym 388 array_muxed0[13]
.sym 389 array_muxed0[7]
.sym 390 spram_datain00[10]
.sym 391 spram_datain00[11]
.sym 392 array_muxed0[1]
.sym 393 spram_datain00[15]
.sym 394 spram_datain00[14]
.sym 395 array_muxed0[0]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain00[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain00[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain00[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain00[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain00[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain00[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain00[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain00[15]
.sym 451 spram_datain00[9]
.sym 452 spram_datain10[11]
.sym 454 spram_datain00[11]
.sym 455 spram_datain10[14]
.sym 456 spram_datain10[9]
.sym 457 spram_datain00[14]
.sym 458 $abc$36456$n3992_1
.sym 466 spram_dataout10[8]
.sym 467 spram_dataout10[9]
.sym 468 spram_dataout10[10]
.sym 469 spram_dataout10[11]
.sym 470 spram_dataout10[12]
.sym 471 spram_dataout10[13]
.sym 472 spram_dataout10[14]
.sym 473 spram_dataout10[15]
.sym 494 array_muxed0[6]
.sym 514 spram_maskwren00[0]
.sym 516 spram_datain10[3]
.sym 517 spram_datain00[13]
.sym 520 spram_datain00[12]
.sym 522 spram_datain00[8]
.sym 524 spram_dataout10[9]
.sym 526 spram_maskwren10[0]
.sym 534 array_muxed0[2]
.sym 538 array_muxed1[13]
.sym 541 array_muxed0[7]
.sym 544 array_muxed0[1]
.sym 548 spram_datain10[7]
.sym 549 array_muxed0[3]
.sym 551 array_muxed0[1]
.sym 558 spram_dataout10[11]
.sym 561 array_muxed0[12]
.sym 563 spram_dataout00[14]
.sym 565 spram_dataout00[15]
.sym 566 array_muxed0[13]
.sym 567 spram_dataout00[8]
.sym 568 spram_datain00[10]
.sym 570 spram_dataout00[0]
.sym 571 spram_dataout00[10]
.sym 573 array_muxed1[14]
.sym 575 spram_maskwren00[0]
.sym 577 spram_maskwren10[0]
.sym 581 spram_maskwren00[0]
.sym 583 spram_maskwren10[0]
.sym 593 $PACKER_VCC_NET
.sym 594 array_muxed0[12]
.sym 595 array_muxed0[11]
.sym 596 array_muxed0[2]
.sym 597 array_muxed0[3]
.sym 598 array_muxed0[4]
.sym 601 $PACKER_VCC_NET
.sym 603 spram_maskwren10[2]
.sym 604 array_muxed0[13]
.sym 605 array_muxed0[6]
.sym 607 array_muxed0[5]
.sym 608 array_muxed0[8]
.sym 609 spram_maskwren00[2]
.sym 611 spram_wren0
.sym 612 spram_maskwren00[0]
.sym 613 array_muxed0[9]
.sym 614 spram_maskwren10[0]
.sym 615 array_muxed0[10]
.sym 616 spram_maskwren10[2]
.sym 617 spram_maskwren00[2]
.sym 618 spram_maskwren00[0]
.sym 619 spram_wren0
.sym 620 spram_maskwren10[0]
.sym 622 array_muxed0[7]
.sym 623 spram_maskwren10[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren10[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren10[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren10[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren00[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren00[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren00[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren00[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 678 basesoc_timer0_reload_storage[2]
.sym 680 basesoc_timer0_reload_storage[6]
.sym 693 spram_dataout00[0]
.sym 694 spram_dataout00[1]
.sym 695 spram_dataout00[2]
.sym 696 spram_dataout00[3]
.sym 697 spram_dataout00[4]
.sym 698 spram_dataout00[5]
.sym 699 spram_dataout00[6]
.sym 700 spram_dataout00[7]
.sym 718 array_muxed0[3]
.sym 720 array_muxed0[12]
.sym 746 array_muxed0[2]
.sym 754 spram_dataout00[2]
.sym 762 spram_wren0
.sym 764 $abc$36456$n3992_1
.sym 767 array_muxed0[10]
.sym 777 spram_maskwren10[2]
.sym 778 spram_maskwren00[2]
.sym 786 spram_datain10[11]
.sym 787 basesoc_timer0_en_storage
.sym 799 array_muxed0[3]
.sym 825 $PACKER_VCC_NET
.sym 826 $PACKER_GND_NET
.sym 827 $PACKER_GND_NET
.sym 833 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 basesoc_timer0_load_storage[13]
.sym 906 basesoc_timer0_load_storage[10]
.sym 909 basesoc_timer0_load_storage[11]
.sym 920 spram_dataout00[8]
.sym 921 spram_dataout00[9]
.sym 922 spram_dataout00[10]
.sym 923 spram_dataout00[11]
.sym 924 spram_dataout00[12]
.sym 925 spram_dataout00[13]
.sym 926 spram_dataout00[14]
.sym 927 spram_dataout00[15]
.sym 968 $PACKER_GND_NET
.sym 969 $PACKER_GND_NET
.sym 970 $abc$36456$n4971_1
.sym 971 basesoc_dat_w[2]
.sym 983 spram_dataout00[11]
.sym 1002 array_muxed0[11]
.sym 1011 array_muxed0[4]
.sym 1013 basesoc_dat_w[6]
.sym 1015 basesoc_timer0_reload_storage[6]
.sym 1018 basesoc_dat_w[5]
.sym 1021 basesoc_dat_w[2]
.sym 1034 $PACKER_VCC_NET
.sym 1131 basesoc_timer0_reload_storage[5]
.sym 1134 basesoc_timer0_reload_storage[4]
.sym 1157 basesoc_timer0_reload_storage[13]
.sym 1183 basesoc_timer0_load_storage[11]
.sym 1194 $abc$36456$n2889
.sym 1200 basesoc_timer0_load_storage[11]
.sym 1201 array_muxed0[5]
.sym 1223 basesoc_dat_w[3]
.sym 1224 array_muxed0[5]
.sym 1225 array_muxed0[8]
.sym 1233 array_muxed0[10]
.sym 1237 array_muxed1[15]
.sym 1338 basesoc_timer0_reload_storage[1]
.sym 1339 basesoc_timer0_reload_storage[0]
.sym 1389 basesoc_timer0_reload_storage[4]
.sym 1395 $abc$36456$n2897
.sym 1408 $abc$36456$n2895
.sym 1418 $abc$36456$n6516
.sym 1436 array_muxed0[13]
.sym 1544 basesoc_timer0_reload_storage[21]
.sym 1575 basesoc_timer0_value[16]
.sym 1595 basesoc_timer0_reload_storage[0]
.sym 1601 basesoc_dat_w[1]
.sym 1602 $abc$36456$n2897
.sym 1639 basesoc_timer0_reload_storage[1]
.sym 1640 basesoc_timer0_reload_storage[1]
.sym 1648 basesoc_timer0_load_storage[15]
.sym 1754 basesoc_timer0_load_storage[12]
.sym 1755 basesoc_timer0_load_storage[15]
.sym 1817 $abc$36456$n2899
.sym 1846 $PACKER_VCC_NET
.sym 1851 basesoc_dat_w[5]
.sym 1854 basesoc_dat_w[2]
.sym 1966 basesoc_timer0_reload_storage[7]
.sym 1969 basesoc_timer0_reload_storage[3]
.sym 2028 basesoc_timer0_value[26]
.sym 2033 basesoc_dat_w[4]
.sym 2038 array_muxed1[7]
.sym 2040 basesoc_timer0_value[8]
.sym 2044 basesoc_timer0_load_storage[12]
.sym 2075 basesoc_timer0_load_storage[15]
.sym 2082 array_muxed1[15]
.sym 2283 basesoc_dat_w[3]
.sym 2823 array_muxed0[0]
.sym 2880 $abc$36456$n2929
.sym 3147 $abc$36456$n3005
.sym 3461 $abc$36456$n226
.sym 3527 $PACKER_VCC_NET
.sym 3555 $abc$36456$n226
.sym 3674 por_rst
.sym 3744 $abc$36456$n3004
.sym 3883 sys_rst
.sym 3955 sys_rst
.sym 4130 picorv32.mem_rdata_q[20]
.sym 4158 $abc$36456$n3004
.sym 4163 $PACKER_VCC_NET
.sym 4341 $abc$36456$n3030
.sym 4418 $PACKER_VCC_NET
.sym 4567 $abc$36456$n4650
.sym 4791 $abc$36456$n3030
.sym 4837 $PACKER_VCC_NET
.sym 5019 user_btn2
.sym 5020 picorv32.irq_pending[14]
.sym 5297 user_btn2
.sym 5407 $abc$36456$n3372
.sym 5408 waittimer2_count[2]
.sym 5409 waittimer2_count[3]
.sym 5410 waittimer2_count[5]
.sym 5411 waittimer2_count[4]
.sym 5614 $abc$36456$n3370
.sym 5615 waittimer2_count[13]
.sym 5616 waittimer2_count[11]
.sym 5617 waittimer2_count[8]
.sym 5618 $abc$36456$n3371
.sym 5621 waittimer2_count[14]
.sym 5663 $abc$36456$n2955
.sym 5707 $abc$36456$n2955
.sym 5896 $abc$36456$n2955
.sym 5905 $PACKER_VCC_NET
.sym 5932 $abc$36456$n3370
.sym 5936 $abc$36456$n182
.sym 6306 picorv32.alu_out_q[26]
.sym 6673 $abc$36456$n2904
.sym 6674 spram_datain10[5]
.sym 6675 spram_datain10[12]
.sym 6676 spram_datain00[12]
.sym 6677 spram_datain10[8]
.sym 6678 $abc$36456$n2912
.sym 6679 spram_datain00[8]
.sym 6680 spram_datain00[5]
.sym 6696 $abc$36456$n3442_1
.sym 6715 spram_dataout10[10]
.sym 6716 spram_dataout00[10]
.sym 6717 spram_dataout00[15]
.sym 6719 spram_dataout10[12]
.sym 6721 spram_dataout10[13]
.sym 6724 spram_dataout10[15]
.sym 6728 spram_dataout00[14]
.sym 6729 array_muxed2[1]
.sym 6730 spram_dataout00[12]
.sym 6731 spram_dataout10[14]
.sym 6737 spram_dataout00[13]
.sym 6741 slave_sel_r[2]
.sym 6742 spram_dataout10[7]
.sym 6743 array_muxed0[14]
.sym 6744 array_muxed0[14]
.sym 6746 spram_dataout00[7]
.sym 6748 spram_dataout10[15]
.sym 6749 array_muxed0[14]
.sym 6750 spram_dataout00[15]
.sym 6751 slave_sel_r[2]
.sym 6754 spram_dataout00[10]
.sym 6755 spram_dataout10[10]
.sym 6756 slave_sel_r[2]
.sym 6757 array_muxed0[14]
.sym 6760 spram_dataout10[13]
.sym 6761 slave_sel_r[2]
.sym 6762 spram_dataout00[13]
.sym 6763 array_muxed0[14]
.sym 6766 array_muxed0[14]
.sym 6767 spram_dataout10[12]
.sym 6768 slave_sel_r[2]
.sym 6769 spram_dataout00[12]
.sym 6772 spram_dataout10[7]
.sym 6773 array_muxed0[14]
.sym 6774 spram_dataout00[7]
.sym 6775 slave_sel_r[2]
.sym 6778 array_muxed0[14]
.sym 6780 array_muxed2[1]
.sym 6785 array_muxed2[1]
.sym 6787 array_muxed0[14]
.sym 6790 slave_sel_r[2]
.sym 6791 spram_dataout00[14]
.sym 6792 array_muxed0[14]
.sym 6793 spram_dataout10[14]
.sym 6825 $abc$36456$n4001_1
.sym 6826 spram_datain10[3]
.sym 6828 spram_datain00[7]
.sym 6829 spram_maskwren00[0]
.sym 6830 spram_maskwren10[0]
.sym 6831 spram_datain10[7]
.sym 6832 spram_datain00[3]
.sym 6838 spram_dataout00[10]
.sym 6839 spram_datain00[2]
.sym 6841 spram_dataout00[15]
.sym 6842 spram_datain10[0]
.sym 6844 spram_dataout00[14]
.sym 6846 spram_datain00[10]
.sym 6847 $abc$36456$n3988_1
.sym 6848 spram_dataout00[0]
.sym 6867 array_muxed1[12]
.sym 6868 $abc$36456$n2912
.sym 6869 array_muxed1[8]
.sym 6871 $abc$36456$n4001_1
.sym 6876 $abc$36456$n2950
.sym 6880 $abc$36456$n3445
.sym 6886 slave_sel_r[2]
.sym 6887 $abc$36456$n2903
.sym 6888 array_muxed0[14]
.sym 6889 array_muxed0[14]
.sym 6891 $abc$36456$n3448
.sym 6904 spram_dataout00[3]
.sym 6905 array_muxed0[14]
.sym 6906 spram_dataout00[4]
.sym 6908 spram_dataout10[1]
.sym 6910 spram_dataout10[6]
.sym 6912 spram_dataout10[3]
.sym 6914 spram_dataout10[4]
.sym 6916 spram_dataout00[1]
.sym 6917 slave_sel_r[2]
.sym 6918 spram_dataout00[6]
.sym 6919 array_muxed0[14]
.sym 6921 array_muxed1[13]
.sym 6927 array_muxed1[15]
.sym 6935 array_muxed1[15]
.sym 6936 array_muxed0[14]
.sym 6941 array_muxed0[14]
.sym 6942 spram_dataout00[4]
.sym 6943 spram_dataout10[4]
.sym 6944 slave_sel_r[2]
.sym 6947 slave_sel_r[2]
.sym 6948 spram_dataout00[1]
.sym 6949 spram_dataout10[1]
.sym 6950 array_muxed0[14]
.sym 6953 array_muxed1[13]
.sym 6955 array_muxed0[14]
.sym 6959 slave_sel_r[2]
.sym 6960 array_muxed0[14]
.sym 6961 spram_dataout00[6]
.sym 6962 spram_dataout10[6]
.sym 6965 array_muxed0[14]
.sym 6966 array_muxed1[15]
.sym 6972 array_muxed1[13]
.sym 6974 array_muxed0[14]
.sym 6977 array_muxed0[14]
.sym 6978 slave_sel_r[2]
.sym 6979 spram_dataout10[3]
.sym 6980 spram_dataout00[3]
.sym 7008 basesoc_timer0_en_storage
.sym 7022 array_muxed0[1]
.sym 7023 array_muxed0[1]
.sym 7024 $abc$36456$n2899_1
.sym 7026 $abc$36456$n2908_1
.sym 7028 array_muxed2[0]
.sym 7032 spram_datain10[14]
.sym 7034 spram_datain00[7]
.sym 7037 $abc$36456$n2891_1
.sym 7042 spram_datain00[3]
.sym 7043 $abc$36456$n2916
.sym 7049 array_muxed1[9]
.sym 7051 array_muxed1[11]
.sym 7053 spram_dataout10[8]
.sym 7057 array_muxed1[9]
.sym 7067 array_muxed1[14]
.sym 7069 spram_dataout00[8]
.sym 7075 slave_sel_r[2]
.sym 7077 array_muxed0[14]
.sym 7078 array_muxed0[14]
.sym 7083 array_muxed0[14]
.sym 7084 array_muxed1[9]
.sym 7088 array_muxed0[14]
.sym 7091 array_muxed1[11]
.sym 7101 array_muxed0[14]
.sym 7103 array_muxed1[11]
.sym 7108 array_muxed1[14]
.sym 7109 array_muxed0[14]
.sym 7113 array_muxed0[14]
.sym 7114 array_muxed1[9]
.sym 7120 array_muxed1[14]
.sym 7121 array_muxed0[14]
.sym 7124 array_muxed0[14]
.sym 7125 spram_dataout00[8]
.sym 7126 slave_sel_r[2]
.sym 7127 spram_dataout10[8]
.sym 7156 basesoc_timer0_value_status[13]
.sym 7158 basesoc_timer0_value_status[10]
.sym 7160 $abc$36456$n4990
.sym 7161 basesoc_timer0_value_status[5]
.sym 7165 array_muxed0[3]
.sym 7167 array_muxed1[9]
.sym 7168 basesoc_ctrl_reset_reset_r
.sym 7169 array_muxed1[11]
.sym 7174 basesoc_timer0_en_storage
.sym 7180 basesoc_timer0_reload_storage[3]
.sym 7182 $abc$36456$n6525
.sym 7183 basesoc_dat_w[6]
.sym 7185 basesoc_timer0_value[13]
.sym 7187 $abc$36456$n2895
.sym 7188 $abc$36456$n4991_1
.sym 7189 basesoc_dat_w[6]
.sym 7190 basesoc_timer0_value_status[13]
.sym 7198 $abc$36456$n2895
.sym 7202 basesoc_dat_w[2]
.sym 7206 basesoc_dat_w[6]
.sym 7229 basesoc_dat_w[2]
.sym 7244 basesoc_dat_w[6]
.sym 7275 $abc$36456$n2895
.sym 7276 clk12_$glb_clk
.sym 7277 sys_rst_$glb_sr
.sym 7302 $abc$36456$n5166_1
.sym 7303 basesoc_timer0_value[13]
.sym 7304 basesoc_timer0_value[3]
.sym 7305 $abc$36456$n5170
.sym 7306 $abc$36456$n5017
.sym 7307 basesoc_timer0_value[5]
.sym 7308 $abc$36456$n5186_1
.sym 7309 basesoc_timer0_value[10]
.sym 7314 basesoc_timer0_reload_storage[2]
.sym 7316 array_muxed0[7]
.sym 7318 basesoc_timer0_value[20]
.sym 7319 array_muxed0[9]
.sym 7320 $abc$36456$n5010_1
.sym 7326 $abc$36456$n4001_1
.sym 7327 basesoc_timer0_reload_storage[6]
.sym 7329 basesoc_dat_w[4]
.sym 7332 sys_rst
.sym 7333 basesoc_dat_w[2]
.sym 7335 array_muxed0[10]
.sym 7336 basesoc_timer0_load_storage[14]
.sym 7337 array_muxed1[12]
.sym 7353 basesoc_dat_w[3]
.sym 7361 $abc$36456$n2889
.sym 7370 basesoc_dat_w[5]
.sym 7371 basesoc_dat_w[2]
.sym 7378 basesoc_dat_w[5]
.sym 7384 basesoc_dat_w[2]
.sym 7403 basesoc_dat_w[3]
.sym 7422 $abc$36456$n2889
.sym 7423 clk12_$glb_clk
.sym 7424 sys_rst_$glb_sr
.sym 7449 $abc$36456$n5018_1
.sym 7450 $abc$36456$n5180
.sym 7451 $abc$36456$n5020
.sym 7452 basesoc_timer0_reload_storage[12]
.sym 7453 $abc$36456$n4991_1
.sym 7454 basesoc_timer0_reload_storage[14]
.sym 7455 $abc$36456$n5016_1
.sym 7456 basesoc_timer0_reload_storage[10]
.sym 7461 basesoc_timer0_eventmanager_status_w
.sym 7463 array_muxed1[14]
.sym 7465 basesoc_timer0_load_storage[10]
.sym 7466 $abc$36456$n6495
.sym 7467 $abc$36456$n4977_1
.sym 7468 $abc$36456$n3305
.sym 7471 basesoc_timer0_reload_storage[13]
.sym 7472 basesoc_timer0_value[3]
.sym 7474 basesoc_timer0_load_storage[3]
.sym 7479 $abc$36456$n3311
.sym 7480 $abc$36456$n3448
.sym 7483 $abc$36456$n2905
.sym 7496 basesoc_dat_w[5]
.sym 7513 basesoc_dat_w[4]
.sym 7517 $abc$36456$n2895
.sym 7530 basesoc_dat_w[5]
.sym 7548 basesoc_dat_w[4]
.sym 7569 $abc$36456$n2895
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7596 $abc$36456$n5521
.sym 7597 basesoc_timer0_reload_storage[9]
.sym 7598 basesoc_timer0_reload_storage[8]
.sym 7599 $abc$36456$n4975
.sym 7600 $abc$36456$n5031_1
.sym 7601 $abc$36456$n2897
.sym 7602 $abc$36456$n5029
.sym 7603 $abc$36456$n5176
.sym 7610 $abc$36456$n4971_1
.sym 7611 $abc$36456$n5204_1
.sym 7612 basesoc_timer0_value[17]
.sym 7618 $abc$36456$n3305
.sym 7619 basesoc_timer0_load_storage[15]
.sym 7620 basesoc_timer0_value_status[29]
.sym 7622 basesoc_timer0_load_storage[12]
.sym 7625 basesoc_timer0_reload_storage[21]
.sym 7626 $abc$36456$n3313
.sym 7627 basesoc_timer0_value[28]
.sym 7630 $abc$36456$n3307
.sym 7631 basesoc_timer0_load_storage[11]
.sym 7638 basesoc_ctrl_reset_reset_r
.sym 7664 $abc$36456$n2895
.sym 7665 basesoc_dat_w[1]
.sym 7683 basesoc_dat_w[1]
.sym 7688 basesoc_ctrl_reset_reset_r
.sym 7716 $abc$36456$n2895
.sym 7717 clk12_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7743 basesoc_timer0_value_status[30]
.sym 7744 $abc$36456$n5212
.sym 7745 $abc$36456$n5003_1
.sym 7746 basesoc_timer0_value_status[27]
.sym 7747 basesoc_timer0_value_status[28]
.sym 7748 $abc$36456$n5012_1
.sym 7749 basesoc_timer0_value_status[29]
.sym 7750 basesoc_timer0_value_status[26]
.sym 7756 basesoc_ctrl_reset_reset_r
.sym 7757 $abc$36456$n3316
.sym 7758 $abc$36456$n2905
.sym 7759 $abc$36456$n4977_1
.sym 7760 basesoc_dat_w[5]
.sym 7761 $abc$36456$n6510
.sym 7763 basesoc_timer0_reload_storage[0]
.sym 7764 $abc$36456$n3313
.sym 7766 $abc$36456$n3307
.sym 7767 basesoc_timer0_value[27]
.sym 7768 basesoc_timer0_load_storage[5]
.sym 7769 basesoc_dat_w[7]
.sym 7771 $abc$36456$n4980_1
.sym 7772 basesoc_timer0_value[30]
.sym 7774 $abc$36456$n2895
.sym 7775 basesoc_timer0_reload_storage[3]
.sym 7777 basesoc_dat_w[6]
.sym 7802 $abc$36456$n2899
.sym 7814 basesoc_dat_w[5]
.sym 7820 basesoc_dat_w[5]
.sym 7863 $abc$36456$n2899
.sym 7864 clk12_$glb_clk
.sym 7865 sys_rst_$glb_sr
.sym 7890 $abc$36456$n5005
.sym 7894 basesoc_timer0_value[26]
.sym 7895 basesoc_timer0_value[8]
.sym 7897 basesoc_dat_w[7]
.sym 7903 $abc$36456$n6564
.sym 7907 basesoc_timer0_value_status[26]
.sym 7909 $abc$36456$n4980_1
.sym 7910 array_muxed0[10]
.sym 7912 $abc$36456$n3316
.sym 7915 basesoc_timer0_load_storage[8]
.sym 7916 $abc$36456$n3313
.sym 7919 sys_rst
.sym 7921 basesoc_dat_w[2]
.sym 7923 basesoc_timer0_load_storage[14]
.sym 7933 $abc$36456$n2889
.sym 7955 basesoc_dat_w[4]
.sym 7962 basesoc_dat_w[7]
.sym 7970 basesoc_dat_w[4]
.sym 7976 basesoc_dat_w[7]
.sym 8010 $abc$36456$n2889
.sym 8011 clk12_$glb_clk
.sym 8012 sys_rst_$glb_sr
.sym 8037 basesoc_timer0_load_storage[5]
.sym 8040 $abc$36456$n2895
.sym 8041 basesoc_timer0_load_storage[3]
.sym 8045 $abc$36456$n3303
.sym 8049 array_muxed0[13]
.sym 8051 $abc$36456$n2889
.sym 8054 basesoc_dat_w[7]
.sym 8055 basesoc_timer0_reload_storage[23]
.sym 8056 basesoc_timer0_value[30]
.sym 8058 $abc$36456$n4971_1
.sym 8059 $abc$36456$n3332
.sym 8060 $abc$36456$n3305
.sym 8062 basesoc_timer0_load_storage[3]
.sym 8085 basesoc_dat_w[7]
.sym 8088 basesoc_dat_w[3]
.sym 8105 $abc$36456$n2895
.sym 8119 basesoc_dat_w[7]
.sym 8138 basesoc_dat_w[3]
.sym 8157 $abc$36456$n2895
.sym 8158 clk12_$glb_clk
.sym 8159 sys_rst_$glb_sr
.sym 8184 basesoc_timer0_load_storage[8]
.sym 8188 basesoc_timer0_load_storage[14]
.sym 8197 basesoc_timer0_reload_storage[1]
.sym 8200 basesoc_timer0_reload_storage[7]
.sym 8202 $abc$36456$n2899
.sym 8207 $abc$36456$n3302
.sym 8346 basesoc_dat_w[2]
.sym 8365 basesoc_dat_w[6]
.sym 8478 waittimer0_count[2]
.sym 8479 $abc$36456$n3351
.sym 8480 waittimer0_count[4]
.sym 8482 $abc$36456$n3352
.sym 8483 $abc$36456$n3349
.sym 8484 waittimer0_count[3]
.sym 8487 $abc$36456$n3442_1
.sym 8494 array_muxed1[15]
.sym 8501 $abc$36456$n2949
.sym 8502 sys_rst
.sym 8504 user_btn0
.sym 8625 waittimer0_count[9]
.sym 8627 $abc$36456$n3350
.sym 8629 waittimer0_count[8]
.sym 8630 waittimer0_count[11]
.sym 8631 waittimer0_count[13]
.sym 8659 basesoc_uart_tx_fifo_do_read
.sym 8802 $abc$36456$n2929
.sym 8806 basesoc_uart_tx_fifo_wrport_we
.sym 8921 $abc$36456$n6662
.sym 8922 $abc$36456$n6665
.sym 8923 $abc$36456$n6668
.sym 8924 $abc$36456$n2841
.sym 8926 basesoc_uart_tx_fifo_level0[1]
.sym 8928 array_muxed0[3]
.sym 8936 $abc$36456$n2929
.sym 9066 $abc$36456$n3005
.sym 9067 reset_delay[6]
.sym 9068 $abc$36456$n4129
.sym 9069 $abc$36456$n2798
.sym 9071 reset_delay[0]
.sym 9072 $abc$36456$n208
.sym 9073 $abc$36456$n3004
.sym 9089 $abc$36456$n6662
.sym 9090 sys_rst
.sym 9097 $abc$36456$n3004
.sym 9099 $abc$36456$n204
.sym 9109 $abc$36456$n3005
.sym 9118 por_rst
.sym 9136 $abc$36456$n226
.sym 9171 $abc$36456$n226
.sym 9173 por_rst
.sym 9186 $abc$36456$n3005
.sym 9187 clk12_$glb_clk
.sym 9213 $abc$36456$n2796
.sym 9214 reset_delay[4]
.sym 9215 $abc$36456$n224
.sym 9216 reset_delay[2]
.sym 9217 $abc$36456$n220
.sym 9218 reset_delay[5]
.sym 9219 sys_rst
.sym 9220 $abc$36456$n222
.sym 9230 $abc$36456$n3004
.sym 9232 $abc$36456$n3005
.sym 9233 $abc$36456$n3004
.sym 9247 $abc$36456$n3004
.sym 9361 $abc$36456$n216
.sym 9362 $abc$36456$n214
.sym 9363 reset_delay[8]
.sym 9364 $abc$36456$n204
.sym 9365 $abc$36456$n2797
.sym 9366 reset_delay[9]
.sym 9367 reset_delay[11]
.sym 9373 sys_rst
.sym 9392 sys_rst
.sym 9515 $abc$36456$n3756
.sym 9529 $abc$36456$n226
.sym 9666 $PACKER_VCC_NET
.sym 9669 $abc$36456$n280
.sym 9976 sys_rst
.sym 10111 $abc$36456$n3088
.sym 10114 user_btn2
.sym 10264 $abc$36456$n269
.sym 10391 $abc$36456$n6385
.sym 10392 $abc$36456$n6387
.sym 10393 $abc$36456$n6389
.sym 10394 $abc$36456$n6391
.sym 10395 $abc$36456$n6393
.sym 10396 $abc$36456$n6395
.sym 10398 $abc$36456$n3468_1
.sym 10423 waittimer2_count[9]
.sym 10424 waittimer2_count[1]
.sym 10432 $abc$36456$n2955
.sym 10433 waittimer2_count[8]
.sym 10438 user_btn2
.sym 10442 waittimer2_count[3]
.sym 10448 $abc$36456$n6385
.sym 10450 $abc$36456$n6389
.sym 10451 $abc$36456$n6391
.sym 10452 waittimer2_count[4]
.sym 10457 $abc$36456$n6387
.sym 10459 waittimer2_count[5]
.sym 10475 waittimer2_count[4]
.sym 10476 waittimer2_count[8]
.sym 10477 waittimer2_count[5]
.sym 10478 waittimer2_count[3]
.sym 10483 user_btn2
.sym 10484 $abc$36456$n6385
.sym 10488 user_btn2
.sym 10489 $abc$36456$n6387
.sym 10493 user_btn2
.sym 10495 $abc$36456$n6391
.sym 10499 $abc$36456$n6389
.sym 10502 user_btn2
.sym 10509 $abc$36456$n2955
.sym 10510 clk12_$glb_clk
.sym 10511 sys_rst_$glb_sr
.sym 10536 $abc$36456$n6397
.sym 10537 $abc$36456$n6399
.sym 10538 $abc$36456$n6401
.sym 10539 $abc$36456$n6403
.sym 10540 $abc$36456$n6405
.sym 10541 $abc$36456$n6407
.sym 10542 $abc$36456$n6409
.sym 10543 $abc$36456$n6411
.sym 10563 waittimer2_count[2]
.sym 10564 sys_rst
.sym 10586 waittimer2_count[13]
.sym 10587 $abc$36456$n3372
.sym 10589 $abc$36456$n182
.sym 10590 user_btn2
.sym 10595 $abc$36456$n2955
.sym 10596 $abc$36456$n6403
.sym 10598 $abc$36456$n6407
.sym 10601 $abc$36456$n6397
.sym 10603 waittimer2_count[11]
.sym 10605 $abc$36456$n3371
.sym 10606 $abc$36456$n3373
.sym 10607 waittimer2_count[9]
.sym 10610 $abc$36456$n3373
.sym 10611 $abc$36456$n3372
.sym 10613 $abc$36456$n3371
.sym 10617 user_btn2
.sym 10618 $abc$36456$n6407
.sym 10622 user_btn2
.sym 10623 $abc$36456$n6403
.sym 10630 $abc$36456$n6397
.sym 10631 user_btn2
.sym 10634 waittimer2_count[13]
.sym 10635 waittimer2_count[9]
.sym 10637 waittimer2_count[11]
.sym 10652 $abc$36456$n182
.sym 10656 $abc$36456$n2955
.sym 10657 clk12_$glb_clk
.sym 10658 sys_rst_$glb_sr
.sym 10683 $abc$36456$n6413
.sym 10684 $abc$36456$n186
.sym 10687 waittimer2_count[16]
.sym 10688 $abc$36456$n3373
.sym 10705 $abc$36456$n3088
.sym 10709 $abc$36456$n2955
.sym 10865 user_btn2
.sym 11229 spram_datain10[4]
.sym 11230 spram_datain00[2]
.sym 11231 spram_datain10[6]
.sym 11232 spram_datain00[1]
.sym 11233 spram_datain00[6]
.sym 11234 $abc$36456$n3995_1
.sym 11235 spram_datain10[2]
.sym 11236 spram_datain00[4]
.sym 11248 basesoc_timer0_load_storage[5]
.sym 11250 basesoc_timer0_en_storage
.sym 11274 spram_dataout00[2]
.sym 11283 spram_dataout00[0]
.sym 11288 array_muxed1[12]
.sym 11289 slave_sel_r[2]
.sym 11290 array_muxed1[8]
.sym 11291 array_muxed0[14]
.sym 11294 array_muxed1[5]
.sym 11295 spram_dataout10[0]
.sym 11299 spram_dataout10[2]
.sym 11300 array_muxed0[14]
.sym 11304 slave_sel_r[2]
.sym 11305 spram_dataout10[0]
.sym 11306 array_muxed0[14]
.sym 11307 spram_dataout00[0]
.sym 11310 array_muxed1[5]
.sym 11311 array_muxed0[14]
.sym 11316 array_muxed0[14]
.sym 11317 array_muxed1[12]
.sym 11323 array_muxed0[14]
.sym 11324 array_muxed1[12]
.sym 11330 array_muxed0[14]
.sym 11331 array_muxed1[8]
.sym 11334 spram_dataout10[2]
.sym 11335 array_muxed0[14]
.sym 11336 spram_dataout00[2]
.sym 11337 slave_sel_r[2]
.sym 11342 array_muxed0[14]
.sym 11343 array_muxed1[8]
.sym 11346 array_muxed1[5]
.sym 11347 array_muxed0[14]
.sym 11360 basesoc_dat_w[1]
.sym 11367 array_muxed2[1]
.sym 11369 $abc$36456$n2904
.sym 11370 spram_datain10[2]
.sym 11374 spram_datain10[1]
.sym 11375 spram_datain00[0]
.sym 11376 spram_datain10[4]
.sym 11380 spram_datain10[6]
.sym 11385 spram_dataout10[9]
.sym 11386 spram_datain00[8]
.sym 11392 spram_dataout00[9]
.sym 11396 array_muxed1[6]
.sym 11397 spram_datain00[12]
.sym 11398 array_muxed1[2]
.sym 11399 basesoc_timer0_en_storage
.sym 11401 spram_dataout00[2]
.sym 11410 basesoc_dat_w[1]
.sym 11412 array_muxed0[6]
.sym 11414 array_muxed1[5]
.sym 11416 spram_dataout00[11]
.sym 11417 basesoc_timer0_en_storage
.sym 11419 basesoc_timer0_load_storage[6]
.sym 11423 array_muxed0[14]
.sym 11439 spram_dataout00[11]
.sym 11441 array_muxed1[3]
.sym 11445 array_muxed2[0]
.sym 11450 array_muxed0[14]
.sym 11451 array_muxed0[14]
.sym 11456 spram_dataout10[11]
.sym 11460 array_muxed1[7]
.sym 11465 slave_sel_r[2]
.sym 11467 spram_dataout10[11]
.sym 11468 array_muxed0[14]
.sym 11469 slave_sel_r[2]
.sym 11470 spram_dataout00[11]
.sym 11473 array_muxed1[3]
.sym 11474 array_muxed0[14]
.sym 11486 array_muxed0[14]
.sym 11487 array_muxed1[7]
.sym 11492 array_muxed0[14]
.sym 11493 array_muxed2[0]
.sym 11498 array_muxed0[14]
.sym 11500 array_muxed2[0]
.sym 11503 array_muxed0[14]
.sym 11504 array_muxed1[7]
.sym 11511 array_muxed1[3]
.sym 11512 array_muxed0[14]
.sym 11520 basesoc_timer0_load_storage[24]
.sym 11525 basesoc_timer0_reload_storage[26]
.sym 11526 basesoc_timer0_reload_storage[26]
.sym 11528 array_muxed0[2]
.sym 11529 array_muxed0[7]
.sym 11531 basesoc_dat_w[1]
.sym 11533 array_muxed1[13]
.sym 11535 basesoc_dat_w[6]
.sym 11537 array_muxed1[3]
.sym 11542 basesoc_dat_w[1]
.sym 11545 basesoc_timer0_load_storage[12]
.sym 11546 array_muxed1[7]
.sym 11548 basesoc_timer0_en_storage
.sym 11550 basesoc_timer0_value[5]
.sym 11568 $abc$36456$n2903
.sym 11569 basesoc_ctrl_reset_reset_r
.sym 11593 basesoc_ctrl_reset_reset_r
.sym 11636 $abc$36456$n2903
.sym 11637 clk12_$glb_clk
.sym 11638 sys_rst_$glb_sr
.sym 11639 $abc$36456$n5172_1
.sym 11640 basesoc_timer0_value[12]
.sym 11641 $abc$36456$n5011
.sym 11642 basesoc_timer0_value[6]
.sym 11643 $abc$36456$n5019_1
.sym 11644 basesoc_timer0_value[20]
.sym 11645 $abc$36456$n5010_1
.sym 11646 $abc$36456$n5184
.sym 11650 array_muxed0[10]
.sym 11651 basesoc_timer0_en_storage
.sym 11652 spram_wren0
.sym 11656 array_muxed1[8]
.sym 11661 $abc$36456$n2912
.sym 11662 $abc$36456$n2950
.sym 11664 $abc$36456$n5019_1
.sym 11665 basesoc_timer0_value[0]
.sym 11666 basesoc_timer0_value[10]
.sym 11667 basesoc_timer0_value[2]
.sym 11669 basesoc_timer0_reload_storage[12]
.sym 11670 $abc$36456$n2893
.sym 11671 $abc$36456$n4978
.sym 11674 basesoc_timer0_value[1]
.sym 11681 basesoc_timer0_value[13]
.sym 11691 $abc$36456$n2905
.sym 11693 basesoc_timer0_value[5]
.sym 11695 basesoc_timer0_value[10]
.sym 11698 $abc$36456$n4971_1
.sym 11701 $abc$36456$n4992_1
.sym 11704 $abc$36456$n4991_1
.sym 11707 basesoc_timer0_value_status[10]
.sym 11721 basesoc_timer0_value[13]
.sym 11732 basesoc_timer0_value[10]
.sym 11743 $abc$36456$n4991_1
.sym 11744 basesoc_timer0_value_status[10]
.sym 11745 $abc$36456$n4992_1
.sym 11746 $abc$36456$n4971_1
.sym 11749 basesoc_timer0_value[5]
.sym 11759 $abc$36456$n2905
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 $abc$36456$n3337
.sym 11763 $abc$36456$n3335
.sym 11764 basesoc_timer0_load_storage[4]
.sym 11765 $abc$36456$n5030_1
.sym 11766 basesoc_timer0_eventmanager_status_w
.sym 11767 $abc$36456$n4992_1
.sym 11768 $abc$36456$n3334
.sym 11769 $abc$36456$n3336
.sym 11775 $abc$36456$n2903
.sym 11776 $abc$36456$n4990
.sym 11777 $abc$36456$n2905
.sym 11778 slave_sel_r[2]
.sym 11779 array_muxed0[14]
.sym 11782 $abc$36456$n3445
.sym 11785 array_muxed0[14]
.sym 11786 basesoc_timer0_en_storage
.sym 11787 basesoc_timer0_eventmanager_status_w
.sym 11788 basesoc_timer0_value[14]
.sym 11790 basesoc_timer0_load_storage[14]
.sym 11791 array_muxed1[2]
.sym 11792 basesoc_dat_w[7]
.sym 11796 basesoc_dat_w[1]
.sym 11803 basesoc_timer0_load_storage[13]
.sym 11804 $abc$36456$n5180
.sym 11808 basesoc_timer0_reload_storage[3]
.sym 11809 $abc$36456$n6495
.sym 11810 basesoc_timer0_reload_storage[13]
.sym 11811 basesoc_timer0_load_storage[13]
.sym 11812 basesoc_timer0_load_storage[10]
.sym 11813 $abc$36456$n6501
.sym 11814 $abc$36456$n3307
.sym 11816 basesoc_timer0_reload_storage[13]
.sym 11817 $abc$36456$n5186_1
.sym 11818 $abc$36456$n6525
.sym 11819 $abc$36456$n5166_1
.sym 11820 basesoc_timer0_en_storage
.sym 11822 basesoc_timer0_load_storage[5]
.sym 11823 basesoc_timer0_eventmanager_status_w
.sym 11826 $abc$36456$n3316
.sym 11828 basesoc_timer0_reload_storage[5]
.sym 11830 $abc$36456$n5170
.sym 11832 basesoc_timer0_load_storage[3]
.sym 11836 basesoc_timer0_eventmanager_status_w
.sym 11838 $abc$36456$n6495
.sym 11839 basesoc_timer0_reload_storage[3]
.sym 11842 $abc$36456$n5186_1
.sym 11843 basesoc_timer0_load_storage[13]
.sym 11844 basesoc_timer0_en_storage
.sym 11848 basesoc_timer0_load_storage[3]
.sym 11850 $abc$36456$n5166_1
.sym 11851 basesoc_timer0_en_storage
.sym 11854 $abc$36456$n6501
.sym 11855 basesoc_timer0_eventmanager_status_w
.sym 11857 basesoc_timer0_reload_storage[5]
.sym 11860 $abc$36456$n3307
.sym 11861 $abc$36456$n3316
.sym 11862 basesoc_timer0_reload_storage[13]
.sym 11863 basesoc_timer0_load_storage[13]
.sym 11866 basesoc_timer0_load_storage[5]
.sym 11867 $abc$36456$n5170
.sym 11868 basesoc_timer0_en_storage
.sym 11872 $abc$36456$n6525
.sym 11874 basesoc_timer0_eventmanager_status_w
.sym 11875 basesoc_timer0_reload_storage[13]
.sym 11878 basesoc_timer0_en_storage
.sym 11880 $abc$36456$n5180
.sym 11881 basesoc_timer0_load_storage[10]
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11885 $abc$36456$n5188
.sym 11886 $abc$36456$n5027_1
.sym 11887 basesoc_timer0_value[22]
.sym 11888 basesoc_timer0_value[11]
.sym 11889 $abc$36456$n3338
.sym 11890 basesoc_timer0_value[17]
.sym 11891 basesoc_timer0_value[15]
.sym 11892 basesoc_timer0_value[14]
.sym 11899 $abc$36456$n2916
.sym 11900 $abc$36456$n3307
.sym 11901 $abc$36456$n6501
.sym 11903 $abc$36456$n2891_1
.sym 11906 $abc$36456$n3313
.sym 11907 $abc$36456$n3307
.sym 11908 basesoc_timer0_load_storage[4]
.sym 11909 $abc$36456$n5037_1
.sym 11910 basesoc_timer0_value[4]
.sym 11911 $abc$36456$n5030_1
.sym 11912 $abc$36456$n3316
.sym 11913 basesoc_timer0_eventmanager_status_w
.sym 11914 basesoc_timer0_value[15]
.sym 11915 basesoc_timer0_en_storage
.sym 11916 basesoc_timer0_value[8]
.sym 11917 array_muxed0[6]
.sym 11918 basesoc_timer0_load_storage[26]
.sym 11919 $abc$36456$n5012_1
.sym 11920 basesoc_timer0_load_storage[6]
.sym 11926 basesoc_timer0_load_storage[5]
.sym 11927 basesoc_timer0_reload_storage[5]
.sym 11928 basesoc_timer0_value_status[13]
.sym 11929 $abc$36456$n4980_1
.sym 11930 $abc$36456$n5017
.sym 11931 basesoc_dat_w[6]
.sym 11933 basesoc_dat_w[4]
.sym 11934 $abc$36456$n5019_1
.sym 11936 $abc$36456$n3316
.sym 11937 basesoc_dat_w[2]
.sym 11938 basesoc_timer0_eventmanager_status_w
.sym 11939 $abc$36456$n3305
.sym 11941 $abc$36456$n4971_1
.sym 11942 basesoc_timer0_load_storage[26]
.sym 11944 $abc$36456$n5020
.sym 11946 $abc$36456$n6516
.sym 11949 $abc$36456$n3311
.sym 11950 $abc$36456$n5018_1
.sym 11952 $abc$36456$n3313
.sym 11953 $abc$36456$n2897
.sym 11954 basesoc_timer0_value_status[29]
.sym 11957 basesoc_timer0_reload_storage[10]
.sym 11959 basesoc_timer0_load_storage[5]
.sym 11960 basesoc_timer0_reload_storage[5]
.sym 11961 $abc$36456$n3305
.sym 11962 $abc$36456$n3313
.sym 11966 $abc$36456$n6516
.sym 11967 basesoc_timer0_eventmanager_status_w
.sym 11968 basesoc_timer0_reload_storage[10]
.sym 11971 basesoc_timer0_value_status[13]
.sym 11972 basesoc_timer0_value_status[29]
.sym 11973 $abc$36456$n4971_1
.sym 11974 $abc$36456$n4980_1
.sym 11977 basesoc_dat_w[4]
.sym 11983 basesoc_timer0_reload_storage[10]
.sym 11984 $abc$36456$n3316
.sym 11985 basesoc_timer0_load_storage[26]
.sym 11986 $abc$36456$n3311
.sym 11991 basesoc_dat_w[6]
.sym 11995 $abc$36456$n5017
.sym 11996 $abc$36456$n5018_1
.sym 11997 $abc$36456$n5020
.sym 11998 $abc$36456$n5019_1
.sym 12004 basesoc_dat_w[2]
.sym 12005 $abc$36456$n2897
.sym 12006 clk12_$glb_clk
.sym 12007 sys_rst_$glb_sr
.sym 12008 $abc$36456$n4985_1
.sym 12009 $abc$36456$n5194
.sym 12010 basesoc_timer0_value_status[16]
.sym 12011 basesoc_timer0_value_status[24]
.sym 12012 basesoc_timer0_value_status[20]
.sym 12013 basesoc_timer0_value_status[0]
.sym 12014 $abc$36456$n4979_1
.sym 12015 $abc$36456$n4976_1
.sym 12020 basesoc_timer0_load_storage[5]
.sym 12023 $abc$36456$n4980_1
.sym 12024 $abc$36456$n6525
.sym 12025 basesoc_timer0_load_storage[19]
.sym 12026 basesoc_timer0_load_storage[22]
.sym 12028 basesoc_timer0_load_storage[17]
.sym 12029 basesoc_timer0_value[13]
.sym 12030 basesoc_dat_w[7]
.sym 12031 basesoc_timer0_value[22]
.sym 12032 $abc$36456$n3307
.sym 12033 basesoc_timer0_load_storage[11]
.sym 12034 $abc$36456$n2897
.sym 12036 basesoc_timer0_en_storage
.sym 12037 basesoc_timer0_load_storage[12]
.sym 12040 $abc$36456$n3302
.sym 12041 $abc$36456$n5016_1
.sym 12042 basesoc_timer0_reload_storage[9]
.sym 12049 basesoc_timer0_value_status[30]
.sym 12050 $abc$36456$n6510
.sym 12051 basesoc_timer0_reload_storage[8]
.sym 12052 basesoc_timer0_load_storage[14]
.sym 12053 $abc$36456$n3307
.sym 12054 basesoc_timer0_reload_storage[14]
.sym 12056 sys_rst
.sym 12057 basesoc_timer0_reload_storage[6]
.sym 12058 $abc$36456$n5027_1
.sym 12059 $abc$36456$n3313
.sym 12061 basesoc_ctrl_reset_reset_r
.sym 12063 $abc$36456$n5029
.sym 12064 $abc$36456$n3316
.sym 12065 $abc$36456$n4980_1
.sym 12066 $abc$36456$n3302
.sym 12067 $abc$36456$n2897
.sym 12068 basesoc_dat_w[1]
.sym 12071 $abc$36456$n5030_1
.sym 12073 basesoc_timer0_eventmanager_status_w
.sym 12075 basesoc_timer0_reload_storage[8]
.sym 12077 $abc$36456$n5031_1
.sym 12079 $abc$36456$n4979_1
.sym 12080 $abc$36456$n4976_1
.sym 12082 $abc$36456$n5030_1
.sym 12083 $abc$36456$n5031_1
.sym 12084 $abc$36456$n5027_1
.sym 12085 $abc$36456$n5029
.sym 12088 basesoc_dat_w[1]
.sym 12095 basesoc_ctrl_reset_reset_r
.sym 12100 basesoc_timer0_reload_storage[8]
.sym 12101 $abc$36456$n4976_1
.sym 12102 $abc$36456$n4979_1
.sym 12103 $abc$36456$n3316
.sym 12106 basesoc_timer0_value_status[30]
.sym 12107 $abc$36456$n3313
.sym 12108 $abc$36456$n4980_1
.sym 12109 basesoc_timer0_reload_storage[6]
.sym 12112 $abc$36456$n3302
.sym 12113 $abc$36456$n3316
.sym 12114 sys_rst
.sym 12118 $abc$36456$n3307
.sym 12119 basesoc_timer0_load_storage[14]
.sym 12120 $abc$36456$n3316
.sym 12121 basesoc_timer0_reload_storage[14]
.sym 12124 $abc$36456$n6510
.sym 12126 basesoc_timer0_eventmanager_status_w
.sym 12127 basesoc_timer0_reload_storage[8]
.sym 12128 $abc$36456$n2897
.sym 12129 clk12_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12131 basesoc_timer0_value_status[15]
.sym 12132 $abc$36456$n4988_1
.sym 12133 basesoc_timer0_value_status[31]
.sym 12134 $abc$36456$n5038
.sym 12135 $abc$36456$n3333
.sym 12136 basesoc_timer0_value_status[7]
.sym 12137 basesoc_timer0_value_status[25]
.sym 12138 $abc$36456$n5036_1
.sym 12143 $abc$36456$n5521
.sym 12145 array_muxed1[12]
.sym 12146 basesoc_timer0_reload_storage[17]
.sym 12148 $abc$36456$n3313
.sym 12151 $abc$36456$n4975
.sym 12152 $abc$36456$n4001_1
.sym 12153 $abc$36456$n3313
.sym 12154 basesoc_dat_w[4]
.sym 12157 basesoc_dat_w[3]
.sym 12158 basesoc_timer0_value[0]
.sym 12161 basesoc_timer0_value[0]
.sym 12162 $abc$36456$n2897
.sym 12163 $abc$36456$n4978
.sym 12166 $abc$36456$n5176
.sym 12174 $abc$36456$n3313
.sym 12175 basesoc_timer0_value[28]
.sym 12176 basesoc_timer0_value[26]
.sym 12178 basesoc_timer0_load_storage[12]
.sym 12180 $abc$36456$n4980_1
.sym 12183 $abc$36456$n2905
.sym 12184 $abc$36456$n6564
.sym 12185 basesoc_timer0_eventmanager_status_w
.sym 12186 $abc$36456$n3307
.sym 12189 basesoc_timer0_reload_storage[3]
.sym 12192 basesoc_timer0_value_status[28]
.sym 12197 basesoc_timer0_value[27]
.sym 12198 basesoc_timer0_value[29]
.sym 12199 basesoc_timer0_value_status[27]
.sym 12200 basesoc_timer0_value[30]
.sym 12201 basesoc_timer0_reload_storage[26]
.sym 12206 basesoc_timer0_value[30]
.sym 12212 basesoc_timer0_reload_storage[26]
.sym 12213 $abc$36456$n6564
.sym 12214 basesoc_timer0_eventmanager_status_w
.sym 12217 $abc$36456$n3313
.sym 12218 $abc$36456$n4980_1
.sym 12219 basesoc_timer0_value_status[27]
.sym 12220 basesoc_timer0_reload_storage[3]
.sym 12224 basesoc_timer0_value[27]
.sym 12232 basesoc_timer0_value[28]
.sym 12235 $abc$36456$n3307
.sym 12236 basesoc_timer0_value_status[28]
.sym 12237 $abc$36456$n4980_1
.sym 12238 basesoc_timer0_load_storage[12]
.sym 12242 basesoc_timer0_value[29]
.sym 12248 basesoc_timer0_value[26]
.sym 12251 $abc$36456$n2905
.sym 12252 clk12_$glb_clk
.sym 12253 sys_rst_$glb_sr
.sym 12254 $abc$36456$n3332
.sym 12255 interface3_bank_bus_dat_r[5]
.sym 12256 basesoc_timer0_value[29]
.sym 12257 $abc$36456$n5021_1
.sym 12258 interface3_bank_bus_dat_r[7]
.sym 12259 $abc$36456$n5218
.sym 12260 $abc$36456$n5015_1
.sym 12261 $abc$36456$n5039
.sym 12266 $abc$36456$n3448
.sym 12268 basesoc_timer0_value[24]
.sym 12272 $abc$36456$n5003_1
.sym 12275 $abc$36456$n3311
.sym 12278 array_muxed1[2]
.sym 12279 basesoc_dat_w[5]
.sym 12280 sys_rst
.sym 12282 $abc$36456$n3333
.sym 12284 basesoc_dat_w[7]
.sym 12285 $abc$36456$n2887
.sym 12286 basesoc_timer0_load_storage[14]
.sym 12287 basesoc_timer0_eventmanager_status_w
.sym 12289 $abc$36456$n2889
.sym 12296 $abc$36456$n5212
.sym 12297 basesoc_timer0_load_storage[11]
.sym 12298 $abc$36456$n3307
.sym 12299 $abc$36456$n3305
.sym 12307 basesoc_timer0_load_storage[3]
.sym 12313 array_muxed1[7]
.sym 12315 basesoc_timer0_en_storage
.sym 12319 basesoc_timer0_load_storage[8]
.sym 12324 basesoc_timer0_load_storage[26]
.sym 12326 $abc$36456$n5176
.sym 12328 basesoc_timer0_load_storage[11]
.sym 12329 basesoc_timer0_load_storage[3]
.sym 12330 $abc$36456$n3305
.sym 12331 $abc$36456$n3307
.sym 12352 basesoc_timer0_en_storage
.sym 12353 $abc$36456$n5212
.sym 12354 basesoc_timer0_load_storage[26]
.sym 12359 $abc$36456$n5176
.sym 12360 basesoc_timer0_load_storage[8]
.sym 12361 basesoc_timer0_en_storage
.sym 12371 array_muxed1[7]
.sym 12375 clk12_$glb_clk
.sym 12376 sys_rst_$glb_sr
.sym 12378 basesoc_timer0_load_storage[2]
.sym 12379 basesoc_timer0_load_storage[7]
.sym 12380 basesoc_timer0_load_storage[0]
.sym 12381 $abc$36456$n5162
.sym 12382 basesoc_timer0_load_storage[6]
.sym 12383 $abc$36456$n2899
.sym 12389 $abc$36456$n5005
.sym 12390 basesoc_timer0_load_storage[29]
.sym 12392 $abc$36456$n3319
.sym 12395 basesoc_timer0_reload_storage[21]
.sym 12397 basesoc_timer0_value[28]
.sym 12398 interface3_bank_bus_dat_r[5]
.sym 12401 array_muxed0[6]
.sym 12404 basesoc_timer0_load_storage[6]
.sym 12406 $abc$36456$n2899
.sym 12407 $abc$36456$n3311
.sym 12408 basesoc_timer0_value[8]
.sym 12410 basesoc_timer0_load_storage[26]
.sym 12412 basesoc_dat_w[7]
.sym 12419 sys_rst
.sym 12424 $abc$36456$n3313
.sym 12429 basesoc_dat_w[3]
.sym 12430 $abc$36456$n3302
.sym 12439 basesoc_dat_w[5]
.sym 12445 $abc$36456$n2887
.sym 12452 basesoc_dat_w[5]
.sym 12469 $abc$36456$n3302
.sym 12471 sys_rst
.sym 12472 $abc$36456$n3313
.sym 12477 basesoc_dat_w[3]
.sym 12497 $abc$36456$n2887
.sym 12498 clk12_$glb_clk
.sym 12499 sys_rst_$glb_sr
.sym 12501 basesoc_timer0_reload_storage[28]
.sym 12504 basesoc_timer0_reload_storage[29]
.sym 12505 basesoc_timer0_reload_storage[31]
.sym 12512 basesoc_timer0_value[1]
.sym 12513 basesoc_timer0_value[27]
.sym 12515 basesoc_timer0_value[30]
.sym 12519 basesoc_dat_w[6]
.sym 12532 basesoc_timer0_load_storage[8]
.sym 12549 basesoc_ctrl_reset_reset_r
.sym 12559 $abc$36456$n2889
.sym 12563 basesoc_dat_w[6]
.sym 12575 basesoc_ctrl_reset_reset_r
.sym 12598 basesoc_dat_w[6]
.sym 12620 $abc$36456$n2889
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12626 basesoc_timer0_load_storage[31]
.sym 12627 basesoc_timer0_load_storage[26]
.sym 12643 basesoc_dat_w[2]
.sym 12644 basesoc_timer0_reload_storage[28]
.sym 12645 basesoc_ctrl_reset_reset_r
.sym 12646 user_btn0
.sym 12748 $abc$36456$n6455
.sym 12749 $abc$36456$n6457
.sym 12750 $abc$36456$n6459
.sym 12751 $abc$36456$n6461
.sym 12752 $abc$36456$n6463
.sym 12753 $abc$36456$n6465
.sym 12765 basesoc_uart_tx_fifo_do_read
.sym 12772 sys_rst
.sym 12787 waittimer0_count[0]
.sym 12788 waittimer0_count[1]
.sym 12789 $abc$36456$n2929
.sym 12791 $abc$36456$n3352
.sym 12793 waittimer0_count[3]
.sym 12797 $abc$36456$n3350
.sym 12799 waittimer0_count[8]
.sym 12801 waittimer0_count[5]
.sym 12804 $abc$36456$n3351
.sym 12805 waittimer0_count[4]
.sym 12806 $abc$36456$n6457
.sym 12807 $abc$36456$n6459
.sym 12809 $abc$36456$n158
.sym 12811 waittimer0_count[2]
.sym 12813 $abc$36456$n6455
.sym 12814 user_btn0
.sym 12820 user_btn0
.sym 12823 $abc$36456$n6455
.sym 12826 waittimer0_count[8]
.sym 12827 waittimer0_count[4]
.sym 12828 waittimer0_count[5]
.sym 12829 waittimer0_count[3]
.sym 12832 $abc$36456$n6459
.sym 12834 user_btn0
.sym 12844 $abc$36456$n158
.sym 12845 waittimer0_count[1]
.sym 12846 waittimer0_count[0]
.sym 12847 waittimer0_count[2]
.sym 12850 $abc$36456$n3350
.sym 12852 $abc$36456$n3351
.sym 12853 $abc$36456$n3352
.sym 12856 user_btn0
.sym 12857 $abc$36456$n6457
.sym 12866 $abc$36456$n2929
.sym 12867 clk12_$glb_clk
.sym 12868 sys_rst_$glb_sr
.sym 12869 $abc$36456$n6467
.sym 12870 $abc$36456$n6469
.sym 12871 $abc$36456$n6471
.sym 12872 $abc$36456$n6473
.sym 12873 $abc$36456$n6475
.sym 12874 $abc$36456$n6477
.sym 12875 $abc$36456$n6479
.sym 12876 $abc$36456$n6481
.sym 12878 array_muxed2[1]
.sym 12883 $abc$36456$n3349
.sym 12885 $abc$36456$n2929
.sym 12888 basesoc_uart_tx_fifo_wrport_we
.sym 12889 waittimer0_count[5]
.sym 12891 waittimer0_count[0]
.sym 12892 waittimer0_count[1]
.sym 12893 sys_rst
.sym 12895 $abc$36456$n158
.sym 12898 $PACKER_VCC_NET
.sym 12902 $PACKER_VCC_NET
.sym 12903 $PACKER_VCC_NET
.sym 12915 waittimer0_count[11]
.sym 12916 waittimer0_count[13]
.sym 12918 waittimer0_count[9]
.sym 12924 user_btn0
.sym 12926 $abc$36456$n6467
.sym 12928 $abc$36456$n2929
.sym 12929 $abc$36456$n6473
.sym 12931 $abc$36456$n6477
.sym 12935 $abc$36456$n6469
.sym 12943 $abc$36456$n6469
.sym 12946 user_btn0
.sym 12955 waittimer0_count[13]
.sym 12956 waittimer0_count[11]
.sym 12958 waittimer0_count[9]
.sym 12967 $abc$36456$n6467
.sym 12970 user_btn0
.sym 12973 user_btn0
.sym 12975 $abc$36456$n6473
.sym 12980 user_btn0
.sym 12982 $abc$36456$n6477
.sym 12989 $abc$36456$n2929
.sym 12990 clk12_$glb_clk
.sym 12991 sys_rst_$glb_sr
.sym 12992 $abc$36456$n6483
.sym 12995 waittimer0_count[16]
.sym 12997 waittimer0_count[12]
.sym 12998 $abc$36456$n152
.sym 12999 $abc$36456$n158
.sym 13025 basesoc_uart_tx_fifo_wrport_we
.sym 13115 $abc$36456$n2840
.sym 13116 basesoc_uart_tx_fifo_level0[0]
.sym 13117 basesoc_uart_tx_fifo_level0[2]
.sym 13118 $abc$36456$n6660
.sym 13119 $abc$36456$n3273
.sym 13120 basesoc_uart_tx_fifo_level0[4]
.sym 13121 basesoc_uart_tx_fifo_level0[3]
.sym 13122 $abc$36456$n6659
.sym 13123 array_muxed0[10]
.sym 13128 user_btn0
.sym 13158 $abc$36456$n2841
.sym 13162 basesoc_uart_tx_fifo_wrport_we
.sym 13167 basesoc_uart_tx_fifo_do_read
.sym 13168 $PACKER_VCC_NET
.sym 13172 $PACKER_VCC_NET
.sym 13173 basesoc_uart_tx_fifo_level0[0]
.sym 13174 basesoc_uart_tx_fifo_level0[2]
.sym 13175 $PACKER_VCC_NET
.sym 13177 basesoc_uart_tx_fifo_level0[4]
.sym 13178 basesoc_uart_tx_fifo_level0[3]
.sym 13179 basesoc_uart_tx_fifo_level0[1]
.sym 13184 sys_rst
.sym 13188 $nextpnr_ICESTORM_LC_4$O
.sym 13190 basesoc_uart_tx_fifo_level0[0]
.sym 13194 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 13196 $PACKER_VCC_NET
.sym 13197 basesoc_uart_tx_fifo_level0[1]
.sym 13200 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 13202 $PACKER_VCC_NET
.sym 13203 basesoc_uart_tx_fifo_level0[2]
.sym 13204 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 13206 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 13208 basesoc_uart_tx_fifo_level0[3]
.sym 13209 $PACKER_VCC_NET
.sym 13210 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 13213 $PACKER_VCC_NET
.sym 13214 basesoc_uart_tx_fifo_level0[4]
.sym 13216 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 13219 sys_rst
.sym 13220 basesoc_uart_tx_fifo_wrport_we
.sym 13221 basesoc_uart_tx_fifo_level0[0]
.sym 13222 basesoc_uart_tx_fifo_do_read
.sym 13231 basesoc_uart_tx_fifo_level0[1]
.sym 13235 $abc$36456$n2841
.sym 13236 clk12_$glb_clk
.sym 13237 sys_rst_$glb_sr
.sym 13240 $abc$36456$n6663
.sym 13241 $abc$36456$n6666
.sym 13242 $abc$36456$n6669
.sym 13243 $abc$36456$n210
.sym 13244 reset_delay[3]
.sym 13245 $abc$36456$n206
.sym 13252 $abc$36456$n2841
.sym 13260 basesoc_uart_tx_fifo_do_read
.sym 13263 sys_rst
.sym 13268 $abc$36456$n3004
.sym 13285 sys_rst
.sym 13289 $abc$36456$n4129
.sym 13290 $abc$36456$n3004
.sym 13291 por_rst
.sym 13292 reset_delay[0]
.sym 13295 $abc$36456$n204
.sym 13300 $abc$36456$n210
.sym 13301 $abc$36456$n208
.sym 13302 $abc$36456$n206
.sym 13308 $PACKER_VCC_NET
.sym 13312 $abc$36456$n208
.sym 13313 por_rst
.sym 13314 sys_rst
.sym 13320 $abc$36456$n210
.sym 13324 reset_delay[0]
.sym 13326 $PACKER_VCC_NET
.sym 13330 $abc$36456$n210
.sym 13331 $abc$36456$n204
.sym 13332 $abc$36456$n206
.sym 13333 $abc$36456$n208
.sym 13343 $abc$36456$n208
.sym 13349 $abc$36456$n4129
.sym 13351 por_rst
.sym 13356 por_rst
.sym 13357 sys_rst
.sym 13358 $abc$36456$n3004
.sym 13359 clk12_$glb_clk
.sym 13363 $abc$36456$n4130
.sym 13364 $abc$36456$n4131
.sym 13365 $abc$36456$n4132
.sym 13366 $abc$36456$n4133
.sym 13367 $abc$36456$n4134
.sym 13368 $abc$36456$n4135
.sym 13389 sys_rst
.sym 13394 $PACKER_VCC_NET
.sym 13412 $abc$36456$n224
.sym 13413 $abc$36456$n2798
.sym 13415 $abc$36456$n2797
.sym 13417 $abc$36456$n222
.sym 13420 $abc$36456$n4130
.sym 13422 $abc$36456$n4132
.sym 13423 $abc$36456$n4133
.sym 13426 $abc$36456$n2796
.sym 13427 por_rst
.sym 13429 $abc$36456$n3004
.sym 13430 $abc$36456$n220
.sym 13431 $abc$36456$n226
.sym 13435 $abc$36456$n226
.sym 13436 $abc$36456$n224
.sym 13437 $abc$36456$n222
.sym 13438 $abc$36456$n220
.sym 13442 $abc$36456$n222
.sym 13447 $abc$36456$n4130
.sym 13449 por_rst
.sym 13455 $abc$36456$n224
.sym 13459 por_rst
.sym 13460 $abc$36456$n4133
.sym 13465 $abc$36456$n220
.sym 13471 $abc$36456$n2798
.sym 13473 $abc$36456$n2797
.sym 13474 $abc$36456$n2796
.sym 13478 $abc$36456$n4132
.sym 13480 por_rst
.sym 13481 $abc$36456$n3004
.sym 13482 clk12_$glb_clk
.sym 13484 $abc$36456$n4136
.sym 13485 $abc$36456$n4137
.sym 13486 $abc$36456$n4138
.sym 13487 $abc$36456$n4139
.sym 13488 $abc$36456$n218
.sym 13489 $abc$36456$n212
.sym 13490 reset_delay[10]
.sym 13491 reset_delay[7]
.sym 13503 picorv32.decoded_rs2[3]
.sym 13513 por_rst
.sym 13527 $abc$36456$n214
.sym 13529 $abc$36456$n204
.sym 13534 $abc$36456$n216
.sym 13537 por_rst
.sym 13543 $abc$36456$n3004
.sym 13546 $abc$36456$n212
.sym 13549 $abc$36456$n4136
.sym 13550 $abc$36456$n4137
.sym 13552 $abc$36456$n4139
.sym 13553 $abc$36456$n218
.sym 13565 $abc$36456$n4137
.sym 13566 por_rst
.sym 13571 por_rst
.sym 13573 $abc$36456$n4136
.sym 13577 $abc$36456$n214
.sym 13582 $abc$36456$n4139
.sym 13585 por_rst
.sym 13588 $abc$36456$n212
.sym 13589 $abc$36456$n214
.sym 13590 $abc$36456$n218
.sym 13591 $abc$36456$n216
.sym 13594 $abc$36456$n216
.sym 13601 $abc$36456$n204
.sym 13604 $abc$36456$n3004
.sym 13605 clk12_$glb_clk
.sym 13607 picorv32.decoded_imm_uj[2]
.sym 13610 picorv32.decoded_rd[0]
.sym 13611 $PACKER_VCC_NET
.sym 13616 picorv32.mem_rdata_latched[20]
.sym 13627 $abc$36456$n3004
.sym 13632 $PACKER_VCC_NET
.sym 13640 picorv32.decoded_imm_uj[2]
.sym 13642 $abc$36456$n3030
.sym 13730 picorv32.decoded_rs1[4]
.sym 13731 $abc$36456$n2961
.sym 13734 $abc$36456$n4650
.sym 13736 $abc$36456$n2962
.sym 13737 picorv32.decoded_rs1[5]
.sym 13744 $abc$36456$n4443
.sym 13755 sys_rst
.sym 13758 $PACKER_VCC_NET
.sym 13854 $abc$36456$n2957
.sym 13857 $abc$36456$n4641
.sym 13858 $abc$36456$n2955_1
.sym 13859 $abc$36456$n3719
.sym 13860 picorv32.decoded_rs1[3]
.sym 13861 picorv32.mem_rdata_latched[16]
.sym 13862 picorv32.cpuregs_rs1[9]
.sym 13865 $abc$36456$n4637
.sym 13870 $abc$36456$n4643
.sym 13871 picorv32.latched_rd[0]
.sym 13873 picorv32.latched_rd[2]
.sym 13874 $abc$36456$n4546
.sym 13875 picorv32.latched_rd[3]
.sym 13882 $PACKER_VCC_NET
.sym 13977 picorv32.irq_pending[14]
.sym 13979 picorv32.irq_pending[13]
.sym 13990 $abc$36456$n4635
.sym 14107 $abc$36456$n4808
.sym 14116 picorv32.irq_mask[4]
.sym 14122 picorv32.cpuregs_wrdata[21]
.sym 14125 $PACKER_VCC_NET
.sym 14235 picorv32.cpuregs_rs1[25]
.sym 14243 $abc$36456$n4495
.sym 14246 $PACKER_VCC_NET
.sym 14247 sys_rst
.sym 14248 sys_rst
.sym 14250 $PACKER_VCC_NET
.sym 14252 user_btn2
.sym 14254 $abc$36456$n2955
.sym 14345 waittimer2_count[7]
.sym 14346 $abc$36456$n174
.sym 14347 $abc$36456$n2955
.sym 14349 eventmanager_status_w[2]
.sym 14351 $abc$36456$n176
.sym 14352 waittimer2_count[6]
.sym 14360 picorv32.irq_mask[29]
.sym 14363 picorv32.irq_pending[21]
.sym 14365 picorv32.irq_state[1]
.sym 14375 $PACKER_VCC_NET
.sym 14389 waittimer2_count[2]
.sym 14391 waittimer2_count[5]
.sym 14398 waittimer2_count[3]
.sym 14400 waittimer2_count[4]
.sym 14402 waittimer2_count[7]
.sym 14406 $PACKER_VCC_NET
.sym 14408 waittimer2_count[0]
.sym 14409 waittimer2_count[6]
.sym 14410 $PACKER_VCC_NET
.sym 14412 waittimer2_count[1]
.sym 14418 $nextpnr_ICESTORM_LC_9$O
.sym 14421 waittimer2_count[0]
.sym 14424 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 14426 $PACKER_VCC_NET
.sym 14427 waittimer2_count[1]
.sym 14430 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 14432 waittimer2_count[2]
.sym 14433 $PACKER_VCC_NET
.sym 14434 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 14436 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 14438 $PACKER_VCC_NET
.sym 14439 waittimer2_count[3]
.sym 14440 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 14442 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 14444 waittimer2_count[4]
.sym 14445 $PACKER_VCC_NET
.sym 14446 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 14448 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 14450 $PACKER_VCC_NET
.sym 14451 waittimer2_count[5]
.sym 14452 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 14454 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 14456 waittimer2_count[6]
.sym 14457 $PACKER_VCC_NET
.sym 14458 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 14460 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 14462 waittimer2_count[7]
.sym 14463 $PACKER_VCC_NET
.sym 14464 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 14468 $abc$36456$n184
.sym 14469 waittimer2_count[12]
.sym 14470 $abc$36456$n178
.sym 14471 waittimer2_count[10]
.sym 14472 $abc$36456$n3374
.sym 14473 waittimer2_count[15]
.sym 14474 $abc$36456$n182
.sym 14475 $abc$36456$n180
.sym 14484 picorv32.irq_state[1]
.sym 14491 $abc$36456$n2955
.sym 14494 waittimer2_count[0]
.sym 14504 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 14510 waittimer2_count[13]
.sym 14512 waittimer2_count[8]
.sym 14516 waittimer2_count[14]
.sym 14519 waittimer2_count[11]
.sym 14522 $PACKER_VCC_NET
.sym 14526 waittimer2_count[12]
.sym 14528 waittimer2_count[10]
.sym 14530 waittimer2_count[15]
.sym 14532 $PACKER_VCC_NET
.sym 14536 waittimer2_count[9]
.sym 14541 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 14543 waittimer2_count[8]
.sym 14544 $PACKER_VCC_NET
.sym 14545 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 14547 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 14549 waittimer2_count[9]
.sym 14550 $PACKER_VCC_NET
.sym 14551 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 14553 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 14555 waittimer2_count[10]
.sym 14556 $PACKER_VCC_NET
.sym 14557 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 14559 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 14561 $PACKER_VCC_NET
.sym 14562 waittimer2_count[11]
.sym 14563 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 14565 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 14567 waittimer2_count[12]
.sym 14568 $PACKER_VCC_NET
.sym 14569 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 14571 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 14573 $PACKER_VCC_NET
.sym 14574 waittimer2_count[13]
.sym 14575 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 14577 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 14579 waittimer2_count[14]
.sym 14580 $PACKER_VCC_NET
.sym 14581 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 14583 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 14585 $PACKER_VCC_NET
.sym 14586 waittimer2_count[15]
.sym 14587 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 14591 $abc$36456$n6381
.sym 14594 waittimer2_count[9]
.sym 14598 waittimer2_count[0]
.sym 14609 user_btn2
.sym 14614 $abc$36456$n3044
.sym 14626 $abc$36456$n2955
.sym 14627 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 14633 $abc$36456$n186
.sym 14634 waittimer2_count[1]
.sym 14639 waittimer2_count[2]
.sym 14640 sys_rst
.sym 14647 $PACKER_VCC_NET
.sym 14648 $abc$36456$n6413
.sym 14655 user_btn2
.sym 14659 $abc$36456$n2955
.sym 14660 waittimer2_count[16]
.sym 14663 waittimer2_count[0]
.sym 14665 $PACKER_VCC_NET
.sym 14666 waittimer2_count[16]
.sym 14668 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 14671 sys_rst
.sym 14672 $abc$36456$n6413
.sym 14673 user_btn2
.sym 14690 $abc$36456$n186
.sym 14695 $abc$36456$n186
.sym 14696 waittimer2_count[0]
.sym 14697 waittimer2_count[2]
.sym 14698 waittimer2_count[1]
.sym 14711 $abc$36456$n2955
.sym 14712 clk12_$glb_clk
.sym 14728 waittimer2_count[1]
.sym 14729 waittimer2_count[9]
.sym 14740 user_btn2
.sym 15065 spram_datain00[10]
.sym 15066 spram_datain00[0]
.sym 15076 basesoc_timer0_eventmanager_status_w
.sym 15103 array_muxed1[4]
.sym 15105 spram_dataout00[9]
.sym 15106 spram_dataout10[9]
.sym 15116 array_muxed1[6]
.sym 15124 array_muxed1[1]
.sym 15125 array_muxed0[14]
.sym 15126 array_muxed1[2]
.sym 15127 slave_sel_r[2]
.sym 15136 array_muxed1[4]
.sym 15138 array_muxed0[14]
.sym 15141 array_muxed1[2]
.sym 15143 array_muxed0[14]
.sym 15148 array_muxed1[6]
.sym 15150 array_muxed0[14]
.sym 15153 array_muxed0[14]
.sym 15156 array_muxed1[1]
.sym 15160 array_muxed0[14]
.sym 15162 array_muxed1[6]
.sym 15165 array_muxed0[14]
.sym 15166 slave_sel_r[2]
.sym 15167 spram_dataout00[9]
.sym 15168 spram_dataout10[9]
.sym 15172 array_muxed0[14]
.sym 15174 array_muxed1[2]
.sym 15177 array_muxed1[4]
.sym 15179 array_muxed0[14]
.sym 15192 basesoc_timer0_reload_storage[20]
.sym 15218 array_muxed1[1]
.sym 15230 basesoc_dat_w[4]
.sym 15240 array_muxed1[4]
.sym 15242 $abc$36456$n4971_1
.sym 15248 slave_sel_r[2]
.sym 15250 $abc$36456$n3995_1
.sym 15253 $abc$36456$n2899
.sym 15276 array_muxed1[1]
.sym 15319 array_muxed1[1]
.sym 15345 clk12_$glb_clk
.sym 15346 sys_rst_$glb_sr
.sym 15348 basesoc_timer0_load_storage[23]
.sym 15349 basesoc_timer0_load_storage[20]
.sym 15361 basesoc_dat_w[3]
.sym 15362 array_muxed1[6]
.sym 15374 basesoc_dat_w[1]
.sym 15375 basesoc_timer0_reload_storage[20]
.sym 15378 $abc$36456$n3309
.sym 15379 basesoc_timer0_eventmanager_status_w
.sym 15405 basesoc_ctrl_reset_reset_r
.sym 15415 $abc$36456$n2893
.sym 15446 basesoc_ctrl_reset_reset_r
.sym 15467 $abc$36456$n2893
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 $abc$36456$n5200
.sym 15471 $abc$36456$n5190_1
.sym 15472 basesoc_timer0_value_status[4]
.sym 15473 basesoc_timer0_value_status[6]
.sym 15474 basesoc_timer0_value_status[12]
.sym 15475 $abc$36456$n5013_1
.sym 15476 $abc$36456$n5037_1
.sym 15477 basesoc_timer0_value_status[2]
.sym 15482 basesoc_dat_w[7]
.sym 15484 basesoc_ctrl_storage[26]
.sym 15486 basesoc_dat_w[5]
.sym 15489 basesoc_dat_w[1]
.sym 15492 basesoc_timer0_load_storage[24]
.sym 15493 array_muxed0[2]
.sym 15494 basesoc_timer0_value[1]
.sym 15495 array_muxed1[1]
.sym 15496 $abc$36456$n6507
.sym 15497 $abc$36456$n6513
.sym 15498 $abc$36456$n5182
.sym 15503 $abc$36456$n6522
.sym 15504 basesoc_timer0_value[12]
.sym 15505 $abc$36456$n5190_1
.sym 15512 basesoc_timer0_load_storage[12]
.sym 15513 basesoc_timer0_load_storage[20]
.sym 15514 $abc$36456$n6522
.sym 15517 basesoc_timer0_load_storage[6]
.sym 15518 basesoc_timer0_load_storage[21]
.sym 15519 $abc$36456$n5172_1
.sym 15520 $abc$36456$n4971_1
.sym 15521 $abc$36456$n3316
.sym 15522 $abc$36456$n5012_1
.sym 15523 basesoc_timer0_eventmanager_status_w
.sym 15525 basesoc_timer0_value_status[5]
.sym 15526 $abc$36456$n5184
.sym 15527 basesoc_timer0_en_storage
.sym 15531 basesoc_timer0_reload_storage[6]
.sym 15533 $abc$36456$n6504
.sym 15534 basesoc_timer0_reload_storage[12]
.sym 15535 $abc$36456$n5200
.sym 15536 $abc$36456$n4978
.sym 15537 $abc$36456$n5011
.sym 15538 $abc$36456$n3309
.sym 15539 basesoc_timer0_value_status[12]
.sym 15542 basesoc_timer0_reload_storage[12]
.sym 15544 basesoc_timer0_reload_storage[6]
.sym 15546 $abc$36456$n6504
.sym 15547 basesoc_timer0_eventmanager_status_w
.sym 15550 basesoc_timer0_load_storage[12]
.sym 15551 basesoc_timer0_en_storage
.sym 15553 $abc$36456$n5184
.sym 15556 $abc$36456$n3309
.sym 15557 $abc$36456$n3316
.sym 15558 basesoc_timer0_load_storage[20]
.sym 15559 basesoc_timer0_reload_storage[12]
.sym 15562 $abc$36456$n5172_1
.sym 15563 basesoc_timer0_load_storage[6]
.sym 15565 basesoc_timer0_en_storage
.sym 15568 $abc$36456$n3309
.sym 15569 basesoc_timer0_load_storage[21]
.sym 15570 $abc$36456$n4978
.sym 15571 basesoc_timer0_value_status[5]
.sym 15575 basesoc_timer0_load_storage[20]
.sym 15576 $abc$36456$n5200
.sym 15577 basesoc_timer0_en_storage
.sym 15580 $abc$36456$n4971_1
.sym 15581 basesoc_timer0_value_status[12]
.sym 15582 $abc$36456$n5012_1
.sym 15583 $abc$36456$n5011
.sym 15586 $abc$36456$n6522
.sym 15587 basesoc_timer0_reload_storage[12]
.sym 15588 basesoc_timer0_eventmanager_status_w
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15595 $abc$36456$n6492
.sym 15596 $abc$36456$n6495
.sym 15597 $abc$36456$n6498
.sym 15598 $abc$36456$n6501
.sym 15599 $abc$36456$n6504
.sym 15600 $abc$36456$n6507
.sym 15605 basesoc_timer0_value[4]
.sym 15606 $abc$36456$n5037_1
.sym 15607 basesoc_timer0_en_storage
.sym 15608 $abc$36456$n5012_1
.sym 15609 $abc$36456$n3316
.sym 15610 $abc$36456$n3303
.sym 15612 array_muxed0[14]
.sym 15614 basesoc_timer0_load_storage[21]
.sym 15616 array_muxed1[5]
.sym 15617 basesoc_timer0_eventmanager_status_w
.sym 15619 $abc$36456$n6531
.sym 15620 basesoc_timer0_value[7]
.sym 15624 basesoc_timer0_value[20]
.sym 15625 $abc$36456$n3329
.sym 15626 basesoc_timer0_value[22]
.sym 15627 $abc$36456$n4980_1
.sym 15628 basesoc_dat_w[4]
.sym 15634 basesoc_timer0_value_status[18]
.sym 15635 basesoc_timer0_value[13]
.sym 15636 basesoc_timer0_value[3]
.sym 15637 basesoc_timer0_value_status[6]
.sym 15638 $abc$36456$n3338
.sym 15639 $abc$36456$n3307
.sym 15640 basesoc_timer0_value[15]
.sym 15641 basesoc_timer0_value[14]
.sym 15642 basesoc_timer0_value[2]
.sym 15643 basesoc_timer0_value[12]
.sym 15644 basesoc_timer0_value[7]
.sym 15645 basesoc_timer0_value[6]
.sym 15646 $abc$36456$n4978
.sym 15647 basesoc_timer0_value[5]
.sym 15648 basesoc_timer0_value[0]
.sym 15649 basesoc_timer0_value[1]
.sym 15651 $abc$36456$n3329
.sym 15652 basesoc_dat_w[4]
.sym 15654 $abc$36456$n4977_1
.sym 15655 basesoc_timer0_value[4]
.sym 15656 $abc$36456$n3334
.sym 15657 $abc$36456$n3336
.sym 15658 $abc$36456$n3337
.sym 15659 $abc$36456$n3335
.sym 15660 basesoc_timer0_load_storage[10]
.sym 15661 $abc$36456$n2887
.sym 15663 $abc$36456$n3305
.sym 15665 basesoc_timer0_load_storage[6]
.sym 15667 basesoc_timer0_value[15]
.sym 15668 basesoc_timer0_value[13]
.sym 15669 basesoc_timer0_value[12]
.sym 15670 basesoc_timer0_value[14]
.sym 15673 basesoc_timer0_value[7]
.sym 15674 basesoc_timer0_value[6]
.sym 15675 basesoc_timer0_value[4]
.sym 15676 basesoc_timer0_value[5]
.sym 15681 basesoc_dat_w[4]
.sym 15685 basesoc_timer0_value_status[6]
.sym 15686 basesoc_timer0_load_storage[6]
.sym 15687 $abc$36456$n4978
.sym 15688 $abc$36456$n3305
.sym 15691 $abc$36456$n3334
.sym 15692 $abc$36456$n3329
.sym 15697 $abc$36456$n3307
.sym 15698 basesoc_timer0_value_status[18]
.sym 15699 basesoc_timer0_load_storage[10]
.sym 15700 $abc$36456$n4977_1
.sym 15703 $abc$36456$n3335
.sym 15704 $abc$36456$n3336
.sym 15705 $abc$36456$n3338
.sym 15706 $abc$36456$n3337
.sym 15709 basesoc_timer0_value[0]
.sym 15710 basesoc_timer0_value[1]
.sym 15711 basesoc_timer0_value[2]
.sym 15712 basesoc_timer0_value[3]
.sym 15713 $abc$36456$n2887
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15716 $abc$36456$n6510
.sym 15717 $abc$36456$n6513
.sym 15718 $abc$36456$n6516
.sym 15719 $abc$36456$n6519
.sym 15720 $abc$36456$n6522
.sym 15721 $abc$36456$n6525
.sym 15722 $abc$36456$n6528
.sym 15723 $abc$36456$n6531
.sym 15728 basesoc_timer0_value_status[18]
.sym 15729 $abc$36456$n3307
.sym 15730 $abc$36456$n4986_1
.sym 15731 basesoc_timer0_value[5]
.sym 15732 $abc$36456$n2889
.sym 15733 $abc$36456$n2897
.sym 15734 basesoc_timer0_load_storage[4]
.sym 15737 array_muxed1[7]
.sym 15738 basesoc_timer0_eventmanager_status_w
.sym 15739 basesoc_dat_w[1]
.sym 15741 basesoc_timer0_value[24]
.sym 15742 $abc$36456$n2905
.sym 15744 array_muxed0[4]
.sym 15745 $PACKER_VCC_NET
.sym 15746 basesoc_timer0_value[25]
.sym 15747 $abc$36456$n2887
.sym 15749 $abc$36456$n2899
.sym 15750 basesoc_dat_w[2]
.sym 15751 array_muxed0[11]
.sym 15758 $abc$36456$n5194
.sym 15760 basesoc_timer0_load_storage[17]
.sym 15761 basesoc_timer0_en_storage
.sym 15762 basesoc_timer0_reload_storage[14]
.sym 15765 basesoc_timer0_load_storage[14]
.sym 15766 basesoc_timer0_load_storage[22]
.sym 15769 basesoc_timer0_eventmanager_status_w
.sym 15770 $abc$36456$n5182
.sym 15773 $abc$36456$n5188
.sym 15775 $abc$36456$n5190_1
.sym 15776 $abc$36456$n5204_1
.sym 15778 basesoc_timer0_value[9]
.sym 15779 $abc$36456$n6528
.sym 15780 basesoc_timer0_en_storage
.sym 15782 basesoc_timer0_load_storage[15]
.sym 15783 $abc$36456$n3309
.sym 15784 basesoc_timer0_value[11]
.sym 15786 basesoc_timer0_load_storage[11]
.sym 15787 basesoc_timer0_value[8]
.sym 15788 basesoc_timer0_value[10]
.sym 15790 $abc$36456$n6528
.sym 15791 basesoc_timer0_eventmanager_status_w
.sym 15793 basesoc_timer0_reload_storage[14]
.sym 15797 basesoc_timer0_load_storage[22]
.sym 15798 $abc$36456$n3309
.sym 15803 basesoc_timer0_en_storage
.sym 15804 basesoc_timer0_load_storage[22]
.sym 15805 $abc$36456$n5204_1
.sym 15808 basesoc_timer0_en_storage
.sym 15809 $abc$36456$n5182
.sym 15811 basesoc_timer0_load_storage[11]
.sym 15814 basesoc_timer0_value[10]
.sym 15815 basesoc_timer0_value[8]
.sym 15816 basesoc_timer0_value[11]
.sym 15817 basesoc_timer0_value[9]
.sym 15820 basesoc_timer0_load_storage[17]
.sym 15821 basesoc_timer0_en_storage
.sym 15822 $abc$36456$n5194
.sym 15826 basesoc_timer0_load_storage[15]
.sym 15827 basesoc_timer0_en_storage
.sym 15828 $abc$36456$n5190_1
.sym 15832 basesoc_timer0_en_storage
.sym 15834 basesoc_timer0_load_storage[14]
.sym 15835 $abc$36456$n5188
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15839 $abc$36456$n6534
.sym 15840 $abc$36456$n6537
.sym 15841 $abc$36456$n6540
.sym 15842 $abc$36456$n6543
.sym 15843 $abc$36456$n6546
.sym 15844 $abc$36456$n6549
.sym 15845 $abc$36456$n6552
.sym 15846 $abc$36456$n6555
.sym 15851 basesoc_timer0_value[2]
.sym 15853 basesoc_timer0_value[1]
.sym 15854 $abc$36456$n3322
.sym 15855 basesoc_timer0_value[10]
.sym 15856 basesoc_dat_w[3]
.sym 15858 $abc$36456$n3319
.sym 15859 $abc$36456$n2893
.sym 15861 basesoc_timer0_reload_storage[4]
.sym 15862 $abc$36456$n4978
.sym 15863 basesoc_timer0_value_status[20]
.sym 15864 basesoc_timer0_value[9]
.sym 15865 basesoc_timer0_load_storage[15]
.sym 15866 basesoc_timer0_value[11]
.sym 15867 basesoc_timer0_eventmanager_status_w
.sym 15869 $abc$36456$n3309
.sym 15870 basesoc_timer0_value[26]
.sym 15871 array_muxed0[8]
.sym 15872 basesoc_timer0_value[8]
.sym 15874 basesoc_timer0_load_storage[21]
.sym 15880 basesoc_timer0_load_storage[17]
.sym 15882 basesoc_timer0_load_storage[16]
.sym 15883 basesoc_timer0_value_status[24]
.sym 15884 basesoc_timer0_value[16]
.sym 15885 $abc$36456$n3313
.sym 15886 basesoc_timer0_reload_storage[17]
.sym 15888 basesoc_timer0_eventmanager_status_w
.sym 15890 basesoc_timer0_value_status[16]
.sym 15894 basesoc_timer0_value[20]
.sym 15895 $abc$36456$n3309
.sym 15897 $abc$36456$n6537
.sym 15899 $abc$36456$n4980_1
.sym 15900 $abc$36456$n4978
.sym 15901 basesoc_timer0_value[24]
.sym 15903 basesoc_timer0_value[0]
.sym 15906 $abc$36456$n4977_1
.sym 15907 $abc$36456$n2905
.sym 15908 basesoc_timer0_reload_storage[1]
.sym 15909 basesoc_timer0_value_status[0]
.sym 15913 $abc$36456$n3309
.sym 15914 basesoc_timer0_reload_storage[1]
.sym 15915 basesoc_timer0_load_storage[17]
.sym 15916 $abc$36456$n3313
.sym 15919 basesoc_timer0_eventmanager_status_w
.sym 15921 $abc$36456$n6537
.sym 15922 basesoc_timer0_reload_storage[17]
.sym 15925 basesoc_timer0_value[16]
.sym 15933 basesoc_timer0_value[24]
.sym 15938 basesoc_timer0_value[20]
.sym 15945 basesoc_timer0_value[0]
.sym 15949 $abc$36456$n3309
.sym 15950 $abc$36456$n4980_1
.sym 15951 basesoc_timer0_load_storage[16]
.sym 15952 basesoc_timer0_value_status[24]
.sym 15955 $abc$36456$n4977_1
.sym 15956 $abc$36456$n4978
.sym 15957 basesoc_timer0_value_status[16]
.sym 15958 basesoc_timer0_value_status[0]
.sym 15959 $abc$36456$n2905
.sym 15960 clk12_$glb_clk
.sym 15961 sys_rst_$glb_sr
.sym 15962 $abc$36456$n6558
.sym 15963 $abc$36456$n6561
.sym 15964 $abc$36456$n6564
.sym 15965 $abc$36456$n6567
.sym 15966 $abc$36456$n6570
.sym 15967 $abc$36456$n6573
.sym 15968 $abc$36456$n6576
.sym 15969 $abc$36456$n6579
.sym 15974 $abc$36456$n4985_1
.sym 15976 basesoc_timer0_load_storage[16]
.sym 15978 $abc$36456$n5198_1
.sym 15981 $abc$36456$n3333
.sym 15982 basesoc_dat_w[5]
.sym 15983 basesoc_dat_w[7]
.sym 15984 basesoc_timer0_load_storage[17]
.sym 15985 basesoc_timer0_value[14]
.sym 15986 basesoc_timer0_value[1]
.sym 15988 basesoc_timer0_load_storage[2]
.sym 15989 basesoc_timer0_value[27]
.sym 15991 array_muxed1[1]
.sym 15992 $abc$36456$n6549
.sym 15993 $abc$36456$n6507
.sym 15994 $abc$36456$n4977_1
.sym 15996 $abc$36456$n6555
.sym 15997 $abc$36456$n6513
.sym 16005 basesoc_timer0_value[27]
.sym 16007 basesoc_timer0_value[15]
.sym 16008 basesoc_timer0_value_status[7]
.sym 16010 basesoc_timer0_value[24]
.sym 16012 $abc$36456$n5037_1
.sym 16013 basesoc_timer0_value_status[31]
.sym 16014 $abc$36456$n2905
.sym 16015 $abc$36456$n3307
.sym 16017 basesoc_timer0_value_status[25]
.sym 16018 basesoc_timer0_value[25]
.sym 16020 $abc$36456$n4978
.sym 16025 basesoc_timer0_load_storage[15]
.sym 16027 $abc$36456$n3316
.sym 16028 basesoc_timer0_reload_storage[9]
.sym 16029 basesoc_timer0_value[31]
.sym 16030 $abc$36456$n5038
.sym 16031 basesoc_timer0_value[26]
.sym 16032 $abc$36456$n4980_1
.sym 16033 basesoc_timer0_value[7]
.sym 16036 basesoc_timer0_value[15]
.sym 16042 $abc$36456$n3316
.sym 16043 basesoc_timer0_reload_storage[9]
.sym 16044 basesoc_timer0_value_status[25]
.sym 16045 $abc$36456$n4980_1
.sym 16051 basesoc_timer0_value[31]
.sym 16054 $abc$36456$n3307
.sym 16055 basesoc_timer0_load_storage[15]
.sym 16056 basesoc_timer0_value_status[31]
.sym 16057 $abc$36456$n4980_1
.sym 16060 basesoc_timer0_value[27]
.sym 16061 basesoc_timer0_value[26]
.sym 16062 basesoc_timer0_value[25]
.sym 16063 basesoc_timer0_value[24]
.sym 16066 basesoc_timer0_value[7]
.sym 16074 basesoc_timer0_value[25]
.sym 16078 $abc$36456$n4978
.sym 16079 $abc$36456$n5037_1
.sym 16080 basesoc_timer0_value_status[7]
.sym 16081 $abc$36456$n5038
.sym 16082 $abc$36456$n2905
.sym 16083 clk12_$glb_clk
.sym 16084 sys_rst_$glb_sr
.sym 16085 basesoc_timer0_value[9]
.sym 16086 $abc$36456$n5216_1
.sym 16087 interface3_bank_bus_dat_r[3]
.sym 16088 $abc$36456$n5202_1
.sym 16089 $abc$36456$n5035
.sym 16090 $abc$36456$n5178
.sym 16091 basesoc_timer0_value[21]
.sym 16092 basesoc_timer0_value[28]
.sym 16098 $abc$36456$n3311
.sym 16099 basesoc_dat_w[7]
.sym 16101 $abc$36456$n4988_1
.sym 16102 basesoc_dat_w[7]
.sym 16103 $abc$36456$n4987
.sym 16104 basesoc_timer0_value[19]
.sym 16105 basesoc_timer0_value[8]
.sym 16106 $abc$36456$n6561
.sym 16109 basesoc_timer0_eventmanager_status_w
.sym 16110 $abc$36456$n2899
.sym 16111 basesoc_timer0_reload_storage[28]
.sym 16113 basesoc_dat_w[4]
.sym 16115 basesoc_timer0_value[31]
.sym 16117 basesoc_timer0_reload_storage[29]
.sym 16118 $abc$36456$n3319
.sym 16119 basesoc_timer0_value[7]
.sym 16126 $abc$36456$n5016_1
.sym 16127 $abc$36456$n3319
.sym 16128 basesoc_timer0_reload_storage[29]
.sym 16130 basesoc_timer0_load_storage[29]
.sym 16131 basesoc_timer0_en_storage
.sym 16132 $abc$36456$n3319
.sym 16133 $abc$36456$n5036_1
.sym 16134 basesoc_timer0_value_status[15]
.sym 16135 basesoc_timer0_reload_storage[21]
.sym 16136 basesoc_timer0_value[29]
.sym 16138 $abc$36456$n3303
.sym 16139 $abc$36456$n6573
.sym 16140 $abc$36456$n3322
.sym 16141 $abc$36456$n5039
.sym 16142 $abc$36456$n5033_1
.sym 16143 basesoc_timer0_reload_storage[29]
.sym 16144 $abc$36456$n3311
.sym 16145 $abc$36456$n5021_1
.sym 16146 basesoc_timer0_reload_storage[23]
.sym 16147 basesoc_timer0_value[30]
.sym 16148 $abc$36456$n5015_1
.sym 16149 $abc$36456$n4971_1
.sym 16150 basesoc_timer0_eventmanager_status_w
.sym 16151 basesoc_timer0_value[31]
.sym 16154 $abc$36456$n4977_1
.sym 16155 $abc$36456$n5218
.sym 16156 basesoc_timer0_value_status[21]
.sym 16157 basesoc_timer0_value[28]
.sym 16159 basesoc_timer0_value[28]
.sym 16160 basesoc_timer0_value[29]
.sym 16161 basesoc_timer0_value[31]
.sym 16162 basesoc_timer0_value[30]
.sym 16165 $abc$36456$n5021_1
.sym 16166 $abc$36456$n5016_1
.sym 16167 $abc$36456$n3303
.sym 16168 $abc$36456$n5015_1
.sym 16171 basesoc_timer0_load_storage[29]
.sym 16173 $abc$36456$n5218
.sym 16174 basesoc_timer0_en_storage
.sym 16177 $abc$36456$n3319
.sym 16178 basesoc_timer0_reload_storage[21]
.sym 16179 $abc$36456$n3322
.sym 16180 basesoc_timer0_reload_storage[29]
.sym 16183 $abc$36456$n5033_1
.sym 16184 $abc$36456$n3303
.sym 16185 $abc$36456$n5039
.sym 16186 $abc$36456$n5036_1
.sym 16189 basesoc_timer0_reload_storage[29]
.sym 16190 $abc$36456$n6573
.sym 16191 basesoc_timer0_eventmanager_status_w
.sym 16195 basesoc_timer0_load_storage[29]
.sym 16196 basesoc_timer0_value_status[21]
.sym 16197 $abc$36456$n3311
.sym 16198 $abc$36456$n4977_1
.sym 16201 basesoc_timer0_value_status[15]
.sym 16202 $abc$36456$n3319
.sym 16203 $abc$36456$n4971_1
.sym 16204 basesoc_timer0_reload_storage[23]
.sym 16206 clk12_$glb_clk
.sym 16207 sys_rst_$glb_sr
.sym 16208 $abc$36456$n5033_1
.sym 16209 basesoc_timer0_value[31]
.sym 16210 $abc$36456$n5206
.sym 16211 basesoc_timer0_value[7]
.sym 16212 basesoc_timer0_value[23]
.sym 16213 $abc$36456$n5174
.sym 16214 $abc$36456$n5034_1
.sym 16215 $abc$36456$n5222_1
.sym 16220 basesoc_dat_w[4]
.sym 16221 $abc$36456$n3319
.sym 16222 $abc$36456$n4983_1
.sym 16223 $abc$36456$n3322
.sym 16224 basesoc_timer0_load_storage[8]
.sym 16226 array_muxed1[7]
.sym 16227 basesoc_timer0_reload_storage[9]
.sym 16228 $abc$36456$n3322
.sym 16230 interface3_bank_bus_dat_r[7]
.sym 16231 $abc$36456$n3302
.sym 16232 $PACKER_VCC_NET
.sym 16234 basesoc_dat_w[2]
.sym 16235 array_muxed0[4]
.sym 16236 $abc$36456$n2899
.sym 16238 basesoc_timer0_load_storage[31]
.sym 16239 eventmanager_status_w[2]
.sym 16242 basesoc_timer0_value_status[21]
.sym 16254 basesoc_timer0_eventmanager_status_w
.sym 16257 basesoc_dat_w[6]
.sym 16260 $abc$36456$n2887
.sym 16262 basesoc_timer0_value[1]
.sym 16263 sys_rst
.sym 16265 basesoc_ctrl_reset_reset_r
.sym 16266 basesoc_timer0_reload_storage[1]
.sym 16272 basesoc_dat_w[2]
.sym 16274 $abc$36456$n3302
.sym 16278 $abc$36456$n3319
.sym 16280 basesoc_dat_w[7]
.sym 16290 basesoc_dat_w[2]
.sym 16296 basesoc_dat_w[7]
.sym 16301 basesoc_ctrl_reset_reset_r
.sym 16306 basesoc_timer0_value[1]
.sym 16307 basesoc_timer0_eventmanager_status_w
.sym 16309 basesoc_timer0_reload_storage[1]
.sym 16314 basesoc_dat_w[6]
.sym 16318 $abc$36456$n3319
.sym 16320 $abc$36456$n3302
.sym 16321 sys_rst
.sym 16328 $abc$36456$n2887
.sym 16329 clk12_$glb_clk
.sym 16330 sys_rst_$glb_sr
.sym 16331 basesoc_ctrl_reset_reset_r
.sym 16332 eventsourceprocess2_old_trigger
.sym 16337 $abc$36456$n2948
.sym 16338 basesoc_dat_w[2]
.sym 16346 $abc$36456$n3322
.sym 16347 basesoc_timer0_value[0]
.sym 16349 $abc$36456$n2917
.sym 16351 basesoc_timer0_load_storage[0]
.sym 16353 $abc$36456$n5162
.sym 16355 array_muxed0[8]
.sym 16356 array_muxed1[0]
.sym 16364 $abc$36456$n3355_1
.sym 16366 $abc$36456$n2929
.sym 16374 $abc$36456$n2901
.sym 16379 basesoc_dat_w[7]
.sym 16380 basesoc_dat_w[5]
.sym 16385 basesoc_dat_w[4]
.sym 16412 basesoc_dat_w[4]
.sym 16432 basesoc_dat_w[5]
.sym 16437 basesoc_dat_w[7]
.sym 16451 $abc$36456$n2901
.sym 16452 clk12_$glb_clk
.sym 16453 sys_rst_$glb_sr
.sym 16459 eventmanager_pending_w[2]
.sym 16460 $abc$36456$n2949
.sym 16467 $abc$36456$n2887
.sym 16468 $abc$36456$n2889
.sym 16470 $abc$36456$n2901
.sym 16471 basesoc_dat_w[2]
.sym 16473 basesoc_ctrl_reset_reset_r
.sym 16474 basesoc_timer0_reload_storage[22]
.sym 16475 basesoc_dat_w[7]
.sym 16476 array_muxed1[2]
.sym 16485 eventmanager_status_w[2]
.sym 16497 basesoc_dat_w[7]
.sym 16502 basesoc_dat_w[2]
.sym 16506 $abc$36456$n2893
.sym 16547 basesoc_dat_w[7]
.sym 16553 basesoc_dat_w[2]
.sym 16574 $abc$36456$n2893
.sym 16575 clk12_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16577 waittimer0_count[0]
.sym 16578 waittimer0_count[7]
.sym 16579 waittimer0_count[6]
.sym 16580 $abc$36456$n2930
.sym 16581 $abc$36456$n6451
.sym 16582 $abc$36456$n2929
.sym 16583 eventmanager_status_w[0]
.sym 16584 waittimer0_count[5]
.sym 16590 array_muxed0[6]
.sym 16592 $abc$36456$n2893
.sym 16597 sys_rst
.sym 16600 $PACKER_VCC_NET
.sym 16603 user_btn0
.sym 16609 user_btn0
.sym 16620 waittimer0_count[4]
.sym 16622 waittimer0_count[1]
.sym 16626 waittimer0_count[2]
.sym 16632 waittimer0_count[3]
.sym 16635 waittimer0_count[7]
.sym 16636 waittimer0_count[6]
.sym 16640 $PACKER_VCC_NET
.sym 16642 waittimer0_count[0]
.sym 16643 $PACKER_VCC_NET
.sym 16648 $PACKER_VCC_NET
.sym 16649 waittimer0_count[5]
.sym 16650 $nextpnr_ICESTORM_LC_7$O
.sym 16652 waittimer0_count[0]
.sym 16656 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 16658 waittimer0_count[1]
.sym 16659 $PACKER_VCC_NET
.sym 16662 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 16664 waittimer0_count[2]
.sym 16665 $PACKER_VCC_NET
.sym 16666 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 16668 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 16670 $PACKER_VCC_NET
.sym 16671 waittimer0_count[3]
.sym 16672 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 16674 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 16676 $PACKER_VCC_NET
.sym 16677 waittimer0_count[4]
.sym 16678 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 16680 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 16682 waittimer0_count[5]
.sym 16683 $PACKER_VCC_NET
.sym 16684 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 16686 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 16688 $PACKER_VCC_NET
.sym 16689 waittimer0_count[6]
.sym 16690 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 16692 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 16694 $PACKER_VCC_NET
.sym 16695 waittimer0_count[7]
.sym 16696 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 16700 $abc$36456$n148
.sym 16701 $abc$36456$n150
.sym 16702 waittimer0_count[14]
.sym 16703 waittimer0_count[15]
.sym 16704 $abc$36456$n3353_1
.sym 16705 $abc$36456$n154
.sym 16706 $abc$36456$n156
.sym 16707 $abc$36456$n146
.sym 16716 basesoc_uart_tx_fifo_wrport_we
.sym 16725 $PACKER_VCC_NET
.sym 16726 eventmanager_status_w[2]
.sym 16728 $PACKER_VCC_NET
.sym 16732 $abc$36456$n3273
.sym 16734 basesoc_uart_tx_fifo_level0[4]
.sym 16736 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 16746 waittimer0_count[12]
.sym 16747 waittimer0_count[13]
.sym 16749 waittimer0_count[9]
.sym 16753 waittimer0_count[8]
.sym 16754 waittimer0_count[11]
.sym 16760 $PACKER_VCC_NET
.sym 16761 $PACKER_VCC_NET
.sym 16767 waittimer0_count[14]
.sym 16768 waittimer0_count[15]
.sym 16769 $PACKER_VCC_NET
.sym 16771 waittimer0_count[10]
.sym 16773 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 16775 waittimer0_count[8]
.sym 16776 $PACKER_VCC_NET
.sym 16777 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 16779 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 16781 $PACKER_VCC_NET
.sym 16782 waittimer0_count[9]
.sym 16783 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 16785 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 16787 waittimer0_count[10]
.sym 16788 $PACKER_VCC_NET
.sym 16789 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 16791 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 16793 waittimer0_count[11]
.sym 16794 $PACKER_VCC_NET
.sym 16795 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 16797 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 16799 waittimer0_count[12]
.sym 16800 $PACKER_VCC_NET
.sym 16801 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 16803 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 16805 waittimer0_count[13]
.sym 16806 $PACKER_VCC_NET
.sym 16807 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 16809 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 16811 waittimer0_count[14]
.sym 16812 $PACKER_VCC_NET
.sym 16813 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 16815 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 16817 waittimer0_count[15]
.sym 16818 $PACKER_VCC_NET
.sym 16819 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 16829 waittimer0_count[10]
.sym 16854 $abc$36456$n2929
.sym 16859 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 16868 $abc$36456$n6475
.sym 16870 $PACKER_VCC_NET
.sym 16875 waittimer0_count[16]
.sym 16876 user_btn0
.sym 16877 sys_rst
.sym 16878 $abc$36456$n152
.sym 16888 $abc$36456$n6483
.sym 16891 $abc$36456$n2929
.sym 16895 $abc$36456$n158
.sym 16897 $PACKER_VCC_NET
.sym 16899 waittimer0_count[16]
.sym 16900 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 16916 $abc$36456$n158
.sym 16929 $abc$36456$n152
.sym 16933 sys_rst
.sym 16935 $abc$36456$n6475
.sym 16936 user_btn0
.sym 16939 $abc$36456$n6483
.sym 16940 sys_rst
.sym 16941 user_btn0
.sym 16943 $abc$36456$n2929
.sym 16944 clk12_$glb_clk
.sym 16955 $abc$36456$n4485_1
.sym 16965 sys_rst
.sym 16972 eventmanager_status_w[2]
.sym 16975 sys_rst
.sym 16978 $abc$36456$n2840
.sym 16989 $abc$36456$n2840
.sym 16990 $abc$36456$n6665
.sym 16991 $abc$36456$n6669
.sym 16992 basesoc_uart_tx_fifo_do_read
.sym 16995 $PACKER_VCC_NET
.sym 16996 basesoc_uart_tx_fifo_level0[0]
.sym 16997 $abc$36456$n6663
.sym 16998 $abc$36456$n6666
.sym 16999 $abc$36456$n6668
.sym 17000 basesoc_uart_tx_fifo_wrport_we
.sym 17002 basesoc_uart_tx_fifo_level0[1]
.sym 17004 $abc$36456$n6662
.sym 17006 $abc$36456$n6660
.sym 17008 sys_rst
.sym 17013 basesoc_uart_tx_fifo_level0[2]
.sym 17017 basesoc_uart_tx_fifo_level0[3]
.sym 17018 $abc$36456$n6659
.sym 17021 basesoc_uart_tx_fifo_do_read
.sym 17022 basesoc_uart_tx_fifo_wrport_we
.sym 17023 sys_rst
.sym 17026 $abc$36456$n6660
.sym 17027 basesoc_uart_tx_fifo_wrport_we
.sym 17029 $abc$36456$n6659
.sym 17033 $abc$36456$n6663
.sym 17034 basesoc_uart_tx_fifo_wrport_we
.sym 17035 $abc$36456$n6662
.sym 17039 basesoc_uart_tx_fifo_level0[0]
.sym 17040 $PACKER_VCC_NET
.sym 17044 basesoc_uart_tx_fifo_level0[0]
.sym 17045 basesoc_uart_tx_fifo_level0[3]
.sym 17046 basesoc_uart_tx_fifo_level0[1]
.sym 17047 basesoc_uart_tx_fifo_level0[2]
.sym 17050 $abc$36456$n6668
.sym 17051 basesoc_uart_tx_fifo_wrport_we
.sym 17053 $abc$36456$n6669
.sym 17056 basesoc_uart_tx_fifo_wrport_we
.sym 17057 $abc$36456$n6665
.sym 17058 $abc$36456$n6666
.sym 17063 basesoc_uart_tx_fifo_level0[0]
.sym 17064 $PACKER_VCC_NET
.sym 17066 $abc$36456$n2840
.sym 17067 clk12_$glb_clk
.sym 17068 sys_rst_$glb_sr
.sym 17071 picorv32.decoded_rd[1]
.sym 17088 sys_rst
.sym 17091 $PACKER_VCC_NET
.sym 17112 basesoc_uart_tx_fifo_level0[2]
.sym 17113 $abc$36456$n4131
.sym 17116 basesoc_uart_tx_fifo_level0[3]
.sym 17119 basesoc_uart_tx_fifo_level0[0]
.sym 17122 por_rst
.sym 17123 basesoc_uart_tx_fifo_level0[4]
.sym 17124 $abc$36456$n4134
.sym 17133 basesoc_uart_tx_fifo_level0[1]
.sym 17137 $abc$36456$n3004
.sym 17141 $abc$36456$n206
.sym 17142 $nextpnr_ICESTORM_LC_18$O
.sym 17145 basesoc_uart_tx_fifo_level0[0]
.sym 17148 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 17151 basesoc_uart_tx_fifo_level0[1]
.sym 17154 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 17157 basesoc_uart_tx_fifo_level0[2]
.sym 17158 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 17160 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 17162 basesoc_uart_tx_fifo_level0[3]
.sym 17164 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 17167 basesoc_uart_tx_fifo_level0[4]
.sym 17170 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 17173 por_rst
.sym 17175 $abc$36456$n4134
.sym 17179 $abc$36456$n206
.sym 17185 por_rst
.sym 17187 $abc$36456$n4131
.sym 17189 $abc$36456$n3004
.sym 17190 clk12_$glb_clk
.sym 17195 reset_delay[1]
.sym 17199 picorv32.decoded_rs2[5]
.sym 17210 por_rst
.sym 17217 eventmanager_status_w[2]
.sym 17218 picorv32.mem_rdata_latched[7]
.sym 17224 $PACKER_VCC_NET
.sym 17225 picorv32.mem_rdata_latched[22]
.sym 17226 picorv32.mem_rdata_q[20]
.sym 17234 reset_delay[4]
.sym 17236 reset_delay[2]
.sym 17239 reset_delay[3]
.sym 17240 reset_delay[7]
.sym 17246 reset_delay[5]
.sym 17249 $PACKER_VCC_NET
.sym 17254 reset_delay[0]
.sym 17257 $PACKER_VCC_NET
.sym 17258 reset_delay[6]
.sym 17260 reset_delay[1]
.sym 17265 $nextpnr_ICESTORM_LC_3$O
.sym 17267 reset_delay[0]
.sym 17271 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 17273 reset_delay[1]
.sym 17274 $PACKER_VCC_NET
.sym 17277 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 17279 reset_delay[2]
.sym 17280 $PACKER_VCC_NET
.sym 17281 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 17283 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 17285 reset_delay[3]
.sym 17286 $PACKER_VCC_NET
.sym 17287 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 17289 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 17291 reset_delay[4]
.sym 17292 $PACKER_VCC_NET
.sym 17293 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 17295 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 17297 reset_delay[5]
.sym 17298 $PACKER_VCC_NET
.sym 17299 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 17301 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 17303 $PACKER_VCC_NET
.sym 17304 reset_delay[6]
.sym 17305 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 17307 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 17309 $PACKER_VCC_NET
.sym 17310 reset_delay[7]
.sym 17311 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 17315 picorv32.decoded_rs2[4]
.sym 17316 $abc$36456$n4623
.sym 17317 $abc$36456$n4547
.sym 17318 picorv32.mem_rdata_q[20]
.sym 17319 picorv32.decoded_rs2[0]
.sym 17321 $abc$36456$n4631
.sym 17322 $abc$36456$n4455
.sym 17329 $abc$36456$n3753
.sym 17333 $abc$36456$n4627
.sym 17334 $PACKER_VCC_NET
.sym 17337 $abc$36456$n3030
.sym 17343 $abc$36456$n4639
.sym 17348 picorv32.latched_rd[5]
.sym 17349 picorv32.latched_rd[5]
.sym 17350 picorv32.decoded_rd[1]
.sym 17351 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 17359 reset_delay[8]
.sym 17360 $PACKER_VCC_NET
.sym 17362 reset_delay[10]
.sym 17363 reset_delay[11]
.sym 17367 $abc$36456$n3004
.sym 17368 $PACKER_VCC_NET
.sym 17370 reset_delay[9]
.sym 17371 $abc$36456$n4135
.sym 17376 $abc$36456$n218
.sym 17377 $abc$36456$n212
.sym 17382 $abc$36456$n4138
.sym 17384 por_rst
.sym 17388 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 17390 reset_delay[8]
.sym 17391 $PACKER_VCC_NET
.sym 17392 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 17394 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 17396 $PACKER_VCC_NET
.sym 17397 reset_delay[9]
.sym 17398 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 17400 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 17402 $PACKER_VCC_NET
.sym 17403 reset_delay[10]
.sym 17404 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 17408 $PACKER_VCC_NET
.sym 17409 reset_delay[11]
.sym 17410 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 17414 $abc$36456$n4138
.sym 17416 por_rst
.sym 17419 por_rst
.sym 17420 $abc$36456$n4135
.sym 17425 $abc$36456$n218
.sym 17433 $abc$36456$n212
.sym 17435 $abc$36456$n3004
.sym 17436 clk12_$glb_clk
.sym 17438 $abc$36456$n4639
.sym 17439 $abc$36456$n4443
.sym 17440 $abc$36456$n4632
.sym 17441 $abc$36456$n2976
.sym 17443 $abc$36456$n2981
.sym 17444 $abc$36456$n2982_1
.sym 17445 $abc$36456$n280
.sym 17451 $abc$36456$n4631
.sym 17452 $abc$36456$n3780
.sym 17455 $abc$36456$n4455
.sym 17459 $PACKER_VCC_NET
.sym 17460 $abc$36456$n3756
.sym 17461 picorv32.cpuregs_wrdata[13]
.sym 17462 $abc$36456$n4547
.sym 17463 eventmanager_status_w[2]
.sym 17464 picorv32.latched_rd[2]
.sym 17466 picorv32.latched_rd[3]
.sym 17470 picorv32.latched_rd[4]
.sym 17471 $abc$36456$n4639
.sym 17472 picorv32.latched_rd[1]
.sym 17490 picorv32.mem_rdata_latched[7]
.sym 17495 picorv32.mem_rdata_latched[22]
.sym 17512 picorv32.mem_rdata_latched[22]
.sym 17533 picorv32.mem_rdata_latched[7]
.sym 17558 $abc$36456$n3030_$glb_ce
.sym 17559 clk12_$glb_clk
.sym 17561 picorv32.latched_rd[3]
.sym 17562 $abc$36456$n3167
.sym 17563 picorv32.latched_rd[4]
.sym 17564 picorv32.latched_rd[1]
.sym 17565 $abc$36456$n4637
.sym 17566 picorv32.cpuregs_rs1[13]
.sym 17567 picorv32.latched_rd[0]
.sym 17568 picorv32.latched_rd[2]
.sym 17569 $PACKER_VCC_NET
.sym 17573 picorv32.decoded_imm_uj[2]
.sym 17574 picorv32.mem_rdata_latched[17]
.sym 17576 sys_rst
.sym 17577 picorv32.cpuregs_rs1[0]
.sym 17580 picorv32.cpuregs_wrdata[5]
.sym 17581 $abc$36456$n3830
.sym 17582 $abc$36456$n4443
.sym 17583 $PACKER_VCC_NET
.sym 17584 $abc$36456$n4632
.sym 17585 $abc$36456$n4632
.sym 17588 $abc$36456$n4623
.sym 17590 $PACKER_VCC_NET
.sym 17592 picorv32.decoded_rs1[2]
.sym 17609 $abc$36456$n3030
.sym 17611 $abc$36456$n2963
.sym 17616 $abc$36456$n4643
.sym 17618 $abc$36456$n2956_1
.sym 17621 picorv32.latched_rd[5]
.sym 17622 $abc$36456$n4650
.sym 17632 $abc$36456$n2962
.sym 17633 picorv32.decoded_rs1[5]
.sym 17638 $abc$36456$n4643
.sym 17641 picorv32.latched_rd[5]
.sym 17642 $abc$36456$n2956_1
.sym 17643 $abc$36456$n2962
.sym 17644 $abc$36456$n2963
.sym 17659 $abc$36456$n2956_1
.sym 17661 $abc$36456$n2963
.sym 17662 $abc$36456$n2962
.sym 17673 picorv32.decoded_rs1[5]
.sym 17674 $abc$36456$n3030
.sym 17680 $abc$36456$n4650
.sym 17682 clk12_$glb_clk
.sym 17684 $abc$36456$n2956_1
.sym 17685 $abc$36456$n4635
.sym 17686 $abc$36456$n2966_1
.sym 17687 picorv32.irq_mask[13]
.sym 17688 $abc$36456$n2874
.sym 17689 $abc$36456$n269
.sym 17690 $abc$36456$n3718_1
.sym 17691 picorv32.irq_mask[14]
.sym 17692 picorv32.cpuregs_rs1[2]
.sym 17693 $abc$36456$n2963
.sym 17696 picorv32.decoded_rs1[4]
.sym 17699 picorv32.cpuregs_wrdata[11]
.sym 17701 $abc$36456$n3168
.sym 17702 picorv32.cpuregs_rs1[2]
.sym 17704 $abc$36456$n3036
.sym 17706 $abc$36456$n4650
.sym 17707 $abc$36456$n4620
.sym 17708 picorv32.latched_rd[4]
.sym 17709 $abc$36456$n4459
.sym 17710 picorv32.decoded_rs1[1]
.sym 17711 $abc$36456$n3092
.sym 17713 $abc$36456$n3718_1
.sym 17714 picorv32.mem_rdata_q[20]
.sym 17715 $abc$36456$n4639
.sym 17716 eventmanager_status_w[2]
.sym 17718 picorv32.latched_rd[2]
.sym 17719 $PACKER_VCC_NET
.sym 17725 picorv32.decoded_rs1[4]
.sym 17732 $abc$36456$n3030
.sym 17733 picorv32.latched_rd[3]
.sym 17734 $abc$36456$n2957
.sym 17737 $abc$36456$n4641
.sym 17740 picorv32.decoded_rs1[5]
.sym 17744 picorv32.decoded_rs1[2]
.sym 17745 picorv32.mem_rdata_latched[18]
.sym 17748 picorv32.decoded_rs1[3]
.sym 17749 $abc$36456$n2956_1
.sym 17751 picorv32.mem_rdata_latched[18]
.sym 17764 $abc$36456$n3030
.sym 17766 picorv32.decoded_rs1[3]
.sym 17782 $abc$36456$n2957
.sym 17783 picorv32.mem_rdata_latched[18]
.sym 17785 $abc$36456$n2956_1
.sym 17788 picorv32.latched_rd[3]
.sym 17789 $abc$36456$n2957
.sym 17790 $abc$36456$n2956_1
.sym 17791 picorv32.mem_rdata_latched[18]
.sym 17794 picorv32.decoded_rs1[5]
.sym 17795 picorv32.decoded_rs1[2]
.sym 17796 picorv32.decoded_rs1[4]
.sym 17797 picorv32.decoded_rs1[3]
.sym 17800 $abc$36456$n4641
.sym 17805 clk12_$glb_clk
.sym 17807 $abc$36456$n3054_1
.sym 17808 picorv32.decoded_rs1[0]
.sym 17809 $abc$36456$n4489
.sym 17810 picorv32.decoded_rs1[2]
.sym 17811 $abc$36456$n4806
.sym 17812 $abc$36456$n4807_1
.sym 17813 $abc$36456$n4486
.sym 17814 picorv32.decoded_rs1[1]
.sym 17819 $PACKER_VCC_NET
.sym 17820 $PACKER_VCC_NET
.sym 17822 $abc$36456$n4534
.sym 17825 $abc$36456$n4556
.sym 17826 $abc$36456$n3030
.sym 17827 $abc$36456$n4553
.sym 17829 picorv32.decoded_imm_uj[2]
.sym 17831 picorv32.mem_rdata_latched[18]
.sym 17833 $abc$36456$n3430
.sym 17836 $abc$36456$n4641
.sym 17837 picorv32.mem_rdata_latched[18]
.sym 17839 $abc$36456$n3718_1
.sym 17840 picorv32.latched_rd[5]
.sym 17855 picorv32.irq_mask[14]
.sym 17859 picorv32.irq_mask[13]
.sym 17865 picorv32.irq_pending[14]
.sym 17866 $abc$36456$n3088
.sym 17875 picorv32.irq_pending[13]
.sym 17887 picorv32.irq_mask[14]
.sym 17889 picorv32.irq_pending[14]
.sym 17900 picorv32.irq_pending[13]
.sym 17902 picorv32.irq_mask[13]
.sym 17927 $abc$36456$n3088
.sym 17928 clk12_$glb_clk
.sym 17929 $abc$36456$n232_$glb_sr
.sym 17930 $abc$36456$n4459
.sym 17935 picorv32.cpuregs_rs1[21]
.sym 17937 $abc$36456$n4850
.sym 17938 $abc$36456$n7141
.sym 17942 $abc$36456$n3790
.sym 17944 $abc$36456$n3092
.sym 17946 $abc$36456$n3796_1
.sym 17949 $PACKER_VCC_NET
.sym 17950 picorv32.irq_pending[13]
.sym 17951 user_btn2
.sym 17953 $abc$36456$n4498
.sym 17955 picorv32.latched_rd[4]
.sym 17956 picorv32.latched_rd[2]
.sym 17957 picorv32.latched_rd[1]
.sym 17958 picorv32.latched_rd[3]
.sym 17961 picorv32.irq_mask[21]
.sym 17962 eventmanager_status_w[2]
.sym 17964 picorv32.latched_rd[2]
.sym 18053 $abc$36456$n4362_1
.sym 18055 picorv32.irq_pending[22]
.sym 18057 $abc$36456$n3050_1
.sym 18058 $abc$36456$n3469_1
.sym 18059 picorv32.irq_pending[21]
.sym 18060 $abc$36456$n3468_1
.sym 18065 picorv32.cpuregs_wrdata[28]
.sym 18067 picorv32.cpuregs_rs1[22]
.sym 18068 $abc$36456$n3088
.sym 18069 picorv32.cpuregs_rs1[19]
.sym 18070 $abc$36456$n4851
.sym 18072 $abc$36456$n4459
.sym 18075 $abc$36456$n4480
.sym 18076 $abc$36456$n3830
.sym 18081 $abc$36456$n3370
.sym 18083 picorv32.cpuregs_rs1[21]
.sym 18084 $abc$36456$n3092
.sym 18177 picorv32.irq_mask[22]
.sym 18179 picorv32.irq_mask[21]
.sym 18183 $abc$36456$n4359_1
.sym 18188 $abc$36456$n6690
.sym 18190 $abc$36456$n231
.sym 18192 picorv32.cpuregs_wrdata[26]
.sym 18194 picorv32.cpuregs_wrdata[31]
.sym 18195 $abc$36456$n4362_1
.sym 18196 $abc$36456$n4857
.sym 18199 picorv32.irq_pending[22]
.sym 18200 eventmanager_status_w[2]
.sym 18219 user_btn2
.sym 18221 $abc$36456$n3374
.sym 18222 sys_rst
.sym 18224 $abc$36456$n6395
.sym 18226 $abc$36456$n174
.sym 18229 eventmanager_status_w[2]
.sym 18231 $abc$36456$n6393
.sym 18234 $abc$36456$n174
.sym 18235 $abc$36456$n2955
.sym 18241 $abc$36456$n3370
.sym 18247 $abc$36456$n176
.sym 18253 $abc$36456$n176
.sym 18256 $abc$36456$n6393
.sym 18258 sys_rst
.sym 18259 user_btn2
.sym 18263 eventmanager_status_w[2]
.sym 18264 user_btn2
.sym 18265 sys_rst
.sym 18274 $abc$36456$n174
.sym 18275 $abc$36456$n176
.sym 18276 $abc$36456$n3374
.sym 18277 $abc$36456$n3370
.sym 18286 user_btn2
.sym 18287 $abc$36456$n6395
.sym 18289 sys_rst
.sym 18294 $abc$36456$n174
.sym 18296 $abc$36456$n2955
.sym 18297 clk12_$glb_clk
.sym 18300 picorv32.irq_pending[24]
.sym 18302 picorv32.irq_pending[27]
.sym 18317 $abc$36456$n2955
.sym 18320 picorv32.irq_mask[22]
.sym 18321 eventmanager_status_w[2]
.sym 18322 $PACKER_VCC_NET
.sym 18341 user_btn2
.sym 18342 $abc$36456$n2955
.sym 18344 $abc$36456$n6405
.sym 18346 $abc$36456$n182
.sym 18347 $abc$36456$n6411
.sym 18348 $abc$36456$n184
.sym 18350 $abc$36456$n6401
.sym 18351 sys_rst
.sym 18354 $abc$36456$n6409
.sym 18355 $abc$36456$n180
.sym 18363 $abc$36456$n180
.sym 18366 $abc$36456$n178
.sym 18374 user_btn2
.sym 18375 sys_rst
.sym 18376 $abc$36456$n6411
.sym 18379 $abc$36456$n180
.sym 18386 user_btn2
.sym 18387 sys_rst
.sym 18388 $abc$36456$n6401
.sym 18391 $abc$36456$n178
.sym 18397 $abc$36456$n180
.sym 18398 $abc$36456$n184
.sym 18399 $abc$36456$n182
.sym 18400 $abc$36456$n178
.sym 18405 $abc$36456$n184
.sym 18409 sys_rst
.sym 18410 user_btn2
.sym 18412 $abc$36456$n6409
.sym 18415 user_btn2
.sym 18416 $abc$36456$n6405
.sym 18418 sys_rst
.sym 18419 $abc$36456$n2955
.sym 18420 clk12_$glb_clk
.sym 18423 waittimer2_count[1]
.sym 18430 $abc$36456$n3088
.sym 18437 picorv32.irq_mask[27]
.sym 18438 picorv32.irq_mask[28]
.sym 18442 $abc$36456$n3826
.sym 18478 $PACKER_VCC_NET
.sym 18480 $abc$36456$n6399
.sym 18481 $abc$36456$n2955
.sym 18486 waittimer2_count[0]
.sym 18487 $abc$36456$n6381
.sym 18493 user_btn2
.sym 18496 $PACKER_VCC_NET
.sym 18499 waittimer2_count[0]
.sym 18514 $abc$36456$n6399
.sym 18516 user_btn2
.sym 18538 $abc$36456$n6381
.sym 18540 user_btn2
.sym 18542 $abc$36456$n2955
.sym 18543 clk12_$glb_clk
.sym 18544 sys_rst_$glb_sr
.sym 18559 $abc$36456$n3088
.sym 18563 picorv32.irq_pending[25]
.sym 18575 $abc$36456$n2956
.sym 18580 waittimer2_count[0]
.sym 18684 $abc$36456$n4477
.sym 18914 basesoc_timer0_load_storage[23]
.sym 18923 clk12
.sym 18925 spram_dataout00[5]
.sym 18936 array_muxed1[10]
.sym 18943 array_muxed1[0]
.sym 18963 array_muxed0[14]
.sym 18996 array_muxed0[14]
.sym 18998 array_muxed1[10]
.sym 19003 array_muxed1[0]
.sym 19005 array_muxed0[14]
.sym 19020 basesoc_timer0_reload_storage[19]
.sym 19021 basesoc_timer0_reload_storage[16]
.sym 19022 basesoc_timer0_reload_storage[18]
.sym 19032 spram_datain10[10]
.sym 19040 basesoc_dat_w[1]
.sym 19055 array_muxed1[0]
.sym 19061 basesoc_ctrl_reset_reset_r
.sym 19063 array_muxed1[10]
.sym 19070 basesoc_timer0_reload_storage[16]
.sym 19072 basesoc_timer0_reload_storage[18]
.sym 19084 array_muxed0[14]
.sym 19085 basesoc_timer0_reload_storage[19]
.sym 19108 basesoc_dat_w[4]
.sym 19123 $abc$36456$n2899
.sym 19154 basesoc_dat_w[4]
.sym 19175 $abc$36456$n2899
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19179 basesoc_ctrl_storage[26]
.sym 19183 basesoc_ctrl_storage[29]
.sym 19184 basesoc_ctrl_storage[27]
.sym 19191 array_muxed0[12]
.sym 19201 basesoc_timer0_reload_storage[16]
.sym 19202 $abc$36456$n3319
.sym 19203 $abc$36456$n3326
.sym 19204 $abc$36456$n2905
.sym 19207 basesoc_timer0_reload_storage[15]
.sym 19208 basesoc_dat_w[2]
.sym 19209 $abc$36456$n5168_1
.sym 19210 basesoc_timer0_value[9]
.sym 19211 $abc$36456$n3319
.sym 19212 $abc$36456$n3302
.sym 19221 $abc$36456$n2891
.sym 19222 basesoc_dat_w[4]
.sym 19224 basesoc_dat_w[7]
.sym 19258 basesoc_dat_w[7]
.sym 19265 basesoc_dat_w[4]
.sym 19298 $abc$36456$n2891
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19302 interface3_bank_bus_dat_r[2]
.sym 19303 $abc$36456$n2903
.sym 19304 $abc$36456$n4996
.sym 19305 basesoc_timer0_value[4]
.sym 19308 $abc$36456$n2905
.sym 19314 basesoc_ctrl_storage[27]
.sym 19315 array_muxed1[4]
.sym 19316 $abc$36456$n3992_1
.sym 19317 $abc$36456$n2891
.sym 19318 basesoc_dat_w[4]
.sym 19320 $abc$36456$n4980_1
.sym 19323 basesoc_timer0_en_storage
.sym 19326 $abc$36456$n4971_1
.sym 19327 basesoc_timer0_value_status[11]
.sym 19330 sys_rst
.sym 19332 $abc$36456$n4978
.sym 19333 basesoc_timer0_value[18]
.sym 19334 basesoc_timer0_value[2]
.sym 19336 $abc$36456$n2899
.sym 19342 basesoc_timer0_reload_storage[20]
.sym 19343 basesoc_timer0_load_storage[23]
.sym 19345 basesoc_timer0_value[6]
.sym 19348 $abc$36456$n4978
.sym 19349 $abc$36456$n3316
.sym 19350 basesoc_timer0_reload_storage[20]
.sym 19351 basesoc_timer0_value[12]
.sym 19352 basesoc_timer0_value_status[4]
.sym 19353 $abc$36456$n3309
.sym 19354 basesoc_timer0_eventmanager_status_w
.sym 19355 basesoc_timer0_value[4]
.sym 19358 basesoc_timer0_value[2]
.sym 19362 basesoc_timer0_eventmanager_status_w
.sym 19367 basesoc_timer0_reload_storage[15]
.sym 19369 $abc$36456$n2905
.sym 19370 $abc$36456$n6546
.sym 19371 $abc$36456$n3319
.sym 19372 $abc$36456$n6531
.sym 19376 basesoc_timer0_eventmanager_status_w
.sym 19377 basesoc_timer0_reload_storage[20]
.sym 19378 $abc$36456$n6546
.sym 19382 basesoc_timer0_reload_storage[15]
.sym 19383 $abc$36456$n6531
.sym 19384 basesoc_timer0_eventmanager_status_w
.sym 19389 basesoc_timer0_value[4]
.sym 19395 basesoc_timer0_value[6]
.sym 19401 basesoc_timer0_value[12]
.sym 19405 basesoc_timer0_reload_storage[20]
.sym 19406 $abc$36456$n4978
.sym 19407 basesoc_timer0_value_status[4]
.sym 19408 $abc$36456$n3319
.sym 19411 basesoc_timer0_reload_storage[15]
.sym 19412 basesoc_timer0_load_storage[23]
.sym 19413 $abc$36456$n3309
.sym 19414 $abc$36456$n3316
.sym 19420 basesoc_timer0_value[2]
.sym 19421 $abc$36456$n2905
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 basesoc_timer0_value_status[9]
.sym 19425 $abc$36456$n4986_1
.sym 19426 basesoc_timer0_value_status[3]
.sym 19427 $abc$36456$n5164
.sym 19428 basesoc_timer0_value_status[18]
.sym 19429 $abc$36456$n3313
.sym 19430 basesoc_timer0_value_status[1]
.sym 19431 basesoc_timer0_value_status[11]
.sym 19436 $abc$36456$n3995_1
.sym 19437 $PACKER_GND_NET
.sym 19438 $abc$36456$n5013_1
.sym 19439 slave_sel_r[2]
.sym 19440 $abc$36456$n4971_1
.sym 19441 $abc$36456$n2905
.sym 19442 $PACKER_GND_NET
.sym 19443 basesoc_adr[4]
.sym 19444 basesoc_timer0_value[24]
.sym 19445 basesoc_dat_w[6]
.sym 19446 $abc$36456$n4971_1
.sym 19448 basesoc_ctrl_reset_reset_r
.sym 19449 basesoc_timer0_reload_storage[16]
.sym 19450 array_muxed1[10]
.sym 19451 $abc$36456$n3313
.sym 19452 basesoc_timer0_en_storage
.sym 19453 $abc$36456$n6510
.sym 19454 basesoc_timer0_reload_storage[18]
.sym 19456 $abc$36456$n6546
.sym 19457 basesoc_timer0_value[19]
.sym 19458 $abc$36456$n2905
.sym 19459 basesoc_timer0_en_storage
.sym 19469 basesoc_timer0_value[1]
.sym 19471 basesoc_timer0_value[5]
.sym 19477 basesoc_timer0_value[4]
.sym 19482 $PACKER_VCC_NET
.sym 19483 basesoc_timer0_value[7]
.sym 19484 basesoc_timer0_value[6]
.sym 19485 basesoc_timer0_value[2]
.sym 19490 $PACKER_VCC_NET
.sym 19493 basesoc_timer0_value[3]
.sym 19496 basesoc_timer0_value[0]
.sym 19497 $nextpnr_ICESTORM_LC_6$O
.sym 19500 basesoc_timer0_value[0]
.sym 19503 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 19505 basesoc_timer0_value[1]
.sym 19506 $PACKER_VCC_NET
.sym 19509 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 19511 $PACKER_VCC_NET
.sym 19512 basesoc_timer0_value[2]
.sym 19513 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 19515 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 19517 $PACKER_VCC_NET
.sym 19518 basesoc_timer0_value[3]
.sym 19519 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 19521 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 19523 basesoc_timer0_value[4]
.sym 19524 $PACKER_VCC_NET
.sym 19525 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 19527 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 19529 basesoc_timer0_value[5]
.sym 19530 $PACKER_VCC_NET
.sym 19531 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 19533 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 19535 basesoc_timer0_value[6]
.sym 19536 $PACKER_VCC_NET
.sym 19537 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 19539 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 19541 basesoc_timer0_value[7]
.sym 19542 $PACKER_VCC_NET
.sym 19543 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 19547 $abc$36456$n4995_1
.sym 19548 $abc$36456$n5001_1
.sym 19549 $abc$36456$n4999
.sym 19550 $abc$36456$n5007_1
.sym 19551 basesoc_timer0_value[2]
.sym 19552 $abc$36456$n5000_1
.sym 19553 $abc$36456$n4993
.sym 19554 $abc$36456$n5008
.sym 19559 array_muxed0[5]
.sym 19560 $abc$36456$n3309
.sym 19562 basesoc_dat_w[3]
.sym 19563 basesoc_dat_w[1]
.sym 19565 basesoc_timer0_load_storage[21]
.sym 19566 basesoc_adr[4]
.sym 19567 basesoc_timer0_value_status[20]
.sym 19568 basesoc_timer0_value[11]
.sym 19569 $abc$36456$n6498
.sym 19571 $abc$36456$n6558
.sym 19572 basesoc_timer0_reload_storage[2]
.sym 19573 $abc$36456$n3316
.sym 19574 basesoc_timer0_value[24]
.sym 19576 array_muxed0[7]
.sym 19577 basesoc_timer0_value[20]
.sym 19578 basesoc_timer0_reload_storage[19]
.sym 19579 basesoc_timer0_value_status[26]
.sym 19582 basesoc_timer0_value[0]
.sym 19583 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 19591 basesoc_timer0_value[12]
.sym 19594 basesoc_timer0_value[15]
.sym 19595 basesoc_timer0_value[14]
.sym 19599 basesoc_timer0_value[11]
.sym 19603 basesoc_timer0_value[10]
.sym 19608 $PACKER_VCC_NET
.sym 19609 basesoc_timer0_value[9]
.sym 19611 basesoc_timer0_value[13]
.sym 19616 $PACKER_VCC_NET
.sym 19617 basesoc_timer0_value[8]
.sym 19620 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 19622 $PACKER_VCC_NET
.sym 19623 basesoc_timer0_value[8]
.sym 19624 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 19626 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 19628 $PACKER_VCC_NET
.sym 19629 basesoc_timer0_value[9]
.sym 19630 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 19632 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 19634 $PACKER_VCC_NET
.sym 19635 basesoc_timer0_value[10]
.sym 19636 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 19638 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 19640 basesoc_timer0_value[11]
.sym 19641 $PACKER_VCC_NET
.sym 19642 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 19644 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 19646 basesoc_timer0_value[12]
.sym 19647 $PACKER_VCC_NET
.sym 19648 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 19650 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 19652 $PACKER_VCC_NET
.sym 19653 basesoc_timer0_value[13]
.sym 19654 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 19656 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 19658 basesoc_timer0_value[14]
.sym 19659 $PACKER_VCC_NET
.sym 19660 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 19662 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 19664 basesoc_timer0_value[15]
.sym 19665 $PACKER_VCC_NET
.sym 19666 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 19670 $abc$36456$n3330
.sym 19671 $abc$36456$n3331
.sym 19672 $abc$36456$n3329
.sym 19673 $abc$36456$n5517_1
.sym 19674 $abc$36456$n5204_1
.sym 19675 $abc$36456$n5198_1
.sym 19676 $abc$36456$n5196_1
.sym 19677 basesoc_timer0_value_status[14]
.sym 19678 $abc$36456$n4980_1
.sym 19683 basesoc_timer0_load_storage[18]
.sym 19684 basesoc_timer0_load_storage[28]
.sym 19685 $abc$36456$n5007_1
.sym 19687 $abc$36456$n5009_1
.sym 19688 $abc$36456$n6516
.sym 19689 $abc$36456$n5182
.sym 19690 $abc$36456$n6519
.sym 19692 basesoc_timer0_load_storage[2]
.sym 19694 basesoc_timer0_value[9]
.sym 19695 basesoc_timer0_eventmanager_status_w
.sym 19697 basesoc_timer0_reload_storage[11]
.sym 19698 basesoc_timer0_eventmanager_status_w
.sym 19699 array_muxed1[14]
.sym 19700 basesoc_dat_w[2]
.sym 19701 $abc$36456$n2905
.sym 19702 $abc$36456$n3305
.sym 19703 $abc$36456$n3332
.sym 19706 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 19712 $PACKER_VCC_NET
.sym 19720 $PACKER_VCC_NET
.sym 19725 basesoc_timer0_value[20]
.sym 19726 basesoc_timer0_value[16]
.sym 19727 basesoc_timer0_value[19]
.sym 19732 basesoc_timer0_value[21]
.sym 19737 basesoc_timer0_value[22]
.sym 19738 basesoc_timer0_value[18]
.sym 19739 basesoc_timer0_value[23]
.sym 19740 basesoc_timer0_value[17]
.sym 19743 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 19745 $PACKER_VCC_NET
.sym 19746 basesoc_timer0_value[16]
.sym 19747 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 19749 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 19751 basesoc_timer0_value[17]
.sym 19752 $PACKER_VCC_NET
.sym 19753 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 19755 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 19757 $PACKER_VCC_NET
.sym 19758 basesoc_timer0_value[18]
.sym 19759 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 19761 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 19763 basesoc_timer0_value[19]
.sym 19764 $PACKER_VCC_NET
.sym 19765 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 19767 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 19769 basesoc_timer0_value[20]
.sym 19770 $PACKER_VCC_NET
.sym 19771 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 19773 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 19775 $PACKER_VCC_NET
.sym 19776 basesoc_timer0_value[21]
.sym 19777 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 19779 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 19781 basesoc_timer0_value[22]
.sym 19782 $PACKER_VCC_NET
.sym 19783 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 19785 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 19787 $PACKER_VCC_NET
.sym 19788 basesoc_timer0_value[23]
.sym 19789 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 19793 basesoc_timer0_value_status[21]
.sym 19794 basesoc_timer0_value_status[22]
.sym 19795 $abc$36456$n5002
.sym 19796 basesoc_timer0_value_status[8]
.sym 19797 basesoc_timer0_value_status[19]
.sym 19798 basesoc_timer0_value_status[23]
.sym 19799 $abc$36456$n4987
.sym 19800 basesoc_timer0_value_status[17]
.sym 19805 $abc$36456$n6534
.sym 19807 $abc$36456$n4974_1
.sym 19809 $abc$36456$n3319
.sym 19810 basesoc_timer0_value_status[14]
.sym 19811 $abc$36456$n4970_1
.sym 19812 basesoc_dat_w[4]
.sym 19814 basesoc_timer0_reload_storage[0]
.sym 19815 basesoc_timer0_value[22]
.sym 19816 $abc$36456$n3329
.sym 19817 sys_rst
.sym 19818 basesoc_timer0_value[21]
.sym 19819 basesoc_timer0_value[31]
.sym 19820 basesoc_timer0_value[17]
.sym 19821 $abc$36456$n5204_1
.sym 19822 basesoc_timer0_value[27]
.sym 19823 $abc$36456$n6579
.sym 19824 basesoc_timer0_value[18]
.sym 19825 basesoc_timer0_value[23]
.sym 19827 basesoc_timer0_value_status[11]
.sym 19828 $abc$36456$n2899
.sym 19829 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 19837 basesoc_timer0_value[26]
.sym 19838 basesoc_timer0_value[27]
.sym 19840 $PACKER_VCC_NET
.sym 19841 basesoc_timer0_value[25]
.sym 19844 basesoc_timer0_value[24]
.sym 19845 basesoc_timer0_value[31]
.sym 19848 $PACKER_VCC_NET
.sym 19849 basesoc_timer0_value[28]
.sym 19856 basesoc_timer0_value[30]
.sym 19860 basesoc_timer0_value[29]
.sym 19866 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 19868 basesoc_timer0_value[24]
.sym 19869 $PACKER_VCC_NET
.sym 19870 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 19872 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 19874 $PACKER_VCC_NET
.sym 19875 basesoc_timer0_value[25]
.sym 19876 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 19878 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 19880 basesoc_timer0_value[26]
.sym 19881 $PACKER_VCC_NET
.sym 19882 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 19884 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 19886 basesoc_timer0_value[27]
.sym 19887 $PACKER_VCC_NET
.sym 19888 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 19890 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 19892 $PACKER_VCC_NET
.sym 19893 basesoc_timer0_value[28]
.sym 19894 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 19896 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 19898 $PACKER_VCC_NET
.sym 19899 basesoc_timer0_value[29]
.sym 19900 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 19902 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 19904 $PACKER_VCC_NET
.sym 19905 basesoc_timer0_value[30]
.sym 19906 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 19909 $PACKER_VCC_NET
.sym 19910 basesoc_timer0_value[31]
.sym 19912 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 19916 $abc$36456$n4998_1
.sym 19917 $abc$36456$n4983_1
.sym 19918 basesoc_timer0_reload_storage[30]
.sym 19919 $abc$36456$n5004_1
.sym 19920 basesoc_timer0_reload_storage[27]
.sym 19921 $abc$36456$n5220_1
.sym 19922 $abc$36456$n5028_1
.sym 19923 $abc$36456$n5214_1
.sym 19929 $abc$36456$n2887
.sym 19930 array_muxed0[11]
.sym 19931 eventmanager_status_w[2]
.sym 19933 $abc$36456$n4977_1
.sym 19935 basesoc_timer0_value_status[21]
.sym 19936 $PACKER_VCC_NET
.sym 19937 basesoc_timer0_value[25]
.sym 19940 basesoc_ctrl_reset_reset_r
.sym 19942 basesoc_timer0_value[30]
.sym 19944 $abc$36456$n3313
.sym 19947 basesoc_timer0_en_storage
.sym 19950 basesoc_timer0_reload_storage[0]
.sym 19951 basesoc_timer0_reload_storage[17]
.sym 19957 basesoc_timer0_reload_storage[9]
.sym 19959 $abc$36456$n6549
.sym 19960 basesoc_timer0_load_storage[28]
.sym 19961 $abc$36456$n6570
.sym 19962 basesoc_timer0_eventmanager_status_w
.sym 19963 basesoc_timer0_en_storage
.sym 19964 $abc$36456$n6513
.sym 19965 $abc$36456$n3303
.sym 19967 basesoc_timer0_load_storage[21]
.sym 19968 $abc$36456$n5202_1
.sym 19970 basesoc_timer0_value_status[23]
.sym 19971 $abc$36456$n4977_1
.sym 19973 $abc$36456$n5005
.sym 19974 $abc$36456$n3305
.sym 19975 basesoc_timer0_load_storage[7]
.sym 19976 basesoc_timer0_reload_storage[28]
.sym 19977 basesoc_timer0_reload_storage[21]
.sym 19981 $abc$36456$n4998_1
.sym 19982 $abc$36456$n5216_1
.sym 19983 basesoc_timer0_load_storage[9]
.sym 19984 $abc$36456$n5004_1
.sym 19986 $abc$36456$n5178
.sym 19990 $abc$36456$n5178
.sym 19991 basesoc_timer0_load_storage[9]
.sym 19992 basesoc_timer0_en_storage
.sym 19996 basesoc_timer0_eventmanager_status_w
.sym 19997 $abc$36456$n6570
.sym 19998 basesoc_timer0_reload_storage[28]
.sym 20002 $abc$36456$n5004_1
.sym 20003 $abc$36456$n3303
.sym 20004 $abc$36456$n5005
.sym 20005 $abc$36456$n4998_1
.sym 20009 $abc$36456$n6549
.sym 20010 basesoc_timer0_eventmanager_status_w
.sym 20011 basesoc_timer0_reload_storage[21]
.sym 20014 basesoc_timer0_load_storage[7]
.sym 20015 $abc$36456$n3305
.sym 20016 basesoc_timer0_value_status[23]
.sym 20017 $abc$36456$n4977_1
.sym 20020 $abc$36456$n6513
.sym 20021 basesoc_timer0_reload_storage[9]
.sym 20022 basesoc_timer0_eventmanager_status_w
.sym 20026 basesoc_timer0_en_storage
.sym 20027 basesoc_timer0_load_storage[21]
.sym 20028 $abc$36456$n5202_1
.sym 20033 basesoc_timer0_en_storage
.sym 20034 basesoc_timer0_load_storage[28]
.sym 20035 $abc$36456$n5216_1
.sym 20037 clk12_$glb_clk
.sym 20038 sys_rst_$glb_sr
.sym 20039 $abc$36456$n5160_1
.sym 20041 basesoc_timer0_value[27]
.sym 20042 basesoc_timer0_value[18]
.sym 20043 $abc$36456$n6486
.sym 20044 basesoc_timer0_value[0]
.sym 20045 $abc$36456$n2917
.sym 20046 basesoc_timer0_value[30]
.sym 20051 $abc$36456$n3303
.sym 20054 $abc$36456$n4977_1
.sym 20055 $abc$36456$n3355_1
.sym 20056 basesoc_timer0_load_storage[28]
.sym 20059 $abc$36456$n4977_1
.sym 20062 basesoc_timer0_reload_storage[30]
.sym 20064 interface3_bank_bus_dat_r[3]
.sym 20065 $abc$36456$n2949
.sym 20066 basesoc_timer0_value[0]
.sym 20068 basesoc_ctrl_reset_reset_r
.sym 20069 basesoc_timer0_load_storage[9]
.sym 20070 $PACKER_VCC_NET
.sym 20071 $abc$36456$n3311
.sym 20072 array_muxed0[7]
.sym 20073 basesoc_dat_w[6]
.sym 20074 basesoc_timer0_load_storage[27]
.sym 20082 $abc$36456$n3311
.sym 20084 $abc$36456$n5035
.sym 20086 $abc$36456$n6507
.sym 20087 $abc$36456$n5222_1
.sym 20090 basesoc_timer0_load_storage[7]
.sym 20091 $abc$36456$n6555
.sym 20092 basesoc_timer0_eventmanager_status_w
.sym 20093 $abc$36456$n5174
.sym 20094 $abc$36456$n3322
.sym 20095 $abc$36456$n6579
.sym 20101 basesoc_timer0_reload_storage[31]
.sym 20102 $abc$36456$n5034_1
.sym 20103 basesoc_timer0_reload_storage[7]
.sym 20104 $abc$36456$n3313
.sym 20106 $abc$36456$n5206
.sym 20107 basesoc_timer0_en_storage
.sym 20109 basesoc_timer0_load_storage[23]
.sym 20110 basesoc_timer0_reload_storage[23]
.sym 20111 basesoc_timer0_load_storage[31]
.sym 20113 $abc$36456$n5034_1
.sym 20114 $abc$36456$n3322
.sym 20115 $abc$36456$n5035
.sym 20116 basesoc_timer0_reload_storage[31]
.sym 20119 $abc$36456$n5222_1
.sym 20120 basesoc_timer0_en_storage
.sym 20122 basesoc_timer0_load_storage[31]
.sym 20126 basesoc_timer0_eventmanager_status_w
.sym 20127 $abc$36456$n6555
.sym 20128 basesoc_timer0_reload_storage[23]
.sym 20131 basesoc_timer0_load_storage[7]
.sym 20132 $abc$36456$n5174
.sym 20134 basesoc_timer0_en_storage
.sym 20137 basesoc_timer0_en_storage
.sym 20138 $abc$36456$n5206
.sym 20139 basesoc_timer0_load_storage[23]
.sym 20143 basesoc_timer0_eventmanager_status_w
.sym 20145 basesoc_timer0_reload_storage[7]
.sym 20146 $abc$36456$n6507
.sym 20149 $abc$36456$n3311
.sym 20150 basesoc_timer0_reload_storage[7]
.sym 20151 basesoc_timer0_load_storage[31]
.sym 20152 $abc$36456$n3313
.sym 20155 basesoc_timer0_reload_storage[31]
.sym 20157 basesoc_timer0_eventmanager_status_w
.sym 20158 $abc$36456$n6579
.sym 20160 clk12_$glb_clk
.sym 20161 sys_rst_$glb_sr
.sym 20167 basesoc_timer0_reload_storage[17]
.sym 20168 basesoc_timer0_reload_storage[23]
.sym 20169 basesoc_timer0_reload_storage[22]
.sym 20175 basesoc_timer0_value[1]
.sym 20177 array_muxed1[1]
.sym 20180 $abc$36456$n4977_1
.sym 20183 basesoc_dat_w[3]
.sym 20185 basesoc_timer0_value[27]
.sym 20186 basesoc_timer0_eventmanager_status_w
.sym 20191 basesoc_timer0_reload_storage[23]
.sym 20192 basesoc_dat_w[2]
.sym 20194 basesoc_ctrl_reset_reset_r
.sym 20196 basesoc_timer0_value[30]
.sym 20216 array_muxed1[2]
.sym 20227 array_muxed1[0]
.sym 20228 eventsourceprocess2_old_trigger
.sym 20230 eventmanager_status_w[2]
.sym 20237 array_muxed1[0]
.sym 20243 eventmanager_status_w[2]
.sym 20272 eventsourceprocess2_old_trigger
.sym 20274 eventmanager_status_w[2]
.sym 20279 array_muxed1[2]
.sym 20283 clk12_$glb_clk
.sym 20284 sys_rst_$glb_sr
.sym 20286 basesoc_timer0_load_storage[30]
.sym 20290 basesoc_timer0_load_storage[27]
.sym 20297 basesoc_ctrl_reset_reset_r
.sym 20302 user_btn0
.sym 20305 $abc$36456$n2899
.sym 20309 sys_rst
.sym 20310 eventmanager_status_w[0]
.sym 20312 $abc$36456$n2893
.sym 20329 sys_rst
.sym 20337 $abc$36456$n2949
.sym 20339 $abc$36456$n3355_1
.sym 20340 $abc$36456$n2948
.sym 20341 basesoc_dat_w[2]
.sym 20389 $abc$36456$n2948
.sym 20395 basesoc_dat_w[2]
.sym 20396 $abc$36456$n2948
.sym 20397 $abc$36456$n3355_1
.sym 20398 sys_rst
.sym 20405 $abc$36456$n2949
.sym 20406 clk12_$glb_clk
.sym 20407 sys_rst_$glb_sr
.sym 20414 waittimer0_count[1]
.sym 20423 basesoc_uart_tx_fifo_level0[4]
.sym 20424 array_muxed0[4]
.sym 20431 $abc$36456$n3273
.sym 20434 $abc$36456$n2929
.sym 20439 eventmanager_pending_w[2]
.sym 20443 user_btn2
.sym 20451 $abc$36456$n2929
.sym 20453 $abc$36456$n3353_1
.sym 20454 $abc$36456$n6461
.sym 20456 $abc$36456$n146
.sym 20457 $abc$36456$n148
.sym 20461 $abc$36456$n6451
.sym 20464 $abc$36456$n146
.sym 20465 waittimer0_count[0]
.sym 20467 $abc$36456$n3349
.sym 20468 user_btn0
.sym 20469 sys_rst
.sym 20470 $PACKER_VCC_NET
.sym 20471 eventmanager_status_w[0]
.sym 20473 waittimer0_count[0]
.sym 20474 user_btn0
.sym 20483 user_btn0
.sym 20485 $abc$36456$n6451
.sym 20490 $abc$36456$n148
.sym 20494 $abc$36456$n146
.sym 20500 waittimer0_count[0]
.sym 20501 eventmanager_status_w[0]
.sym 20502 user_btn0
.sym 20503 sys_rst
.sym 20506 waittimer0_count[0]
.sym 20509 $PACKER_VCC_NET
.sym 20513 eventmanager_status_w[0]
.sym 20514 user_btn0
.sym 20515 sys_rst
.sym 20518 $abc$36456$n3353_1
.sym 20519 $abc$36456$n146
.sym 20520 $abc$36456$n3349
.sym 20521 $abc$36456$n148
.sym 20524 $abc$36456$n6461
.sym 20525 user_btn0
.sym 20528 $abc$36456$n2929
.sym 20529 clk12_$glb_clk
.sym 20530 sys_rst_$glb_sr
.sym 20534 $abc$36456$n2922
.sym 20535 eventsourceprocess0_old_trigger
.sym 20545 $abc$36456$n2929
.sym 20552 array_muxed1[0]
.sym 20553 array_muxed0[8]
.sym 20562 $PACKER_VCC_NET
.sym 20563 $PACKER_VCC_NET
.sym 20574 $abc$36456$n6471
.sym 20578 $abc$36456$n6479
.sym 20581 sys_rst
.sym 20584 user_btn0
.sym 20586 $abc$36456$n156
.sym 20587 $abc$36456$n6481
.sym 20589 $abc$36456$n150
.sym 20594 $abc$36456$n152
.sym 20599 $abc$36456$n2929
.sym 20601 $abc$36456$n154
.sym 20602 $abc$36456$n6463
.sym 20603 $abc$36456$n6465
.sym 20605 sys_rst
.sym 20606 user_btn0
.sym 20607 $abc$36456$n6465
.sym 20612 $abc$36456$n6471
.sym 20613 user_btn0
.sym 20614 sys_rst
.sym 20619 $abc$36456$n154
.sym 20623 $abc$36456$n156
.sym 20629 $abc$36456$n154
.sym 20630 $abc$36456$n150
.sym 20631 $abc$36456$n152
.sym 20632 $abc$36456$n156
.sym 20635 user_btn0
.sym 20636 sys_rst
.sym 20638 $abc$36456$n6479
.sym 20641 $abc$36456$n6481
.sym 20642 user_btn0
.sym 20643 sys_rst
.sym 20647 $abc$36456$n6463
.sym 20649 user_btn0
.sym 20650 sys_rst
.sym 20651 $abc$36456$n2929
.sym 20652 clk12_$glb_clk
.sym 20669 $abc$36456$n2922
.sym 20677 sys_rst
.sym 20681 picorv32.decoded_rd[4]
.sym 20684 picorv32.mem_rdata_latched[8]
.sym 20704 $abc$36456$n150
.sym 20764 $abc$36456$n150
.sym 20788 picorv32.latched_rd[0]
.sym 20801 sys_rst
.sym 20901 picorv32.decoded_rd[4]
.sym 20904 picorv32.decoded_rd[2]
.sym 20916 $PACKER_VCC_NET
.sym 20924 user_btn2
.sym 20929 picorv32.cpuregs_wrdata[3]
.sym 20933 $abc$36456$n226
.sym 20956 picorv32.mem_rdata_latched[8]
.sym 20988 picorv32.mem_rdata_latched[8]
.sym 21020 $abc$36456$n3030_$glb_ce
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$36456$n3754
.sym 21024 $abc$36456$n3753
.sym 21025 $abc$36456$n5085
.sym 21026 $abc$36456$n4625
.sym 21027 picorv32.decoded_rs2[3]
.sym 21028 $abc$36456$n4449
.sym 21029 $abc$36456$n4627
.sym 21040 picorv32.mem_rdata_latched[9]
.sym 21041 picorv32.decoded_rd[1]
.sym 21048 picorv32.decoded_rs2[3]
.sym 21049 $abc$36456$n4561
.sym 21051 $abc$36456$n280
.sym 21053 picorv32.decoded_rs2[5]
.sym 21054 $PACKER_VCC_NET
.sym 21055 $abc$36456$n3888
.sym 21058 $abc$36456$n3753
.sym 21077 $abc$36456$n3030
.sym 21079 picorv32.decoded_rs2[5]
.sym 21093 $abc$36456$n226
.sym 21116 $abc$36456$n226
.sym 21140 picorv32.decoded_rs2[5]
.sym 21144 clk12_$glb_clk
.sym 21145 $abc$36456$n3030
.sym 21146 $abc$36456$n3756
.sym 21147 $abc$36456$n3780
.sym 21148 $abc$36456$n3758
.sym 21149 $abc$36456$n3778
.sym 21150 $abc$36456$n4566
.sym 21151 $abc$36456$n3768
.sym 21152 $abc$36456$n3760_1
.sym 21153 $abc$36456$n3762
.sym 21159 picorv32.decoded_rs2[2]
.sym 21161 picorv32.reg_sh[0]
.sym 21163 picorv32.mem_rdata_latched[22]
.sym 21169 picorv32.mem_rdata_latched[21]
.sym 21171 picorv32.cpuregs_wrdata[15]
.sym 21172 $abc$36456$n4625
.sym 21173 $abc$36456$n4850
.sym 21174 picorv32.decoded_rd[4]
.sym 21175 $abc$36456$n4639
.sym 21177 picorv32.cpuregs_wrdata[14]
.sym 21178 $abc$36456$n4627
.sym 21179 picorv32.decoded_rd[2]
.sym 21181 picorv32.irq_state[0]
.sym 21192 picorv32.mem_rdata_latched[20]
.sym 21197 picorv32.mem_rdata_latched[24]
.sym 21199 picorv32.cpuregs_wrdata[13]
.sym 21203 picorv32.decoded_rs2[4]
.sym 21207 picorv32.decoded_rs2[0]
.sym 21209 $abc$36456$n4631
.sym 21211 $abc$36456$n3030
.sym 21212 $abc$36456$n4623
.sym 21214 picorv32.cpuregs_wrdata[1]
.sym 21220 $abc$36456$n4631
.sym 21226 $abc$36456$n3030
.sym 21228 picorv32.mem_rdata_latched[20]
.sym 21229 picorv32.decoded_rs2[0]
.sym 21233 picorv32.cpuregs_wrdata[13]
.sym 21238 picorv32.mem_rdata_latched[20]
.sym 21244 $abc$36456$n4623
.sym 21257 $abc$36456$n3030
.sym 21258 picorv32.decoded_rs2[4]
.sym 21259 picorv32.mem_rdata_latched[24]
.sym 21265 picorv32.cpuregs_wrdata[1]
.sym 21267 clk12_$glb_clk
.sym 21269 picorv32.reg_out[21]
.sym 21270 $abc$36456$n4542
.sym 21271 $abc$36456$n2991
.sym 21272 $abc$36456$n4539
.sym 21273 $abc$36456$n3782
.sym 21274 picorv32.cpuregs_rs1[0]
.sym 21275 picorv32.cpuregs_rs1[14]
.sym 21276 $abc$36456$n4452
.sym 21278 $abc$36456$n3768
.sym 21280 picorv32.latched_rd[4]
.sym 21281 picorv32.decoded_rs2[4]
.sym 21282 $abc$36456$n3760_1
.sym 21283 picorv32.mem_rdata_latched[24]
.sym 21285 $abc$36456$n4623
.sym 21286 $abc$36456$n3762
.sym 21287 $PACKER_VCC_NET
.sym 21289 picorv32.mem_rdata_q[20]
.sym 21291 picorv32.decoded_rs2[0]
.sym 21293 $abc$36456$n3030
.sym 21294 $abc$36456$n231
.sym 21296 picorv32.latched_rd[2]
.sym 21297 $abc$36456$n3030
.sym 21298 picorv32.cpuregs_rs1[14]
.sym 21300 picorv32.cpuregs_wrdata[1]
.sym 21301 $abc$36456$n3430
.sym 21302 $abc$36456$n3753
.sym 21303 $abc$36456$n4443
.sym 21304 picorv32.latched_rd[1]
.sym 21311 $abc$36456$n3030
.sym 21313 picorv32.latched_rd[1]
.sym 21314 $abc$36456$n3030
.sym 21315 picorv32.latched_rd[5]
.sym 21316 $abc$36456$n4631
.sym 21319 $abc$36456$n4623
.sym 21320 picorv32.latched_rd[4]
.sym 21321 $abc$36456$n3830
.sym 21322 picorv32.mem_rdata_latched[17]
.sym 21323 $abc$36456$n280
.sym 21324 picorv32.latched_rd[0]
.sym 21325 picorv32.decoded_rs2[5]
.sym 21327 $abc$36456$n3888
.sym 21328 $abc$36456$n2991
.sym 21329 $abc$36456$n2976
.sym 21332 $abc$36456$n4625
.sym 21337 picorv32.decoded_rs1[2]
.sym 21339 $abc$36456$n2981
.sym 21340 $abc$36456$n2982_1
.sym 21343 picorv32.decoded_rs1[2]
.sym 21344 picorv32.mem_rdata_latched[17]
.sym 21345 $abc$36456$n3030
.sym 21346 $abc$36456$n3888
.sym 21352 $abc$36456$n3830
.sym 21356 $abc$36456$n3030
.sym 21357 picorv32.decoded_rs2[5]
.sym 21362 $abc$36456$n4631
.sym 21363 picorv32.latched_rd[4]
.sym 21364 $abc$36456$n2981
.sym 21373 picorv32.latched_rd[5]
.sym 21374 picorv32.decoded_rs2[5]
.sym 21376 $abc$36456$n3030
.sym 21379 $abc$36456$n4625
.sym 21380 picorv32.latched_rd[0]
.sym 21381 $abc$36456$n4623
.sym 21382 picorv32.latched_rd[1]
.sym 21385 $abc$36456$n2976
.sym 21387 $abc$36456$n2982_1
.sym 21388 $abc$36456$n2991
.sym 21390 clk12_$glb_clk
.sym 21391 $abc$36456$n280
.sym 21392 picorv32.irq_mask[3]
.sym 21393 picorv32.irq_mask[2]
.sym 21394 $abc$36456$n3430
.sym 21395 $abc$36456$n4643
.sym 21396 picorv32.cpuregs_rs1[4]
.sym 21397 picorv32.cpuregs_rs1[3]
.sym 21398 picorv32.cpuregs_rs1[2]
.sym 21399 picorv32.cpuregs_rs1[9]
.sym 21401 picorv32.cpuregs_rs1[0]
.sym 21404 $abc$36456$n4639
.sym 21405 picorv32.latched_rd[4]
.sym 21406 picorv32.mem_rdata_latched[7]
.sym 21407 $abc$36456$n4539
.sym 21408 $abc$36456$n4629
.sym 21409 picorv32.cpuregs_wrdata[3]
.sym 21410 $abc$36456$n3718_1
.sym 21411 picorv32.reg_out[21]
.sym 21412 picorv32.cpuregs_wrdata[7]
.sym 21413 $abc$36456$n4716_1
.sym 21414 picorv32.mem_rdata_latched[22]
.sym 21416 picorv32.cpu_state[2]
.sym 21417 $abc$36456$n3718_1
.sym 21418 $abc$36456$n4446
.sym 21419 picorv32.cpuregs_rs1[21]
.sym 21420 picorv32.cpuregs_wrdata[0]
.sym 21421 user_btn2
.sym 21422 $abc$36456$n3166
.sym 21423 $abc$36456$n4635
.sym 21424 $abc$36456$n4806
.sym 21427 picorv32.irq_mask[2]
.sym 21436 picorv32.decoded_rd[3]
.sym 21437 $abc$36456$n4547
.sym 21439 $abc$36456$n3168
.sym 21440 $abc$36456$n3166
.sym 21441 picorv32.latched_rd[3]
.sym 21443 picorv32.decoded_rd[1]
.sym 21444 $abc$36456$n3036
.sym 21445 picorv32.mem_rdata_latched[16]
.sym 21446 picorv32.decoded_rd[4]
.sym 21447 $abc$36456$n3718_1
.sym 21448 $abc$36456$n3166
.sym 21449 picorv32.decoded_rd[2]
.sym 21451 picorv32.irq_state[0]
.sym 21452 picorv32.decoded_rd[0]
.sym 21453 $abc$36456$n3030
.sym 21454 $abc$36456$n4459
.sym 21455 picorv32.decoded_rs1[1]
.sym 21456 picorv32.latched_rd[2]
.sym 21457 picorv32.cpu_state[0]
.sym 21458 $abc$36456$n3167
.sym 21459 picorv32.latched_rd[4]
.sym 21460 picorv32.latched_rd[1]
.sym 21461 $abc$36456$n3888
.sym 21463 picorv32.latched_rd[0]
.sym 21464 $abc$36456$n4546
.sym 21466 $abc$36456$n3168
.sym 21467 picorv32.decoded_rd[3]
.sym 21468 $abc$36456$n3166
.sym 21469 picorv32.latched_rd[3]
.sym 21472 picorv32.cpu_state[0]
.sym 21473 $abc$36456$n3168
.sym 21474 picorv32.latched_rd[0]
.sym 21475 picorv32.irq_state[0]
.sym 21478 $abc$36456$n3168
.sym 21479 $abc$36456$n3166
.sym 21480 picorv32.decoded_rd[4]
.sym 21481 picorv32.latched_rd[4]
.sym 21484 $abc$36456$n3166
.sym 21485 picorv32.latched_rd[1]
.sym 21486 picorv32.decoded_rd[1]
.sym 21487 $abc$36456$n3168
.sym 21490 picorv32.decoded_rs1[1]
.sym 21491 $abc$36456$n3888
.sym 21492 $abc$36456$n3030
.sym 21493 picorv32.mem_rdata_latched[16]
.sym 21496 $abc$36456$n3718_1
.sym 21497 $abc$36456$n4547
.sym 21498 $abc$36456$n4459
.sym 21499 $abc$36456$n4546
.sym 21503 $abc$36456$n3166
.sym 21504 $abc$36456$n3167
.sym 21505 picorv32.decoded_rd[0]
.sym 21508 picorv32.latched_rd[2]
.sym 21509 $abc$36456$n3168
.sym 21510 $abc$36456$n3166
.sym 21511 picorv32.decoded_rd[2]
.sym 21512 $abc$36456$n3036
.sym 21513 clk12_$glb_clk
.sym 21515 picorv32.cpuregs_wrdata[0]
.sym 21516 $abc$36456$n3101
.sym 21517 $abc$36456$n4462
.sym 21518 picorv32.cpuregs_wrdata[1]
.sym 21519 $abc$36456$n6211
.sym 21520 $abc$36456$n3788_1
.sym 21521 $abc$36456$n4556
.sym 21522 $abc$36456$n4553
.sym 21524 picorv32.cpuregs_rs1[3]
.sym 21528 picorv32.instr_maskirq
.sym 21529 picorv32.cpuregs_rs1[13]
.sym 21530 $abc$36456$n4639
.sym 21531 $abc$36456$n3718_1
.sym 21532 picorv32.decoded_rd[3]
.sym 21533 $abc$36456$n4641
.sym 21534 picorv32.irq_mask[3]
.sym 21536 picorv32.mem_rdata_latched[18]
.sym 21537 $abc$36456$n4637
.sym 21538 $abc$36456$n3430
.sym 21539 $abc$36456$n4459
.sym 21540 picorv32.latched_rd[4]
.sym 21541 $abc$36456$n269
.sym 21542 picorv32.latched_rd[1]
.sym 21543 picorv32.cpu_state[0]
.sym 21544 $abc$36456$n4637
.sym 21546 $abc$36456$n3753
.sym 21547 $abc$36456$n3888
.sym 21548 $abc$36456$n4492
.sym 21550 picorv32.mem_rdata_latched[19]
.sym 21556 $abc$36456$n4639
.sym 21557 picorv32.decoded_rs1[0]
.sym 21558 picorv32.mem_rdata_latched[15]
.sym 21559 $abc$36456$n4643
.sym 21560 $abc$36456$n4637
.sym 21561 picorv32.cpuregs_rs1[13]
.sym 21562 $abc$36456$n3719
.sym 21563 picorv32.latched_rd[2]
.sym 21564 $abc$36456$n3030
.sym 21565 picorv32.decoded_rs1[0]
.sym 21566 picorv32.latched_rd[4]
.sym 21567 picorv32.latched_rd[1]
.sym 21568 picorv32.cpuregs_rs1[14]
.sym 21569 $abc$36456$n2955_1
.sym 21570 picorv32.latched_rd[0]
.sym 21571 picorv32.decoded_rs1[1]
.sym 21573 $abc$36456$n3888
.sym 21574 $abc$36456$n3092
.sym 21581 $abc$36456$n2961
.sym 21582 $abc$36456$n2966_1
.sym 21583 $abc$36456$n4635
.sym 21584 $abc$36456$n2874
.sym 21590 $abc$36456$n3030
.sym 21592 $abc$36456$n3888
.sym 21595 $abc$36456$n3888
.sym 21596 picorv32.mem_rdata_latched[15]
.sym 21597 $abc$36456$n3030
.sym 21598 picorv32.decoded_rs1[0]
.sym 21601 $abc$36456$n4637
.sym 21602 picorv32.latched_rd[4]
.sym 21603 picorv32.latched_rd[1]
.sym 21604 $abc$36456$n4643
.sym 21607 picorv32.cpuregs_rs1[13]
.sym 21613 $abc$36456$n4635
.sym 21614 picorv32.latched_rd[2]
.sym 21615 $abc$36456$n4639
.sym 21616 picorv32.latched_rd[0]
.sym 21619 $abc$36456$n2874
.sym 21620 $abc$36456$n2961
.sym 21621 $abc$36456$n2966_1
.sym 21622 $abc$36456$n2955_1
.sym 21625 picorv32.decoded_rs1[1]
.sym 21626 picorv32.decoded_rs1[0]
.sym 21627 $abc$36456$n3719
.sym 21631 picorv32.cpuregs_rs1[14]
.sym 21635 $abc$36456$n3092
.sym 21636 clk12_$glb_clk
.sym 21637 $abc$36456$n232_$glb_sr
.sym 21638 $abc$36456$n3055
.sym 21639 $abc$36456$n3792
.sym 21640 $abc$36456$n3794_1
.sym 21641 picorv32.irq_mask[4]
.sym 21642 $abc$36456$n3790
.sym 21643 $abc$36456$n3796_1
.sym 21644 $abc$36456$n3800_1
.sym 21645 $abc$36456$n3798
.sym 21647 picorv32.cpuregs_wrdata[6]
.sym 21650 picorv32.irq_mask[0]
.sym 21652 picorv32.mem_rdata_latched[15]
.sym 21654 $abc$36456$n4297_1
.sym 21655 picorv32.latched_rd[4]
.sym 21657 $abc$36456$n4716_1
.sym 21658 picorv32.irq_mask[13]
.sym 21659 picorv32.cpuregs_wrdata[3]
.sym 21661 $abc$36456$n4462
.sym 21662 $abc$36456$n4477
.sym 21663 $abc$36456$n4639
.sym 21664 $abc$36456$n4501
.sym 21665 $abc$36456$n4850
.sym 21666 $abc$36456$n6211
.sym 21667 $abc$36456$n4459
.sym 21668 picorv32.irq_state[0]
.sym 21669 picorv32.latched_compr
.sym 21671 $abc$36456$n3718_1
.sym 21673 picorv32.cpuregs_wrdata[22]
.sym 21680 $abc$36456$n4635
.sym 21682 $abc$36456$n4639
.sym 21683 $abc$36456$n4808
.sym 21688 picorv32.irq_pending[14]
.sym 21694 picorv32.irq_mask[14]
.sym 21696 picorv32.cpuregs_wrdata[21]
.sym 21697 picorv32.cpuregs_wrdata[22]
.sym 21698 $abc$36456$n3430
.sym 21703 picorv32.cpu_state[0]
.sym 21704 $abc$36456$n4637
.sym 21708 $abc$36456$n4807_1
.sym 21712 picorv32.irq_pending[14]
.sym 21714 picorv32.irq_mask[14]
.sym 21720 $abc$36456$n4635
.sym 21725 picorv32.cpuregs_wrdata[21]
.sym 21732 $abc$36456$n4639
.sym 21736 picorv32.irq_mask[14]
.sym 21737 $abc$36456$n3430
.sym 21738 $abc$36456$n4807_1
.sym 21743 $abc$36456$n4808
.sym 21744 picorv32.cpu_state[0]
.sym 21745 picorv32.irq_pending[14]
.sym 21748 picorv32.cpuregs_wrdata[22]
.sym 21757 $abc$36456$n4637
.sym 21759 clk12_$glb_clk
.sym 21761 $abc$36456$n4480
.sym 21762 picorv32.cpuregs_rs1[22]
.sym 21763 picorv32.cpuregs_rs1[25]
.sym 21764 $abc$36456$n4471
.sym 21765 $abc$36456$n4468
.sym 21766 picorv32.cpuregs_rs1[19]
.sym 21767 picorv32.cpuregs_rs1[17]
.sym 21768 $abc$36456$n4501
.sym 21769 picorv32.instr_maskirq
.sym 21773 $abc$36456$n3054_1
.sym 21774 $abc$36456$n3800_1
.sym 21775 $PACKER_VCC_NET
.sym 21776 picorv32.irq_mask[4]
.sym 21779 $PACKER_VCC_NET
.sym 21780 $abc$36456$n3055
.sym 21781 $abc$36456$n4520
.sym 21782 $abc$36456$n4632
.sym 21783 $abc$36456$n4623
.sym 21786 $abc$36456$n3430
.sym 21788 $abc$36456$n4488
.sym 21789 picorv32.cpuregs_rs1[27]
.sym 21790 picorv32.cpuregs_rs1[17]
.sym 21792 $abc$36456$n4716_1
.sym 21793 picorv32.cpuregs_rs1[24]
.sym 21794 $abc$36456$n4483
.sym 21796 picorv32.cpuregs_rs1[22]
.sym 21804 $abc$36456$n4489
.sym 21806 $abc$36456$n3718_1
.sym 21808 $abc$36456$n4851
.sym 21812 $abc$36456$n4488
.sym 21814 $abc$36456$n3830
.sym 21816 $abc$36456$n3430
.sym 21824 picorv32.irq_mask[21]
.sym 21826 $abc$36456$n4459
.sym 21831 $abc$36456$n269
.sym 21836 $abc$36456$n3830
.sym 21865 $abc$36456$n4459
.sym 21866 $abc$36456$n3718_1
.sym 21867 $abc$36456$n4488
.sym 21868 $abc$36456$n4489
.sym 21878 $abc$36456$n4851
.sym 21879 $abc$36456$n3430
.sym 21880 picorv32.irq_mask[21]
.sym 21882 clk12_$glb_clk
.sym 21883 $abc$36456$n269
.sym 21884 picorv32.cpuregs_rs1[27]
.sym 21885 picorv32.cpuregs_rs1[28]
.sym 21886 picorv32.cpuregs_rs1[24]
.sym 21887 picorv32.latched_compr
.sym 21888 $abc$36456$n4898
.sym 21889 picorv32.cpuregs_wrdata[22]
.sym 21890 picorv32.cpuregs_rs1[29]
.sym 21891 $abc$36456$n4857
.sym 21896 $abc$36456$n4459
.sym 21897 picorv32.cpuregs_rs1[17]
.sym 21898 $abc$36456$n3718_1
.sym 21899 $abc$36456$n4471
.sym 21900 $abc$36456$n3092
.sym 21901 $abc$36456$n4495
.sym 21902 $PACKER_VCC_NET
.sym 21903 picorv32.latched_rd[2]
.sym 21905 picorv32.mem_rdata_q[20]
.sym 21906 $abc$36456$n3092
.sym 21907 picorv32.cpuregs_rs1[20]
.sym 21909 user_btn2
.sym 21911 $abc$36456$n3088
.sym 21912 $abc$36456$n4468
.sym 21913 picorv32.cpuregs_wrdata[30]
.sym 21915 picorv32.cpuregs_rs1[21]
.sym 21916 picorv32.cpuregs_rs1[17]
.sym 21917 $abc$36456$n3088
.sym 21918 picorv32.reg_out[24]
.sym 21919 picorv32.cpuregs_wrdata[24]
.sym 21925 picorv32.latched_rd[5]
.sym 21927 $abc$36456$n3088
.sym 21928 picorv32.irq_mask[21]
.sym 21930 $abc$36456$n3469_1
.sym 21931 picorv32.irq_pending[21]
.sym 21933 picorv32.latched_rd[3]
.sym 21934 picorv32.irq_mask[22]
.sym 21935 picorv32.irq_pending[22]
.sym 21939 picorv32.latched_rd[2]
.sym 21940 picorv32.latched_rd[1]
.sym 21945 picorv32.latched_rd[4]
.sym 21947 picorv32.irq_state[1]
.sym 21953 picorv32.latched_rd[0]
.sym 21958 picorv32.irq_mask[22]
.sym 21959 picorv32.irq_pending[22]
.sym 21960 picorv32.irq_state[1]
.sym 21970 picorv32.irq_mask[22]
.sym 21971 picorv32.irq_pending[22]
.sym 21982 picorv32.irq_mask[22]
.sym 21983 picorv32.irq_mask[21]
.sym 21984 picorv32.irq_pending[21]
.sym 21985 picorv32.irq_pending[22]
.sym 21988 picorv32.latched_rd[3]
.sym 21989 picorv32.latched_rd[5]
.sym 21990 picorv32.latched_rd[2]
.sym 21991 picorv32.latched_rd[4]
.sym 21995 picorv32.irq_mask[21]
.sym 21996 picorv32.irq_pending[21]
.sym 22000 picorv32.latched_rd[0]
.sym 22001 picorv32.latched_rd[1]
.sym 22002 $abc$36456$n3469_1
.sym 22004 $abc$36456$n3088
.sym 22005 clk12_$glb_clk
.sym 22006 $abc$36456$n232_$glb_sr
.sym 22007 $abc$36456$n4465
.sym 22008 $abc$36456$n4868
.sym 22009 $abc$36456$n4899
.sym 22010 picorv32.reg_out[24]
.sym 22011 $abc$36456$n4483
.sym 22012 $abc$36456$n4869
.sym 22013 $abc$36456$n4821
.sym 22014 $abc$36456$n3077
.sym 22015 $abc$36456$n3050_1
.sym 22016 $abc$36456$n7156
.sym 22019 $abc$36456$n4858
.sym 22020 picorv32.cpuregs_rs1[29]
.sym 22021 $abc$36456$n4641
.sym 22022 $PACKER_GND_NET
.sym 22026 picorv32.cpuregs_rs1[27]
.sym 22028 picorv32.cpuregs_rs1[28]
.sym 22029 picorv32.latched_rd[5]
.sym 22030 $abc$36456$n3718_1
.sym 22032 $abc$36456$n5971
.sym 22033 $abc$36456$n4866
.sym 22034 picorv32.cpu_state[0]
.sym 22035 $abc$36456$n4822_1
.sym 22050 picorv32.cpuregs_rs1[21]
.sym 22059 $abc$36456$n3092
.sym 22062 picorv32.irq_pending[21]
.sym 22066 picorv32.cpuregs_rs1[22]
.sym 22074 picorv32.irq_state[1]
.sym 22075 picorv32.irq_mask[21]
.sym 22088 picorv32.cpuregs_rs1[22]
.sym 22100 picorv32.cpuregs_rs1[21]
.sym 22123 picorv32.irq_pending[21]
.sym 22124 picorv32.irq_mask[21]
.sym 22125 picorv32.irq_state[1]
.sym 22127 $abc$36456$n3092
.sym 22128 clk12_$glb_clk
.sym 22129 $abc$36456$n232_$glb_sr
.sym 22130 $abc$36456$n4379_1
.sym 22131 $abc$36456$n4369_1
.sym 22132 picorv32.irq_mask[18]
.sym 22133 picorv32.cpuregs_wrdata[23]
.sym 22134 picorv32.cpuregs_wrdata[21]
.sym 22135 picorv32.irq_mask[28]
.sym 22136 $abc$36456$n3044
.sym 22137 $abc$36456$n3826
.sym 22142 $abc$36456$n3092
.sym 22143 $abc$36456$n4821
.sym 22145 picorv32.latched_rd[3]
.sym 22146 picorv32.latched_rd[1]
.sym 22147 picorv32.irq_mask[27]
.sym 22148 $abc$36456$n2955
.sym 22150 picorv32.latched_rd[4]
.sym 22153 picorv32.latched_rd[2]
.sym 22156 $abc$36456$n3069
.sym 22162 picorv32.irq_pending[29]
.sym 22163 picorv32.irq_pending[26]
.sym 22164 $abc$36456$n4870
.sym 22165 $abc$36456$n4477
.sym 22174 picorv32.irq_pending[27]
.sym 22182 $abc$36456$n3088
.sym 22185 picorv32.irq_mask[27]
.sym 22188 picorv32.irq_pending[24]
.sym 22196 picorv32.irq_mask[24]
.sym 22211 picorv32.irq_mask[24]
.sym 22212 picorv32.irq_pending[24]
.sym 22222 picorv32.irq_pending[27]
.sym 22224 picorv32.irq_mask[27]
.sym 22250 $abc$36456$n3088
.sym 22251 clk12_$glb_clk
.sym 22252 $abc$36456$n232_$glb_sr
.sym 22253 $abc$36456$n4381
.sym 22254 $abc$36456$n4909
.sym 22255 picorv32.irq_pending[29]
.sym 22256 picorv32.irq_pending[28]
.sym 22257 $abc$36456$n3060
.sym 22258 picorv32.cpuregs_wrdata[17]
.sym 22259 picorv32.irq_pending[25]
.sym 22260 $abc$36456$n3069
.sym 22262 $abc$36456$n3166
.sym 22266 $abc$36456$n3092
.sym 22267 $abc$36456$n4358_1
.sym 22270 waittimer2_count[0]
.sym 22271 $abc$36456$n4365_1
.sym 22272 $abc$36456$n4364_1
.sym 22273 $abc$36456$n3092
.sym 22274 $abc$36456$n2956
.sym 22275 picorv32.cpuregs_rs1[18]
.sym 22276 picorv32.irq_mask[18]
.sym 22280 picorv32.irq_pending[27]
.sym 22282 picorv32.irq_mask[24]
.sym 22285 picorv32.reg_next_pc[30]
.sym 22311 waittimer2_count[1]
.sym 22312 $abc$36456$n2956
.sym 22323 user_btn2
.sym 22335 waittimer2_count[1]
.sym 22336 user_btn2
.sym 22373 $abc$36456$n2956
.sym 22374 clk12_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22377 $abc$36456$n4387
.sym 22381 $abc$36456$n4477
.sym 22382 picorv32.cpuregs_wrdata[30]
.sym 22389 picorv32.irq_mask[25]
.sym 22391 picorv32.irq_pending[28]
.sym 22392 $abc$36456$n4347_1
.sym 22395 $abc$36456$n4381
.sym 22397 $abc$36456$n4909
.sym 22399 picorv32.irq_pending[29]
.sym 22405 picorv32.cpuregs_wrdata[30]
.sym 22409 user_btn2
.sym 22511 picorv32.cpuregs_wrdata[25]
.sym 22512 $abc$36456$n5987
.sym 22517 $abc$36456$n231
.sym 22862 spram_datain10[0]
.sym 22866 array_muxed1[0]
.sym 22872 $abc$36456$n3988_1
.sym 22898 basesoc_timer0_reload_storage[19]
.sym 22905 basesoc_dat_w[3]
.sym 22929 $abc$36456$n2899
.sym 22931 basesoc_ctrl_reset_reset_r
.sym 22945 basesoc_dat_w[3]
.sym 22953 basesoc_dat_w[2]
.sym 22967 basesoc_dat_w[3]
.sym 22974 basesoc_ctrl_reset_reset_r
.sym 22978 basesoc_dat_w[2]
.sym 23006 $abc$36456$n2899
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23023 $abc$36456$n2899
.sym 23024 array_muxed0[1]
.sym 23025 $abc$36456$n2899_1
.sym 23027 $abc$36456$n2908_1
.sym 23029 array_muxed2[0]
.sym 23030 array_muxed0[1]
.sym 23035 $abc$36456$n2715
.sym 23036 basesoc_timer0_reload_storage[18]
.sym 23041 basesoc_timer0_load_storage[4]
.sym 23061 $abc$36456$n2715
.sym 23068 basesoc_dat_w[5]
.sym 23071 basesoc_dat_w[3]
.sym 23081 basesoc_dat_w[2]
.sym 23090 basesoc_dat_w[2]
.sym 23114 basesoc_dat_w[5]
.sym 23122 basesoc_dat_w[3]
.sym 23129 $abc$36456$n2715
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23148 array_muxed1[11]
.sym 23150 array_muxed1[9]
.sym 23158 $abc$36456$n3314
.sym 23159 basesoc_dat_w[6]
.sym 23162 array_muxed1[3]
.sym 23163 basesoc_ctrl_storage[29]
.sym 23166 basesoc_dat_w[1]
.sym 23167 basesoc_timer0_value[1]
.sym 23177 $abc$36456$n3319
.sym 23178 $abc$36456$n3326
.sym 23180 basesoc_timer0_value_status[2]
.sym 23181 basesoc_adr[4]
.sym 23184 $abc$36456$n5168_1
.sym 23187 $abc$36456$n3302
.sym 23192 $abc$36456$n4996
.sym 23193 sys_rst
.sym 23194 $abc$36456$n4993
.sym 23195 $abc$36456$n4978
.sym 23196 basesoc_timer0_reload_storage[18]
.sym 23198 $abc$36456$n3324
.sym 23199 basesoc_timer0_en_storage
.sym 23200 $abc$36456$n3303
.sym 23201 basesoc_timer0_load_storage[4]
.sym 23204 $abc$36456$n4990
.sym 23212 $abc$36456$n4993
.sym 23213 $abc$36456$n3303
.sym 23214 $abc$36456$n4996
.sym 23215 $abc$36456$n4990
.sym 23218 $abc$36456$n3324
.sym 23219 $abc$36456$n3302
.sym 23220 sys_rst
.sym 23221 basesoc_adr[4]
.sym 23224 basesoc_timer0_value_status[2]
.sym 23225 $abc$36456$n3319
.sym 23226 basesoc_timer0_reload_storage[18]
.sym 23227 $abc$36456$n4978
.sym 23230 $abc$36456$n5168_1
.sym 23231 basesoc_timer0_en_storage
.sym 23233 basesoc_timer0_load_storage[4]
.sym 23248 $abc$36456$n3302
.sym 23249 sys_rst
.sym 23250 $abc$36456$n3326
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23267 $abc$36456$n5010_1
.sym 23269 basesoc_dat_w[3]
.sym 23270 array_muxed0[14]
.sym 23271 interface3_bank_bus_dat_r[2]
.sym 23272 $abc$36456$n3316
.sym 23275 $abc$36456$n6558
.sym 23276 array_muxed0[9]
.sym 23277 basesoc_timer0_value[24]
.sym 23279 basesoc_timer0_reload_storage[28]
.sym 23280 $abc$36456$n4993
.sym 23281 $abc$36456$n3313
.sym 23282 $abc$36456$n2950
.sym 23283 basesoc_timer0_en_storage
.sym 23284 $abc$36456$n3324
.sym 23287 basesoc_timer0_reload_storage[19]
.sym 23290 $abc$36456$n2905
.sym 23298 basesoc_timer0_value[11]
.sym 23300 basesoc_timer0_value[18]
.sym 23301 basesoc_timer0_value[3]
.sym 23304 basesoc_adr[4]
.sym 23305 basesoc_timer0_value[9]
.sym 23306 $abc$36456$n6492
.sym 23307 $abc$36456$n4978
.sym 23309 $abc$36456$n4971_1
.sym 23310 basesoc_timer0_value_status[1]
.sym 23312 basesoc_timer0_eventmanager_status_w
.sym 23318 $abc$36456$n3314
.sym 23320 basesoc_timer0_value_status[9]
.sym 23323 $abc$36456$n2905
.sym 23325 basesoc_timer0_reload_storage[2]
.sym 23327 basesoc_timer0_value[1]
.sym 23329 basesoc_timer0_value[9]
.sym 23335 basesoc_timer0_value_status[1]
.sym 23336 $abc$36456$n4971_1
.sym 23337 basesoc_timer0_value_status[9]
.sym 23338 $abc$36456$n4978
.sym 23344 basesoc_timer0_value[3]
.sym 23348 basesoc_timer0_eventmanager_status_w
.sym 23349 $abc$36456$n6492
.sym 23350 basesoc_timer0_reload_storage[2]
.sym 23355 basesoc_timer0_value[18]
.sym 23359 basesoc_adr[4]
.sym 23362 $abc$36456$n3314
.sym 23367 basesoc_timer0_value[1]
.sym 23372 basesoc_timer0_value[11]
.sym 23375 $abc$36456$n2905
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23390 basesoc_timer0_reload_storage[13]
.sym 23391 $abc$36456$n4977_1
.sym 23393 $abc$36456$n3302
.sym 23394 basesoc_timer0_reload_storage[11]
.sym 23395 basesoc_timer0_eventmanager_status_w
.sym 23396 basesoc_timer0_reload_storage[15]
.sym 23397 basesoc_timer0_value[3]
.sym 23398 $abc$36456$n5168_1
.sym 23399 $abc$36456$n3326
.sym 23400 $abc$36456$n3319
.sym 23401 $abc$36456$n3305
.sym 23406 basesoc_timer0_value[24]
.sym 23407 $abc$36456$n3311
.sym 23408 basesoc_dat_w[3]
.sym 23413 basesoc_timer0_reload_storage[22]
.sym 23419 basesoc_timer0_en_storage
.sym 23420 $abc$36456$n4978
.sym 23421 basesoc_timer0_value_status[3]
.sym 23422 $abc$36456$n5164
.sym 23423 basesoc_timer0_load_storage[18]
.sym 23424 $abc$36456$n3313
.sym 23425 $abc$36456$n5009_1
.sym 23426 $abc$36456$n5008
.sym 23427 $abc$36456$n4995_1
.sym 23428 $abc$36456$n5001_1
.sym 23429 $abc$36456$n4994_1
.sym 23430 $abc$36456$n4980_1
.sym 23431 $abc$36456$n3311
.sym 23432 basesoc_timer0_load_storage[2]
.sym 23434 basesoc_timer0_load_storage[28]
.sym 23435 basesoc_timer0_reload_storage[4]
.sym 23438 $abc$36456$n3322
.sym 23439 basesoc_timer0_reload_storage[28]
.sym 23440 $abc$36456$n5000_1
.sym 23441 $abc$36456$n3309
.sym 23442 basesoc_timer0_reload_storage[11]
.sym 23443 basesoc_timer0_reload_storage[2]
.sym 23444 basesoc_timer0_value_status[26]
.sym 23446 $abc$36456$n3316
.sym 23447 basesoc_timer0_reload_storage[19]
.sym 23448 $abc$36456$n3319
.sym 23449 basesoc_timer0_load_storage[19]
.sym 23452 basesoc_timer0_load_storage[18]
.sym 23453 $abc$36456$n3313
.sym 23454 $abc$36456$n3309
.sym 23455 basesoc_timer0_reload_storage[2]
.sym 23458 basesoc_timer0_load_storage[19]
.sym 23459 $abc$36456$n3309
.sym 23460 basesoc_timer0_reload_storage[11]
.sym 23461 $abc$36456$n3316
.sym 23465 $abc$36456$n4978
.sym 23466 basesoc_timer0_value_status[3]
.sym 23467 $abc$36456$n5000_1
.sym 23470 $abc$36456$n3322
.sym 23471 $abc$36456$n5009_1
.sym 23472 $abc$36456$n5008
.sym 23473 basesoc_timer0_reload_storage[28]
.sym 23476 basesoc_timer0_load_storage[2]
.sym 23478 basesoc_timer0_en_storage
.sym 23479 $abc$36456$n5164
.sym 23482 basesoc_timer0_reload_storage[19]
.sym 23483 $abc$36456$n3319
.sym 23485 $abc$36456$n5001_1
.sym 23488 $abc$36456$n4980_1
.sym 23489 $abc$36456$n4995_1
.sym 23490 basesoc_timer0_value_status[26]
.sym 23491 $abc$36456$n4994_1
.sym 23494 $abc$36456$n3311
.sym 23495 basesoc_timer0_reload_storage[4]
.sym 23496 $abc$36456$n3313
.sym 23497 basesoc_timer0_load_storage[28]
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23514 $abc$36456$n4978
.sym 23517 $abc$36456$n4994_1
.sym 23520 $abc$36456$n3305
.sym 23522 $abc$36456$n4971_1
.sym 23526 $abc$36456$n4999
.sym 23527 $abc$36456$n3309
.sym 23529 $abc$36456$n3319
.sym 23534 $abc$36456$n3307
.sym 23535 $abc$36456$n3319
.sym 23542 basesoc_timer0_value[19]
.sym 23543 $abc$36456$n4970_1
.sym 23544 basesoc_timer0_value[20]
.sym 23545 basesoc_timer0_reload_storage[19]
.sym 23546 basesoc_timer0_value[16]
.sym 23549 $abc$36456$n4974_1
.sym 23550 $abc$36456$n3330
.sym 23551 $abc$36456$n4973_1
.sym 23552 $abc$36456$n6540
.sym 23553 $abc$36456$n6543
.sym 23555 basesoc_timer0_value[22]
.sym 23556 $abc$36456$n6552
.sym 23557 basesoc_timer0_reload_storage[18]
.sym 23558 $abc$36456$n3332
.sym 23559 $abc$36456$n3331
.sym 23560 $abc$36456$n2905
.sym 23561 basesoc_timer0_value[18]
.sym 23563 basesoc_timer0_value[21]
.sym 23565 basesoc_timer0_value[17]
.sym 23566 basesoc_timer0_eventmanager_status_w
.sym 23567 basesoc_timer0_value[14]
.sym 23569 $abc$36456$n4975
.sym 23570 basesoc_timer0_value[23]
.sym 23571 $abc$36456$n3333
.sym 23573 basesoc_timer0_reload_storage[22]
.sym 23575 basesoc_timer0_value[22]
.sym 23576 basesoc_timer0_value[23]
.sym 23577 basesoc_timer0_value[20]
.sym 23578 basesoc_timer0_value[21]
.sym 23581 basesoc_timer0_value[17]
.sym 23582 basesoc_timer0_value[19]
.sym 23583 basesoc_timer0_value[18]
.sym 23584 basesoc_timer0_value[16]
.sym 23587 $abc$36456$n3332
.sym 23588 $abc$36456$n3331
.sym 23589 $abc$36456$n3333
.sym 23590 $abc$36456$n3330
.sym 23593 $abc$36456$n4970_1
.sym 23594 $abc$36456$n4975
.sym 23595 $abc$36456$n4974_1
.sym 23596 $abc$36456$n4973_1
.sym 23600 basesoc_timer0_eventmanager_status_w
.sym 23601 basesoc_timer0_reload_storage[22]
.sym 23602 $abc$36456$n6552
.sym 23605 basesoc_timer0_reload_storage[19]
.sym 23606 $abc$36456$n6543
.sym 23607 basesoc_timer0_eventmanager_status_w
.sym 23612 basesoc_timer0_eventmanager_status_w
.sym 23613 basesoc_timer0_reload_storage[18]
.sym 23614 $abc$36456$n6540
.sym 23620 basesoc_timer0_value[14]
.sym 23621 $abc$36456$n2905
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23636 basesoc_timer0_reload_storage[16]
.sym 23637 $abc$36456$n4973_1
.sym 23638 array_muxed1[10]
.sym 23639 $abc$36456$n4977_1
.sym 23640 $abc$36456$n3316
.sym 23642 basesoc_timer0_value[16]
.sym 23644 $abc$36456$n5517_1
.sym 23645 basesoc_dat_w[5]
.sym 23646 basesoc_timer0_value[19]
.sym 23647 $abc$36456$n3307
.sym 23650 basesoc_timer0_load_storage[18]
.sym 23651 basesoc_timer0_value[1]
.sym 23652 basesoc_dat_w[6]
.sym 23654 basesoc_dat_w[1]
.sym 23656 basesoc_timer0_value[22]
.sym 23657 $abc$36456$n5196_1
.sym 23658 array_muxed1[3]
.sym 23667 basesoc_timer0_value[22]
.sym 23676 $abc$36456$n2905
.sym 23679 $abc$36456$n4977_1
.sym 23680 basesoc_timer0_value_status[17]
.sym 23682 $abc$36456$n5003_1
.sym 23685 basesoc_timer0_value_status[19]
.sym 23686 basesoc_timer0_value[19]
.sym 23687 basesoc_timer0_value[21]
.sym 23689 $abc$36456$n3319
.sym 23690 basesoc_timer0_value[23]
.sym 23691 basesoc_timer0_value[17]
.sym 23695 basesoc_timer0_value[8]
.sym 23696 basesoc_timer0_reload_storage[17]
.sym 23698 basesoc_timer0_value[21]
.sym 23705 basesoc_timer0_value[22]
.sym 23710 basesoc_timer0_value_status[19]
.sym 23711 $abc$36456$n4977_1
.sym 23713 $abc$36456$n5003_1
.sym 23716 basesoc_timer0_value[8]
.sym 23725 basesoc_timer0_value[19]
.sym 23729 basesoc_timer0_value[23]
.sym 23734 basesoc_timer0_reload_storage[17]
.sym 23735 $abc$36456$n3319
.sym 23736 basesoc_timer0_value_status[17]
.sym 23737 $abc$36456$n4977_1
.sym 23740 basesoc_timer0_value[17]
.sym 23744 $abc$36456$n2905
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23759 interface3_bank_bus_dat_r[3]
.sym 23762 basesoc_dat_w[6]
.sym 23763 $abc$36456$n4980_1
.sym 23764 array_muxed0[10]
.sym 23767 basesoc_timer0_value_status[8]
.sym 23770 $abc$36456$n3311
.sym 23771 basesoc_timer0_reload_storage[28]
.sym 23772 $abc$36456$n4001_1
.sym 23775 $abc$36456$n5028_1
.sym 23776 array_muxed1[12]
.sym 23780 basesoc_timer0_en_storage
.sym 23781 basesoc_timer0_reload_storage[17]
.sym 23782 $abc$36456$n2950
.sym 23788 basesoc_timer0_load_storage[25]
.sym 23790 $abc$36456$n2901
.sym 23792 basesoc_timer0_reload_storage[27]
.sym 23794 basesoc_timer0_value_status[11]
.sym 23796 $abc$36456$n4999
.sym 23797 basesoc_timer0_value_status[22]
.sym 23798 $abc$36456$n5002
.sym 23799 $abc$36456$n4971_1
.sym 23800 basesoc_timer0_reload_storage[27]
.sym 23801 basesoc_timer0_eventmanager_status_w
.sym 23802 $abc$36456$n4977_1
.sym 23804 $abc$36456$n3307
.sym 23806 basesoc_timer0_reload_storage[30]
.sym 23807 $abc$36456$n6567
.sym 23810 basesoc_timer0_load_storage[30]
.sym 23811 basesoc_timer0_load_storage[27]
.sym 23812 basesoc_dat_w[6]
.sym 23814 basesoc_timer0_load_storage[9]
.sym 23815 $abc$36456$n3322
.sym 23816 $abc$36456$n3311
.sym 23818 $abc$36456$n6576
.sym 23819 basesoc_dat_w[3]
.sym 23821 $abc$36456$n3322
.sym 23822 $abc$36456$n5002
.sym 23823 basesoc_timer0_reload_storage[27]
.sym 23824 $abc$36456$n4999
.sym 23827 basesoc_timer0_load_storage[9]
.sym 23828 basesoc_timer0_load_storage[25]
.sym 23829 $abc$36456$n3311
.sym 23830 $abc$36456$n3307
.sym 23836 basesoc_dat_w[6]
.sym 23839 $abc$36456$n3311
.sym 23840 basesoc_timer0_value_status[11]
.sym 23841 basesoc_timer0_load_storage[27]
.sym 23842 $abc$36456$n4971_1
.sym 23847 basesoc_dat_w[3]
.sym 23852 basesoc_timer0_eventmanager_status_w
.sym 23853 $abc$36456$n6576
.sym 23854 basesoc_timer0_reload_storage[30]
.sym 23857 basesoc_timer0_value_status[22]
.sym 23858 $abc$36456$n3311
.sym 23859 basesoc_timer0_load_storage[30]
.sym 23860 $abc$36456$n4977_1
.sym 23863 basesoc_timer0_reload_storage[27]
.sym 23865 $abc$36456$n6567
.sym 23866 basesoc_timer0_eventmanager_status_w
.sym 23867 $abc$36456$n2901
.sym 23868 clk12_$glb_clk
.sym 23869 sys_rst_$glb_sr
.sym 23882 array_muxed0[13]
.sym 23884 $abc$36456$n2889
.sym 23885 $abc$36456$n4971_1
.sym 23886 $abc$36456$n2901
.sym 23888 array_muxed1[14]
.sym 23890 basesoc_dat_w[7]
.sym 23891 basesoc_dat_w[2]
.sym 23892 basesoc_timer0_load_storage[25]
.sym 23893 basesoc_ctrl_reset_reset_r
.sym 23896 basesoc_timer0_load_storage[30]
.sym 23897 basesoc_timer0_reload_storage[22]
.sym 23900 basesoc_dat_w[3]
.sym 23905 basesoc_dat_w[3]
.sym 23911 $abc$36456$n5160_1
.sym 23914 basesoc_timer0_en_storage
.sym 23916 $abc$36456$n5220_1
.sym 23917 sys_rst
.sym 23922 basesoc_timer0_load_storage[18]
.sym 23924 basesoc_timer0_value[0]
.sym 23925 basesoc_timer0_reload_storage[0]
.sym 23926 $abc$36456$n5214_1
.sym 23927 $abc$36456$n5196_1
.sym 23931 $abc$36456$n6486
.sym 23932 basesoc_timer0_value[0]
.sym 23933 $PACKER_VCC_NET
.sym 23937 basesoc_timer0_load_storage[27]
.sym 23938 basesoc_timer0_load_storage[30]
.sym 23939 basesoc_timer0_eventmanager_status_w
.sym 23940 basesoc_timer0_en_storage
.sym 23941 basesoc_timer0_load_storage[0]
.sym 23944 $abc$36456$n6486
.sym 23945 basesoc_timer0_eventmanager_status_w
.sym 23947 basesoc_timer0_reload_storage[0]
.sym 23956 $abc$36456$n5214_1
.sym 23958 basesoc_timer0_en_storage
.sym 23959 basesoc_timer0_load_storage[27]
.sym 23963 $abc$36456$n5196_1
.sym 23964 basesoc_timer0_en_storage
.sym 23965 basesoc_timer0_load_storage[18]
.sym 23968 basesoc_timer0_value[0]
.sym 23970 $PACKER_VCC_NET
.sym 23974 basesoc_timer0_load_storage[0]
.sym 23975 $abc$36456$n5160_1
.sym 23977 basesoc_timer0_en_storage
.sym 23980 sys_rst
.sym 23981 basesoc_timer0_value[0]
.sym 23982 basesoc_timer0_en_storage
.sym 23986 $abc$36456$n5220_1
.sym 23987 basesoc_timer0_en_storage
.sym 23989 basesoc_timer0_load_storage[30]
.sym 23991 clk12_$glb_clk
.sym 23992 sys_rst_$glb_sr
.sym 24005 eventmanager_status_w[0]
.sym 24006 $abc$36456$n3302
.sym 24013 sys_rst
.sym 24015 $abc$36456$n2893
.sym 24016 $abc$36456$n2936
.sym 24021 basesoc_uart_tx_fifo_wrport_we
.sym 24024 basesoc_timer0_load_storage[30]
.sym 24040 basesoc_dat_w[6]
.sym 24045 $abc$36456$n2899
.sym 24060 basesoc_dat_w[1]
.sym 24065 basesoc_dat_w[7]
.sym 24097 basesoc_dat_w[1]
.sym 24105 basesoc_dat_w[7]
.sym 24112 basesoc_dat_w[6]
.sym 24113 $abc$36456$n2899
.sym 24114 clk12_$glb_clk
.sym 24115 sys_rst_$glb_sr
.sym 24131 eventmanager_pending_w[2]
.sym 24134 user_btn2
.sym 24136 $abc$36456$n2909
.sym 24146 basesoc_dat_w[1]
.sym 24168 basesoc_dat_w[6]
.sym 24172 basesoc_dat_w[3]
.sym 24175 $abc$36456$n2893
.sym 24199 basesoc_dat_w[6]
.sym 24223 basesoc_dat_w[3]
.sym 24236 $abc$36456$n2893
.sym 24237 clk12_$glb_clk
.sym 24238 sys_rst_$glb_sr
.sym 24255 basesoc_timer0_load_storage[9]
.sym 24257 basesoc_ctrl_reset_reset_r
.sym 24259 array_muxed1[15]
.sym 24261 array_muxed0[7]
.sym 24262 $PACKER_VCC_NET
.sym 24263 user_btn0
.sym 24281 user_btn0
.sym 24291 $abc$36456$n2930
.sym 24294 waittimer0_count[1]
.sym 24350 user_btn0
.sym 24352 waittimer0_count[1]
.sym 24359 $abc$36456$n2930
.sym 24360 clk12_$glb_clk
.sym 24361 sys_rst_$glb_sr
.sym 24379 basesoc_ctrl_reset_reset_r
.sym 24382 eventmanager_pending_w[0]
.sym 24388 basesoc_uart_tx_fifo_do_read
.sym 24397 $abc$36456$n232
.sym 24415 eventsourceprocess0_old_trigger
.sym 24425 eventmanager_status_w[0]
.sym 24454 eventsourceprocess0_old_trigger
.sym 24457 eventmanager_status_w[0]
.sym 24462 eventmanager_status_w[0]
.sym 24483 clk12_$glb_clk
.sym 24484 sys_rst_$glb_sr
.sym 24743 picorv32.decoded_rs2[3]
.sym 24746 $PACKER_VCC_NET
.sym 24762 $abc$36456$n3753
.sym 24766 $abc$36456$n4625
.sym 24775 picorv32.mem_rdata_latched[11]
.sym 24778 picorv32.mem_rdata_latched[9]
.sym 24813 picorv32.mem_rdata_latched[11]
.sym 24829 picorv32.mem_rdata_latched[9]
.sym 24851 $abc$36456$n3030_$glb_ce
.sym 24852 clk12_$glb_clk
.sym 24869 picorv32.mem_rdata_latched[11]
.sym 24875 picorv32.mem_rdata_latched[8]
.sym 24876 picorv32.decoded_rd[2]
.sym 24878 $abc$36456$n232
.sym 24882 $abc$36456$n4627
.sym 24888 $abc$36456$n3753
.sym 24895 picorv32.decoded_rs2[1]
.sym 24896 picorv32.cpuregs_wrdata[3]
.sym 24899 picorv32.decoded_rs2[2]
.sym 24901 picorv32.reg_sh[0]
.sym 24902 picorv32.decoded_rs2[5]
.sym 24903 $abc$36456$n3754
.sym 24907 picorv32.mem_rdata_latched[21]
.sym 24909 picorv32.mem_rdata_latched[22]
.sym 24910 $abc$36456$n4629
.sym 24911 picorv32.decoded_rs2[4]
.sym 24915 picorv32.decoded_rs2[0]
.sym 24917 $PACKER_VCC_NET
.sym 24919 $abc$36456$n3030
.sym 24923 picorv32.decoded_rs2[3]
.sym 24928 picorv32.decoded_rs2[4]
.sym 24929 picorv32.decoded_rs2[3]
.sym 24930 picorv32.decoded_rs2[2]
.sym 24931 picorv32.decoded_rs2[5]
.sym 24934 $abc$36456$n3754
.sym 24935 picorv32.decoded_rs2[1]
.sym 24937 picorv32.decoded_rs2[0]
.sym 24940 $PACKER_VCC_NET
.sym 24942 picorv32.reg_sh[0]
.sym 24946 picorv32.mem_rdata_latched[21]
.sym 24947 picorv32.decoded_rs2[1]
.sym 24948 $abc$36456$n3030
.sym 24954 $abc$36456$n4629
.sym 24958 picorv32.cpuregs_wrdata[3]
.sym 24964 picorv32.decoded_rs2[2]
.sym 24965 picorv32.mem_rdata_latched[22]
.sym 24967 $abc$36456$n3030
.sym 24975 clk12_$glb_clk
.sym 24977 $abc$36456$n6213
.sym 24978 $abc$36456$n6286
.sym 24979 $abc$36456$n6256
.sym 24980 $abc$36456$n6210
.sym 24981 $abc$36456$n4651
.sym 24982 $abc$36456$n5727
.sym 24983 $abc$36456$n4552
.sym 24984 $abc$36456$n4549
.sym 24993 $abc$36456$n3753
.sym 24995 $abc$36456$n5085
.sym 24996 picorv32.reg_out[12]
.sym 24997 $abc$36456$n4625
.sym 24998 $abc$36456$n4629
.sym 24999 picorv32.decoded_rs2[1]
.sym 25000 sys_rst
.sym 25001 $abc$36456$n3888
.sym 25002 picorv32.latched_rd[2]
.sym 25006 picorv32.latched_rd[0]
.sym 25007 $abc$36456$n4643
.sym 25008 $abc$36456$n4449
.sym 25010 picorv32.latched_rd[3]
.sym 25011 picorv32.cpuregs_wrdata[2]
.sym 25012 $abc$36456$n4539
.sym 25019 $abc$36456$n3753
.sym 25020 $abc$36456$n4547
.sym 25023 $abc$36456$n4449
.sym 25024 $abc$36456$n4561
.sym 25025 $abc$36456$n4452
.sym 25027 $abc$36456$n3753
.sym 25028 picorv32.cpuregs_wrdata[0]
.sym 25029 $abc$36456$n4446
.sym 25033 $abc$36456$n4455
.sym 25034 $abc$36456$n4560
.sym 25035 $abc$36456$n4443
.sym 25036 $abc$36456$n6256
.sym 25037 $abc$36456$n4445
.sym 25038 $abc$36456$n4448
.sym 25039 $abc$36456$n4451
.sym 25043 $abc$36456$n4443
.sym 25045 $abc$36456$n6210
.sym 25046 $abc$36456$n6211
.sym 25047 $abc$36456$n231
.sym 25048 $abc$36456$n4454
.sym 25051 $abc$36456$n4455
.sym 25052 $abc$36456$n3753
.sym 25053 $abc$36456$n4443
.sym 25054 $abc$36456$n4454
.sym 25057 $abc$36456$n3753
.sym 25058 $abc$36456$n6256
.sym 25059 $abc$36456$n4443
.sym 25060 $abc$36456$n4547
.sym 25063 $abc$36456$n4443
.sym 25064 $abc$36456$n4452
.sym 25065 $abc$36456$n3753
.sym 25066 $abc$36456$n4451
.sym 25069 $abc$36456$n3753
.sym 25070 $abc$36456$n4443
.sym 25071 $abc$36456$n6211
.sym 25072 $abc$36456$n6210
.sym 25076 picorv32.cpuregs_wrdata[0]
.sym 25081 $abc$36456$n3753
.sym 25082 $abc$36456$n4560
.sym 25083 $abc$36456$n4443
.sym 25084 $abc$36456$n4561
.sym 25087 $abc$36456$n3753
.sym 25088 $abc$36456$n4449
.sym 25089 $abc$36456$n4448
.sym 25090 $abc$36456$n4443
.sym 25093 $abc$36456$n3753
.sym 25094 $abc$36456$n4443
.sym 25095 $abc$36456$n4445
.sym 25096 $abc$36456$n4446
.sym 25098 clk12_$glb_clk
.sym 25099 $abc$36456$n231
.sym 25100 $abc$36456$n4560
.sym 25101 $abc$36456$n6216
.sym 25102 $abc$36456$n4441
.sym 25103 $abc$36456$n4445
.sym 25104 $abc$36456$n4448
.sym 25105 $abc$36456$n4451
.sym 25106 $abc$36456$n4454
.sym 25107 $abc$36456$n4565
.sym 25111 $abc$36456$n3430
.sym 25112 picorv32.reg_sh[1]
.sym 25114 picorv32.cpuregs_wrdata[0]
.sym 25115 picorv32.cpuregs_wrdata[3]
.sym 25116 $abc$36456$n4806
.sym 25117 $abc$36456$n4446
.sym 25118 $abc$36456$n3758
.sym 25119 picorv32.cpuregs_wrdata[9]
.sym 25120 $abc$36456$n3778
.sym 25121 picorv32.reg_out[8]
.sym 25122 $abc$36456$n4566
.sym 25124 picorv32.cpuregs_wrdata[0]
.sym 25126 picorv32.cpuregs_rs1[0]
.sym 25127 $abc$36456$n4629
.sym 25128 picorv32.cpuregs_rs1[14]
.sym 25129 picorv32.irq_mask[3]
.sym 25130 picorv32.cpuregs_wrdata[1]
.sym 25131 picorv32.irq_mask[2]
.sym 25132 $abc$36456$n6211
.sym 25133 $abc$36456$n3430
.sym 25135 $abc$36456$n4635
.sym 25142 $abc$36456$n6286
.sym 25143 $abc$36456$n3753
.sym 25145 $abc$36456$n4627
.sym 25146 picorv32.cpuregs_wrdata[15]
.sym 25147 $abc$36456$n4459
.sym 25148 $abc$36456$n4850
.sym 25150 $abc$36456$n4443
.sym 25151 $abc$36456$n4716_1
.sym 25152 picorv32.cpuregs_wrdata[14]
.sym 25153 $abc$36456$n4566
.sym 25154 $abc$36456$n4848
.sym 25156 $abc$36456$n4629
.sym 25158 $abc$36456$n4542
.sym 25162 $abc$36456$n3718_1
.sym 25163 $abc$36456$n6212
.sym 25164 picorv32.latched_rd[2]
.sym 25165 picorv32.latched_rd[3]
.sym 25166 $abc$36456$n4541
.sym 25171 picorv32.cpuregs_wrdata[2]
.sym 25172 picorv32.cpuregs_rs1[21]
.sym 25174 $abc$36456$n4848
.sym 25175 $abc$36456$n4716_1
.sym 25176 picorv32.cpuregs_rs1[21]
.sym 25177 $abc$36456$n4850
.sym 25183 picorv32.cpuregs_wrdata[14]
.sym 25186 $abc$36456$n4629
.sym 25187 picorv32.latched_rd[2]
.sym 25188 $abc$36456$n4627
.sym 25189 picorv32.latched_rd[3]
.sym 25192 picorv32.cpuregs_wrdata[15]
.sym 25198 $abc$36456$n4443
.sym 25199 $abc$36456$n6286
.sym 25200 $abc$36456$n3753
.sym 25201 $abc$36456$n4542
.sym 25204 $abc$36456$n3718_1
.sym 25205 $abc$36456$n6212
.sym 25206 $abc$36456$n4566
.sym 25207 $abc$36456$n4459
.sym 25210 $abc$36456$n4541
.sym 25211 $abc$36456$n3718_1
.sym 25212 $abc$36456$n4459
.sym 25213 $abc$36456$n4542
.sym 25216 picorv32.cpuregs_wrdata[2]
.sym 25221 clk12_$glb_clk
.sym 25223 $abc$36456$n4538
.sym 25224 $abc$36456$n4541
.sym 25225 $abc$36456$n4546
.sym 25226 $abc$36456$n6255
.sym 25227 $abc$36456$n6215
.sym 25228 $abc$36456$n6214
.sym 25229 $abc$36456$n4620
.sym 25230 $abc$36456$n4563
.sym 25231 $abc$36456$n3782
.sym 25235 picorv32.cpuregs_rs1[8]
.sym 25237 $abc$36456$n4561
.sym 25238 picorv32.cpuregs_wrdata[10]
.sym 25239 picorv32.cpuregs_rs1[7]
.sym 25240 $PACKER_VCC_NET
.sym 25241 picorv32.mem_rdata_latched[19]
.sym 25242 $abc$36456$n4848
.sym 25243 $abc$36456$n4459
.sym 25244 picorv32.latched_rd[1]
.sym 25246 $abc$36456$n3888
.sym 25247 picorv32.cpuregs_rs1[4]
.sym 25249 $abc$36456$n6212
.sym 25250 $abc$36456$n3092
.sym 25251 picorv32.cpuregs_wrdata[30]
.sym 25253 picorv32.cpuregs_rs1[9]
.sym 25254 $abc$36456$n4625
.sym 25255 $abc$36456$n3753
.sym 25256 picorv32.cpuregs_rs1[14]
.sym 25257 picorv32.irq_mask[2]
.sym 25258 picorv32.cpuregs_wrdata[10]
.sym 25264 $abc$36456$n3030
.sym 25265 $abc$36456$n4459
.sym 25266 $abc$36456$n3092
.sym 25269 picorv32.cpuregs_rs1[3]
.sym 25271 $abc$36456$n4553
.sym 25273 $abc$36456$n3888
.sym 25276 picorv32.instr_maskirq
.sym 25278 $abc$36456$n4449
.sym 25279 $abc$36456$n4452
.sym 25281 picorv32.cpu_state[2]
.sym 25283 $abc$36456$n4558
.sym 25284 $abc$36456$n6217
.sym 25285 $abc$36456$n4544
.sym 25286 $abc$36456$n3718_1
.sym 25287 picorv32.mem_rdata_latched[19]
.sym 25288 picorv32.decoded_rs1[4]
.sym 25289 $abc$36456$n4620
.sym 25291 $abc$36456$n4446
.sym 25292 $abc$36456$n4459
.sym 25294 picorv32.cpuregs_rs1[2]
.sym 25298 picorv32.cpuregs_rs1[3]
.sym 25303 picorv32.cpuregs_rs1[2]
.sym 25310 picorv32.instr_maskirq
.sym 25312 picorv32.cpu_state[2]
.sym 25315 picorv32.decoded_rs1[4]
.sym 25316 $abc$36456$n3030
.sym 25317 picorv32.mem_rdata_latched[19]
.sym 25318 $abc$36456$n3888
.sym 25321 $abc$36456$n4446
.sym 25322 $abc$36456$n4459
.sym 25323 $abc$36456$n3718_1
.sym 25324 $abc$36456$n4558
.sym 25327 $abc$36456$n4459
.sym 25328 $abc$36456$n3718_1
.sym 25329 $abc$36456$n4449
.sym 25330 $abc$36456$n6217
.sym 25333 $abc$36456$n3718_1
.sym 25334 $abc$36456$n4459
.sym 25335 $abc$36456$n4452
.sym 25336 $abc$36456$n4544
.sym 25339 $abc$36456$n4553
.sym 25340 $abc$36456$n3718_1
.sym 25341 $abc$36456$n4459
.sym 25342 $abc$36456$n4620
.sym 25343 $abc$36456$n3092
.sym 25344 clk12_$glb_clk
.sym 25345 $abc$36456$n232_$glb_sr
.sym 25346 $abc$36456$n6285
.sym 25347 $abc$36456$n4555
.sym 25348 $abc$36456$n5040
.sym 25349 $abc$36456$n4558
.sym 25350 $abc$36456$n6217
.sym 25351 $abc$36456$n4544
.sym 25352 $abc$36456$n6209
.sym 25353 $abc$36456$n6212
.sym 25354 picorv32.cpuregs_rs1[6]
.sym 25355 $abc$36456$n2866
.sym 25359 picorv32.cpuregs_wrdata[14]
.sym 25360 $abc$36456$n6211
.sym 25361 picorv32.cpuregs_wrdata[8]
.sym 25362 picorv32.irq_mask[2]
.sym 25363 picorv32.cpuregs_wrdata[9]
.sym 25364 $abc$36456$n3430
.sym 25367 picorv32.cpuregs_wrdata[15]
.sym 25368 picorv32.cpuregs_rs1[4]
.sym 25369 $abc$36456$n4459
.sym 25370 $abc$36456$n4495
.sym 25371 $abc$36456$n3430
.sym 25372 $abc$36456$n3788_1
.sym 25373 $abc$36456$n3798
.sym 25374 $abc$36456$n4627
.sym 25375 $abc$36456$n232
.sym 25377 $abc$36456$n3792
.sym 25378 picorv32.cpuregs_wrdata[27]
.sym 25380 picorv32.irq_pending[0]
.sym 25381 $abc$36456$n4443
.sym 25387 picorv32.irq_pending[0]
.sym 25388 picorv32.cpuregs_wrdata[12]
.sym 25389 picorv32.cpuregs_wrdata[6]
.sym 25392 picorv32.irq_mask[0]
.sym 25394 $abc$36456$n231
.sym 25395 $abc$36456$n3753
.sym 25396 $abc$36456$n3101
.sym 25398 $abc$36456$n4443
.sym 25399 $abc$36456$n3100
.sym 25401 picorv32.cpuregs_wrdata[9]
.sym 25402 $abc$36456$n4297_1
.sym 25405 picorv32.irq_state[0]
.sym 25406 picorv32.latched_compr
.sym 25410 picorv32.irq_state[1]
.sym 25411 picorv32.cpuregs_wrdata[30]
.sym 25414 $abc$36456$n4534
.sym 25417 $abc$36456$n4501
.sym 25420 picorv32.irq_state[0]
.sym 25421 picorv32.latched_compr
.sym 25422 $abc$36456$n3101
.sym 25423 $abc$36456$n3100
.sym 25426 picorv32.irq_state[1]
.sym 25427 picorv32.irq_pending[0]
.sym 25428 picorv32.irq_mask[0]
.sym 25435 picorv32.cpuregs_wrdata[30]
.sym 25438 $abc$36456$n231
.sym 25440 picorv32.latched_compr
.sym 25441 $abc$36456$n4297_1
.sym 25445 picorv32.cpuregs_wrdata[12]
.sym 25450 $abc$36456$n4501
.sym 25451 $abc$36456$n4443
.sym 25452 $abc$36456$n3753
.sym 25453 $abc$36456$n4534
.sym 25458 picorv32.cpuregs_wrdata[6]
.sym 25462 picorv32.cpuregs_wrdata[9]
.sym 25467 clk12_$glb_clk
.sym 25469 $abc$36456$n4506
.sym 25470 $abc$36456$n4508
.sym 25471 $abc$36456$n4510
.sym 25472 $abc$36456$n4512
.sym 25473 $abc$36456$n4514
.sym 25474 $abc$36456$n4516
.sym 25475 $abc$36456$n4518
.sym 25476 $abc$36456$n4520
.sym 25481 $abc$36456$n4716_1
.sym 25482 picorv32.cpuregs_wrdata[12]
.sym 25483 picorv32.latched_rd[1]
.sym 25484 picorv32.cpuregs_wrdata[5]
.sym 25485 picorv32.latched_rd[2]
.sym 25486 $abc$36456$n3430
.sym 25487 $abc$36456$n3100
.sym 25488 $abc$36456$n3030
.sym 25489 picorv32.cpuregs_wrdata[9]
.sym 25490 $abc$36456$n231
.sym 25491 $abc$36456$n3030
.sym 25492 picorv32.cpuregs_rs1[17]
.sym 25493 picorv32.latched_rd[3]
.sym 25494 $abc$36456$n4637
.sym 25496 picorv32.irq_state[1]
.sym 25497 picorv32.cpuregs_wrdata[2]
.sym 25498 picorv32.latched_rd[0]
.sym 25499 $abc$36456$n4643
.sym 25500 picorv32.cpuregs_rs1[22]
.sym 25502 picorv32.latched_rd[3]
.sym 25512 $abc$36456$n4489
.sym 25513 $abc$36456$n3753
.sym 25519 picorv32.cpuregs_rs1[4]
.sym 25521 $abc$36456$n3753
.sym 25523 $abc$36456$n4492
.sym 25524 $abc$36456$n4486
.sym 25527 $abc$36456$n4498
.sym 25528 $abc$36456$n3092
.sym 25529 $abc$36456$n4528
.sym 25530 $abc$36456$n4495
.sym 25531 $abc$36456$n4532
.sym 25534 $abc$36456$n4522
.sym 25535 $abc$36456$n4524
.sym 25536 $abc$36456$n4526
.sym 25537 picorv32.irq_mask[13]
.sym 25538 $abc$36456$n4530
.sym 25539 $abc$36456$n4483
.sym 25540 picorv32.irq_pending[13]
.sym 25541 $abc$36456$n4443
.sym 25545 picorv32.irq_mask[13]
.sym 25546 picorv32.irq_pending[13]
.sym 25549 $abc$36456$n4530
.sym 25550 $abc$36456$n4443
.sym 25551 $abc$36456$n3753
.sym 25552 $abc$36456$n4495
.sym 25555 $abc$36456$n4492
.sym 25556 $abc$36456$n3753
.sym 25557 $abc$36456$n4443
.sym 25558 $abc$36456$n4528
.sym 25562 picorv32.cpuregs_rs1[4]
.sym 25567 $abc$36456$n3753
.sym 25568 $abc$36456$n4532
.sym 25569 $abc$36456$n4443
.sym 25570 $abc$36456$n4498
.sym 25573 $abc$36456$n4526
.sym 25574 $abc$36456$n4443
.sym 25575 $abc$36456$n3753
.sym 25576 $abc$36456$n4489
.sym 25579 $abc$36456$n4443
.sym 25580 $abc$36456$n4522
.sym 25581 $abc$36456$n4483
.sym 25582 $abc$36456$n3753
.sym 25585 $abc$36456$n3753
.sym 25586 $abc$36456$n4524
.sym 25587 $abc$36456$n4486
.sym 25588 $abc$36456$n4443
.sym 25589 $abc$36456$n3092
.sym 25590 clk12_$glb_clk
.sym 25591 $abc$36456$n232_$glb_sr
.sym 25592 $abc$36456$n4522
.sym 25593 $abc$36456$n4524
.sym 25594 $abc$36456$n4526
.sym 25595 $abc$36456$n4528
.sym 25596 $abc$36456$n4530
.sym 25597 $abc$36456$n4532
.sym 25598 $abc$36456$n4534
.sym 25599 $abc$36456$n4536
.sym 25605 $abc$36456$n4304_1
.sym 25606 picorv32.irq_mask[2]
.sym 25607 picorv32.cpuregs_rs1[21]
.sym 25608 picorv32.cpuregs_rs1[17]
.sym 25611 $abc$36456$n4468
.sym 25612 picorv32.cpuregs_wrdata[29]
.sym 25613 $abc$36456$n3166
.sym 25614 picorv32.cpu_state[2]
.sym 25615 picorv32.cpuregs_wrdata[30]
.sym 25616 picorv32.cpuregs_wrdata[25]
.sym 25617 $abc$36456$n3794_1
.sym 25618 $abc$36456$n4635
.sym 25619 $abc$36456$n4485
.sym 25620 $abc$36456$n4629
.sym 25623 picorv32.cpuregs_wrdata[17]
.sym 25625 $abc$36456$n4494
.sym 25626 $abc$36456$n3430
.sym 25627 picorv32.latched_compr
.sym 25636 $abc$36456$n4494
.sym 25637 $abc$36456$n4477
.sym 25639 $abc$36456$n4495
.sym 25641 $abc$36456$n4459
.sym 25643 $abc$36456$n4485
.sym 25646 $abc$36456$n3718_1
.sym 25647 picorv32.cpuregs_wrdata[17]
.sym 25649 picorv32.cpuregs_wrdata[28]
.sym 25650 picorv32.cpuregs_wrdata[27]
.sym 25653 $abc$36456$n4500
.sym 25655 $abc$36456$n4486
.sym 25656 $abc$36456$n4501
.sym 25663 $abc$36456$n4476
.sym 25664 picorv32.cpuregs_wrdata[24]
.sym 25668 picorv32.cpuregs_wrdata[24]
.sym 25672 $abc$36456$n4459
.sym 25673 $abc$36456$n3718_1
.sym 25674 $abc$36456$n4485
.sym 25675 $abc$36456$n4486
.sym 25678 $abc$36456$n3718_1
.sym 25679 $abc$36456$n4459
.sym 25680 $abc$36456$n4477
.sym 25681 $abc$36456$n4476
.sym 25686 picorv32.cpuregs_wrdata[27]
.sym 25692 picorv32.cpuregs_wrdata[28]
.sym 25696 $abc$36456$n4459
.sym 25697 $abc$36456$n4495
.sym 25698 $abc$36456$n4494
.sym 25699 $abc$36456$n3718_1
.sym 25702 $abc$36456$n4500
.sym 25703 $abc$36456$n4501
.sym 25704 $abc$36456$n3718_1
.sym 25705 $abc$36456$n4459
.sym 25710 picorv32.cpuregs_wrdata[17]
.sym 25713 clk12_$glb_clk
.sym 25715 $abc$36456$n4457
.sym 25716 $abc$36456$n4461
.sym 25717 $abc$36456$n4464
.sym 25718 $abc$36456$n4467
.sym 25719 $abc$36456$n4470
.sym 25720 $abc$36456$n4473
.sym 25721 $abc$36456$n4476
.sym 25722 $abc$36456$n4479
.sym 25727 picorv32.latched_rd[4]
.sym 25729 picorv32.cpuregs_rs1[19]
.sym 25730 $abc$36456$n4822_1
.sym 25731 picorv32.latched_rd[1]
.sym 25732 $abc$36456$n4866
.sym 25733 picorv32.cpuregs_rs1[25]
.sym 25735 picorv32.cpuregs_wrdata[18]
.sym 25737 $abc$36456$n4492
.sym 25739 $abc$36456$n4500
.sym 25740 picorv32.cpuregs_wrdata[20]
.sym 25741 $abc$36456$n3044
.sym 25742 $abc$36456$n3092
.sym 25743 picorv32.cpuregs_wrdata[30]
.sym 25744 $abc$36456$n4465
.sym 25745 picorv32.cpuregs_wrdata[20]
.sym 25747 picorv32.cpuregs_wrdata[21]
.sym 25748 picorv32.irq_pending[16]
.sym 25749 picorv32.cpuregs_rs1[28]
.sym 25756 $abc$36456$n4480
.sym 25758 picorv32.irq_pending[22]
.sym 25759 $abc$36456$n4471
.sym 25760 $abc$36456$n4465
.sym 25761 $abc$36456$n4858
.sym 25763 $abc$36456$n4361_1
.sym 25764 $abc$36456$n3718_1
.sym 25766 $abc$36456$n4899
.sym 25767 $abc$36456$n3044
.sym 25768 $abc$36456$n4468
.sym 25769 $abc$36456$n3430
.sym 25770 $PACKER_GND_NET
.sym 25772 $abc$36456$n4459
.sym 25774 $abc$36456$n231
.sym 25776 $abc$36456$n4470
.sym 25777 $abc$36456$n4362_1
.sym 25778 picorv32.irq_mask[29]
.sym 25779 picorv32.cpu_state[0]
.sym 25780 $abc$36456$n4459
.sym 25782 $abc$36456$n4464
.sym 25783 $abc$36456$n4467
.sym 25785 $abc$36456$n5971
.sym 25787 $abc$36456$n4479
.sym 25789 $abc$36456$n4470
.sym 25790 $abc$36456$n3718_1
.sym 25791 $abc$36456$n4459
.sym 25792 $abc$36456$n4471
.sym 25795 $abc$36456$n4468
.sym 25796 $abc$36456$n4459
.sym 25797 $abc$36456$n3718_1
.sym 25798 $abc$36456$n4467
.sym 25801 $abc$36456$n4479
.sym 25802 $abc$36456$n3718_1
.sym 25803 $abc$36456$n4480
.sym 25804 $abc$36456$n4459
.sym 25809 $PACKER_GND_NET
.sym 25813 picorv32.irq_mask[29]
.sym 25815 $abc$36456$n3430
.sym 25816 $abc$36456$n4899
.sym 25819 $abc$36456$n4362_1
.sym 25820 $abc$36456$n5971
.sym 25821 $abc$36456$n4361_1
.sym 25822 $abc$36456$n231
.sym 25825 $abc$36456$n4465
.sym 25826 $abc$36456$n4464
.sym 25827 $abc$36456$n4459
.sym 25828 $abc$36456$n3718_1
.sym 25831 picorv32.cpu_state[0]
.sym 25832 picorv32.irq_pending[22]
.sym 25833 $abc$36456$n4858
.sym 25835 $abc$36456$n3044
.sym 25836 clk12_$glb_clk
.sym 25838 $abc$36456$n4482
.sym 25839 $abc$36456$n4485
.sym 25840 $abc$36456$n4488
.sym 25841 $abc$36456$n4491
.sym 25842 $abc$36456$n4494
.sym 25843 $abc$36456$n4497
.sym 25844 $abc$36456$n4500
.sym 25845 $abc$36456$n4503
.sym 25852 picorv32.cpuregs_rs1[30]
.sym 25854 picorv32.irq_state[0]
.sym 25856 picorv32.cpuregs_rs1[24]
.sym 25857 $abc$36456$n4870
.sym 25858 $abc$36456$n4639
.sym 25859 $abc$36456$n4361_1
.sym 25860 $abc$36456$n4898
.sym 25862 picorv32.cpuregs_rs1[25]
.sym 25863 $abc$36456$n232
.sym 25865 $abc$36456$n5969
.sym 25866 picorv32.cpuregs_wrdata[27]
.sym 25867 $abc$36456$n4379_1
.sym 25868 $abc$36456$n3077
.sym 25870 picorv32.cpuregs_wrdata[29]
.sym 25871 $abc$36456$n3430
.sym 25873 picorv32.cpuregs_wrdata[23]
.sym 25880 $abc$36456$n4868
.sym 25881 picorv32.cpuregs_rs1[24]
.sym 25885 picorv32.irq_mask[27]
.sym 25887 $abc$36456$n3430
.sym 25888 $abc$36456$n4900
.sym 25889 picorv32.irq_mask[24]
.sym 25890 picorv32.cpuregs_wrdata[23]
.sym 25892 $abc$36456$n4869
.sym 25893 $abc$36456$n4716_1
.sym 25896 picorv32.cpuregs_wrdata[29]
.sym 25897 picorv32.cpu_state[0]
.sym 25898 picorv32.irq_pending[27]
.sym 25900 $abc$36456$n4822_1
.sym 25904 picorv32.irq_pending[24]
.sym 25906 $abc$36456$n4866
.sym 25907 picorv32.irq_pending[29]
.sym 25908 picorv32.irq_pending[16]
.sym 25909 $abc$36456$n4870
.sym 25915 picorv32.cpuregs_wrdata[29]
.sym 25918 picorv32.irq_mask[24]
.sym 25920 $abc$36456$n3430
.sym 25921 $abc$36456$n4869
.sym 25924 picorv32.cpu_state[0]
.sym 25925 picorv32.irq_pending[29]
.sym 25926 $abc$36456$n4900
.sym 25930 $abc$36456$n4868
.sym 25931 $abc$36456$n4866
.sym 25932 $abc$36456$n4716_1
.sym 25933 picorv32.cpuregs_rs1[24]
.sym 25938 picorv32.cpuregs_wrdata[23]
.sym 25943 picorv32.cpu_state[0]
.sym 25944 $abc$36456$n4870
.sym 25945 picorv32.irq_pending[24]
.sym 25948 picorv32.cpu_state[0]
.sym 25949 $abc$36456$n4822_1
.sym 25950 picorv32.irq_pending[16]
.sym 25954 picorv32.irq_pending[27]
.sym 25955 picorv32.irq_mask[27]
.sym 25956 picorv32.irq_mask[24]
.sym 25957 picorv32.irq_pending[24]
.sym 25959 clk12_$glb_clk
.sym 25969 $abc$36456$n4886
.sym 25970 $abc$36456$n4888
.sym 25974 $abc$36456$n4900
.sym 25975 picorv32.irq_mask[24]
.sym 25978 picorv32.cpuregs_rs1[24]
.sym 25979 picorv32.cpuregs_wrdata[19]
.sym 25980 picorv32.cpuregs_rs1[27]
.sym 25982 picorv32.irq_pending[27]
.sym 25984 $abc$36456$n4488
.sym 25986 picorv32.latched_rd[0]
.sym 25988 $abc$36456$n3069
.sym 25989 picorv32.irq_state[0]
.sym 25990 $abc$36456$n4483
.sym 25992 picorv32.irq_state[1]
.sym 25993 $abc$36456$n231
.sym 25994 picorv32.irq_mask[29]
.sym 26003 $abc$36456$n4365_1
.sym 26004 $abc$36456$n231
.sym 26005 picorv32.irq_pending[27]
.sym 26008 picorv32.irq_pending[25]
.sym 26009 $abc$36456$n4358_1
.sym 26010 $abc$36456$n4364_1
.sym 26011 picorv32.irq_pending[24]
.sym 26012 $abc$36456$n3166
.sym 26013 $abc$36456$n3092
.sym 26015 picorv32.cpuregs_rs1[18]
.sym 26016 picorv32.irq_state[1]
.sym 26019 picorv32.irq_mask[24]
.sym 26021 picorv32.cpuregs_rs1[28]
.sym 26023 $abc$36456$n232
.sym 26025 $abc$36456$n5969
.sym 26026 picorv32.irq_pending[26]
.sym 26029 picorv32.irq_mask[27]
.sym 26033 $abc$36456$n4359_1
.sym 26035 picorv32.irq_mask[27]
.sym 26036 picorv32.irq_pending[27]
.sym 26038 picorv32.irq_state[1]
.sym 26041 picorv32.irq_state[1]
.sym 26043 picorv32.irq_mask[24]
.sym 26044 picorv32.irq_pending[24]
.sym 26047 picorv32.cpuregs_rs1[18]
.sym 26053 $abc$36456$n4364_1
.sym 26055 $abc$36456$n4365_1
.sym 26059 $abc$36456$n231
.sym 26060 $abc$36456$n4358_1
.sym 26061 $abc$36456$n4359_1
.sym 26062 $abc$36456$n5969
.sym 26067 picorv32.cpuregs_rs1[28]
.sym 26072 $abc$36456$n232
.sym 26074 $abc$36456$n3166
.sym 26077 picorv32.irq_pending[26]
.sym 26078 picorv32.irq_pending[25]
.sym 26079 picorv32.irq_pending[27]
.sym 26080 picorv32.irq_pending[24]
.sym 26081 $abc$36456$n3092
.sym 26082 clk12_$glb_clk
.sym 26083 $abc$36456$n232_$glb_sr
.sym 26098 picorv32.cpuregs_wrdata[24]
.sym 26099 picorv32.reg_out[24]
.sym 26100 $abc$36456$n4369_1
.sym 26102 picorv32.irq_mask[18]
.sym 26106 $abc$36456$n3088
.sym 26110 picorv32.cpuregs_wrdata[17]
.sym 26118 picorv32.reg_next_pc[28]
.sym 26125 picorv32.reg_next_pc[28]
.sym 26128 picorv32.irq_pending[28]
.sym 26129 picorv32.irq_mask[25]
.sym 26130 picorv32.irq_mask[28]
.sym 26131 picorv32.irq_pending[25]
.sym 26134 $abc$36456$n4346_1
.sym 26137 picorv32.irq_mask[31]
.sym 26138 $abc$36456$n4910_1
.sym 26140 $abc$36456$n4347_1
.sym 26143 $abc$36456$n3088
.sym 26149 picorv32.irq_state[0]
.sym 26151 picorv32.irq_pending[29]
.sym 26152 picorv32.irq_state[1]
.sym 26153 $abc$36456$n3060
.sym 26154 picorv32.irq_mask[29]
.sym 26156 $abc$36456$n3430
.sym 26158 picorv32.irq_state[1]
.sym 26159 picorv32.irq_state[0]
.sym 26160 picorv32.reg_next_pc[28]
.sym 26161 $abc$36456$n3060
.sym 26165 $abc$36456$n4910_1
.sym 26166 picorv32.irq_mask[31]
.sym 26167 $abc$36456$n3430
.sym 26172 picorv32.irq_mask[29]
.sym 26173 picorv32.irq_pending[29]
.sym 26176 picorv32.irq_mask[28]
.sym 26178 picorv32.irq_pending[28]
.sym 26183 picorv32.irq_mask[28]
.sym 26185 picorv32.irq_pending[28]
.sym 26189 $abc$36456$n4347_1
.sym 26191 $abc$36456$n4346_1
.sym 26194 picorv32.irq_pending[25]
.sym 26196 picorv32.irq_mask[25]
.sym 26201 picorv32.irq_mask[25]
.sym 26203 picorv32.irq_pending[25]
.sym 26204 $abc$36456$n3088
.sym 26205 clk12_$glb_clk
.sym 26206 $abc$36456$n232_$glb_sr
.sym 26219 $abc$36456$n5971
.sym 26220 $abc$36456$n4346_1
.sym 26225 picorv32.irq_mask[31]
.sym 26226 $abc$36456$n4910_1
.sym 26227 picorv32.irq_pending[28]
.sym 26229 $abc$36456$n3060
.sym 26230 picorv32.cpu_state[0]
.sym 26235 picorv32.cpuregs_wrdata[30]
.sym 26251 picorv32.irq_state[0]
.sym 26252 $abc$36456$n5987
.sym 26253 picorv32.cpuregs_wrdata[25]
.sym 26256 $abc$36456$n4388_1
.sym 26257 $abc$36456$n231
.sym 26260 picorv32.reg_next_pc[30]
.sym 26273 $abc$36456$n4387
.sym 26287 picorv32.irq_state[0]
.sym 26288 $abc$36456$n231
.sym 26289 picorv32.reg_next_pc[30]
.sym 26290 $abc$36456$n5987
.sym 26313 picorv32.cpuregs_wrdata[25]
.sym 26319 $abc$36456$n4387
.sym 26320 $abc$36456$n4388_1
.sym 26328 clk12_$glb_clk
.sym 26338 $abc$36456$n4388_1
.sym 26345 picorv32.irq_state[0]
.sym 26347 picorv32.irq_pending[26]
.sym 26353 $abc$36456$n3069
.sym 26360 $abc$36456$n3032
.sym 26472 picorv32.reg_next_pc[30]
.sym 26527 clk12
.sym 26545 clk12
.sym 26554 spram_datain10[1]
.sym 26555 spram_datain10[10]
.sym 26557 spram_datain10[0]
.sym 26559 $abc$36456$n2895_1
.sym 26632 basesoc_timer0_reload_storage[25]
.sym 26671 $abc$36456$n2904
.sym 26672 $abc$36456$n2895_1
.sym 26680 spram_datain10[1]
.sym 26703 array_muxed1[10]
.sym 26718 array_muxed0[14]
.sym 26720 basesoc_timer0_load_storage[21]
.sym 26768 basesoc_timer0_load_storage[21]
.sym 26809 array_muxed1[13]
.sym 26811 array_muxed0[7]
.sym 26813 basesoc_dat_w[6]
.sym 26815 array_muxed0[2]
.sym 26817 basesoc_ctrl_storage[29]
.sym 26818 basesoc_dat_w[1]
.sym 26822 $abc$36456$n3319
.sym 26823 basesoc_timer0_reload_storage[25]
.sym 26824 basesoc_timer0_eventmanager_status_w
.sym 26828 $abc$36456$n2901
.sym 26832 basesoc_timer0_load_storage[4]
.sym 26869 basesoc_timer0_value[24]
.sym 26870 basesoc_dat_w[3]
.sym 26871 $abc$36456$n5208_1
.sym 26872 $abc$36456$n2891
.sym 26875 interface3_bank_bus_dat_r[4]
.sym 26912 spram_wren0
.sym 26917 $abc$36456$n2912
.sym 26920 array_muxed1[8]
.sym 26925 basesoc_timer0_reload_storage[24]
.sym 26927 $abc$36456$n3319
.sym 26928 interface3_bank_bus_dat_r[4]
.sym 26930 $abc$36456$n3303
.sym 26932 basesoc_timer0_reload_storage[4]
.sym 26933 array_muxed1[6]
.sym 26934 basesoc_dat_w[3]
.sym 26971 $abc$36456$n3319
.sym 26973 $abc$36456$n3309
.sym 26974 $abc$36456$n5009_1
.sym 26975 basesoc_timer0_reload_storage[13]
.sym 26976 basesoc_timer0_reload_storage[11]
.sym 26977 basesoc_timer0_reload_storage[15]
.sym 26978 $abc$36456$n5168_1
.sym 27013 array_muxed0[14]
.sym 27014 basesoc_timer0_reload_storage[24]
.sym 27016 slave_sel_r[2]
.sym 27020 basesoc_timer0_value[24]
.sym 27021 $abc$36456$n3445
.sym 27022 basesoc_dat_w[3]
.sym 27024 array_muxed0[14]
.sym 27025 basesoc_timer0_load_storage[24]
.sym 27027 basesoc_timer0_load_storage[17]
.sym 27028 basesoc_ctrl_reset_reset_r
.sym 27029 basesoc_timer0_load_storage[16]
.sym 27031 array_muxed1[10]
.sym 27032 basesoc_dat_w[2]
.sym 27034 basesoc_dat_w[5]
.sym 27073 basesoc_timer0_load_storage[16]
.sym 27074 basesoc_timer0_load_storage[19]
.sym 27075 basesoc_timer0_load_storage[18]
.sym 27076 $abc$36456$n4974_1
.sym 27077 $abc$36456$n5182
.sym 27078 $abc$36456$n4994_1
.sym 27079 basesoc_timer0_load_storage[22]
.sym 27080 basesoc_timer0_load_storage[17]
.sym 27115 $abc$36456$n3317
.sym 27116 interface5_bank_bus_dat_r[3]
.sym 27117 $abc$36456$n2916
.sym 27120 $abc$36456$n2715
.sym 27121 $abc$36456$n2891_1
.sym 27122 $abc$36456$n3319
.sym 27125 $abc$36456$n3307
.sym 27126 $abc$36456$n3309
.sym 27127 basesoc_timer0_load_storage[1]
.sym 27129 basesoc_timer0_en_storage
.sym 27131 basesoc_timer0_value[19]
.sym 27135 array_muxed1[5]
.sym 27136 sys_rst
.sym 27137 array_muxed0[4]
.sym 27138 basesoc_dat_w[7]
.sym 27175 basesoc_timer0_value[19]
.sym 27176 $abc$36456$n5192_1
.sym 27177 interface3_bank_bus_dat_r[6]
.sym 27178 $abc$36456$n5515
.sym 27179 $abc$36456$n5519_1
.sym 27180 $abc$36456$n5520_1
.sym 27181 basesoc_timer0_value[16]
.sym 27182 $abc$36456$n3322
.sym 27218 basesoc_timer0_load_storage[22]
.sym 27219 $abc$36456$n3314
.sym 27220 basesoc_dat_w[7]
.sym 27222 basesoc_timer0_load_storage[17]
.sym 27223 basesoc_timer0_reload_storage[26]
.sym 27224 basesoc_dat_w[1]
.sym 27226 basesoc_timer0_load_storage[19]
.sym 27227 $abc$36456$n4980_1
.sym 27228 basesoc_timer0_load_storage[18]
.sym 27229 basesoc_timer0_eventmanager_status_w
.sym 27231 $abc$36456$n4986_1
.sym 27232 $abc$36456$n2889
.sym 27233 $abc$36456$n3307
.sym 27234 $abc$36456$n4983_1
.sym 27235 $abc$36456$n3305
.sym 27236 $abc$36456$n3322
.sym 27237 basesoc_dat_w[1]
.sym 27238 $abc$36456$n3319
.sym 27239 basesoc_timer0_reload_storage[25]
.sym 27240 $abc$36456$n2901
.sym 27277 $abc$36456$n4982_1
.sym 27278 interface3_bank_bus_dat_r[1]
.sym 27279 $abc$36456$n2887
.sym 27280 $abc$36456$n4984
.sym 27281 $abc$36456$n5210_1
.sym 27282 basesoc_timer0_value[25]
.sym 27283 basesoc_timer0_zero_old_trigger
.sym 27284 $abc$36456$n4970_1
.sym 27319 $abc$36456$n5521
.sym 27320 basesoc_dat_w[4]
.sym 27322 $abc$36456$n3324
.sym 27323 $abc$36456$n3222
.sym 27326 $abc$36456$n5028_1
.sym 27327 adr[2]
.sym 27330 interface3_bank_bus_dat_r[6]
.sym 27332 $abc$36456$n2893
.sym 27333 array_muxed1[6]
.sym 27336 basesoc_timer0_value[1]
.sym 27337 $abc$36456$n2889
.sym 27338 basesoc_timer0_load_storage[0]
.sym 27341 $abc$36456$n3322
.sym 27342 $abc$36456$n2917
.sym 27379 basesoc_timer0_load_storage[25]
.sym 27380 $abc$36456$n2889
.sym 27382 basesoc_timer0_load_storage[28]
.sym 27384 $abc$36456$n2901
.sym 27385 basesoc_timer0_load_storage[29]
.sym 27386 $abc$36456$n4966
.sym 27427 $abc$36456$n3311
.sym 27431 $abc$36456$n3448
.sym 27433 $abc$36456$n2887
.sym 27434 $abc$36456$n4985_1
.sym 27435 basesoc_dat_w[2]
.sym 27436 $abc$36456$n2901
.sym 27437 sys_rst
.sym 27439 array_muxed1[10]
.sym 27440 basesoc_timer0_reload_storage[22]
.sym 27441 basesoc_dat_w[5]
.sym 27443 basesoc_ctrl_reset_reset_r
.sym 27444 $abc$36456$n2889
.sym 27481 $abc$36456$n2893
.sym 27483 basesoc_timer0_value[1]
.sym 27524 basesoc_timer0_load_storage[29]
.sym 27525 interface3_bank_bus_dat_r[5]
.sym 27527 csrbank0_leds_out0_w[4]
.sym 27529 $abc$36456$n2833
.sym 27530 basesoc_uart_tx_fifo_wrport_we
.sym 27535 basesoc_timer0_load_storage[1]
.sym 27539 sys_rst
.sym 27544 $abc$36456$n2893
.sym 27545 array_muxed0[4]
.sym 27589 basesoc_timer0_load_storage[1]
.sym 27626 $abc$36456$n2974
.sym 27628 array_muxed1[3]
.sym 27634 basesoc_dat_w[1]
.sym 27636 basesoc_timer0_value[1]
.sym 27640 basesoc_uart_tx_fifo_wrport_we
.sym 27643 $abc$36456$n3355_1
.sym 27645 basesoc_dat_w[1]
.sym 27690 basesoc_timer0_load_storage[9]
.sym 27727 $abc$36456$n4001_1
.sym 27728 user_btn0
.sym 27730 array_muxed1[12]
.sym 27733 $abc$36456$n2950
.sym 27741 $abc$36456$n2889
.sym 27788 $abc$36456$n2923
.sym 27794 eventmanager_pending_w[0]
.sym 27831 $abc$36456$n232
.sym 27840 basesoc_uart_tx_fifo_do_read
.sym 27845 sys_rst
.sym 27940 $abc$36456$n2923
.sym 27947 sys_rst
.sym 27948 $abc$36456$n232
.sym 28029 $abc$36456$n4913_1
.sym 28135 picorv32.mem_wordsize[2]
.sym 28158 $abc$36456$n4627
.sym 28241 picorv32.mem_rdata_q[10]
.sym 28244 picorv32.mem_wordsize[0]
.sym 28249 picorv32.is_slli_srli_srai
.sym 28252 $abc$36456$n3756
.sym 28257 picorv32.cpuregs_wrdata[13]
.sym 28297 picorv32.decoded_rs2[1]
.sym 28298 $abc$36456$n3842_1
.sym 28299 picorv32.decoded_rs2[2]
.sym 28301 $abc$36456$n3106
.sym 28303 $abc$36456$n3840_1
.sym 28304 picorv32.reg_sh[0]
.sym 28348 $abc$36456$n3888
.sym 28350 picorv32.mem_wordsize[0]
.sym 28351 $abc$36456$n4443
.sym 28352 $abc$36456$n232
.sym 28353 $abc$36456$n4632
.sym 28356 picorv32.cpuregs_wrdata[12]
.sym 28360 picorv32.cpuregs_wrdata[4]
.sym 28399 $abc$36456$n3784_1
.sym 28400 $abc$36456$n3764
.sym 28401 $abc$36456$n3774
.sym 28402 $abc$36456$n3770
.sym 28403 picorv32.reg_sh[1]
.sym 28404 $abc$36456$n3776
.sym 28405 $abc$36456$n3772
.sym 28406 $abc$36456$n3752
.sym 28442 picorv32.decoded_rs2[3]
.sym 28443 picorv32.reg_out[11]
.sym 28445 $abc$36456$n4629
.sym 28448 picorv32.reg_out[15]
.sym 28451 picorv32.cpuregs_rs1[0]
.sym 28453 picorv32.cpuregs_wrdata[11]
.sym 28455 $abc$36456$n6690
.sym 28458 picorv32.cpuregs_wrdata[15]
.sym 28459 $abc$36456$n6690
.sym 28461 picorv32.cpuregs_wrdata[14]
.sym 28462 picorv32.cpuregs_wrdata[8]
.sym 28470 picorv32.cpuregs_wrdata[11]
.sym 28471 picorv32.cpuregs_wrdata[14]
.sym 28472 $abc$36456$n6690
.sym 28477 picorv32.cpuregs_wrdata[9]
.sym 28480 $abc$36456$n6690
.sym 28481 picorv32.cpuregs_wrdata[15]
.sym 28482 picorv32.cpuregs_wrdata[10]
.sym 28484 $abc$36456$n6690
.sym 28485 picorv32.cpuregs_wrdata[8]
.sym 28486 picorv32.cpuregs_wrdata[13]
.sym 28487 $PACKER_VCC_NET
.sym 28489 $PACKER_VCC_NET
.sym 28491 $abc$36456$n4632
.sym 28494 picorv32.cpuregs_wrdata[12]
.sym 28495 $abc$36456$n4623
.sym 28496 $abc$36456$n4625
.sym 28497 $abc$36456$n4631
.sym 28499 $abc$36456$n4627
.sym 28500 $abc$36456$n4629
.sym 28501 $abc$36456$n3766
.sym 28502 $abc$36456$n4561
.sym 28503 $abc$36456$n5728
.sym 28504 picorv32.cpuregs_rs1[11]
.sym 28505 picorv32.cpuregs_rs1[8]
.sym 28506 picorv32.cpuregs_rs1[7]
.sym 28507 $abc$36456$n4652
.sym 28508 $abc$36456$n4550
.sym 28509 $abc$36456$n6690
.sym 28510 $abc$36456$n6690
.sym 28511 $abc$36456$n6690
.sym 28512 $abc$36456$n6690
.sym 28513 $abc$36456$n6690
.sym 28514 $abc$36456$n6690
.sym 28515 $abc$36456$n6690
.sym 28516 $abc$36456$n6690
.sym 28517 $abc$36456$n4623
.sym 28518 $abc$36456$n4625
.sym 28520 $abc$36456$n4627
.sym 28521 $abc$36456$n4629
.sym 28522 $abc$36456$n4631
.sym 28523 $abc$36456$n4632
.sym 28528 clk12_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 picorv32.cpuregs_wrdata[10]
.sym 28532 picorv32.cpuregs_wrdata[11]
.sym 28533 picorv32.cpuregs_wrdata[12]
.sym 28534 picorv32.cpuregs_wrdata[13]
.sym 28535 picorv32.cpuregs_wrdata[14]
.sym 28536 picorv32.cpuregs_wrdata[15]
.sym 28537 picorv32.cpuregs_wrdata[8]
.sym 28538 picorv32.cpuregs_wrdata[9]
.sym 28540 $abc$36456$n3776
.sym 28543 $abc$36456$n3753
.sym 28544 $abc$36456$n3772
.sym 28546 $abc$36456$n3770
.sym 28548 $abc$36456$n3752
.sym 28550 picorv32.cpuregs_wrdata[10]
.sym 28551 $abc$36456$n3753
.sym 28553 picorv32.cpuregs_rs1[14]
.sym 28555 $abc$36456$n6285
.sym 28556 $abc$36456$n4553
.sym 28557 $abc$36456$n3753
.sym 28558 picorv32.cpuregs_rs1[7]
.sym 28560 $abc$36456$n4556
.sym 28561 picorv32.cpuregs_wrdata[6]
.sym 28562 $PACKER_VCC_NET
.sym 28566 $abc$36456$n6690
.sym 28572 picorv32.latched_rd[0]
.sym 28573 picorv32.latched_rd[1]
.sym 28576 picorv32.latched_rd[2]
.sym 28577 picorv32.cpuregs_wrdata[2]
.sym 28584 picorv32.latched_rd[3]
.sym 28586 picorv32.cpuregs_wrdata[6]
.sym 28587 picorv32.cpuregs_wrdata[4]
.sym 28588 picorv32.latched_rd[4]
.sym 28589 $abc$36456$n6690
.sym 28590 picorv32.cpuregs_wrdata[3]
.sym 28594 picorv32.cpuregs_wrdata[1]
.sym 28595 picorv32.cpuregs_wrdata[5]
.sym 28596 picorv32.cpuregs_wrdata[0]
.sym 28597 $abc$36456$n6690
.sym 28598 $abc$36456$n3830
.sym 28600 $PACKER_VCC_NET
.sym 28601 picorv32.cpuregs_wrdata[7]
.sym 28602 picorv32.latched_rd[5]
.sym 28603 picorv32.cpuregs_rs1[1]
.sym 28604 picorv32.cpuregs_rs1[5]
.sym 28605 picorv32.cpuregs_rs1[10]
.sym 28606 picorv32.decoded_rd[3]
.sym 28607 picorv32.cpuregs_rs1[15]
.sym 28608 picorv32.cpuregs_rs1[12]
.sym 28609 picorv32.cpuregs_rs1[6]
.sym 28611 $abc$36456$n6690
.sym 28612 $abc$36456$n6690
.sym 28613 $abc$36456$n6690
.sym 28614 $abc$36456$n6690
.sym 28615 $abc$36456$n6690
.sym 28616 $abc$36456$n6690
.sym 28617 $abc$36456$n6690
.sym 28618 $abc$36456$n6690
.sym 28619 picorv32.latched_rd[0]
.sym 28620 picorv32.latched_rd[1]
.sym 28622 picorv32.latched_rd[2]
.sym 28623 picorv32.latched_rd[3]
.sym 28624 picorv32.latched_rd[4]
.sym 28625 picorv32.latched_rd[5]
.sym 28630 clk12_$glb_clk
.sym 28631 $abc$36456$n3830
.sym 28632 picorv32.cpuregs_wrdata[0]
.sym 28633 picorv32.cpuregs_wrdata[1]
.sym 28634 picorv32.cpuregs_wrdata[2]
.sym 28635 picorv32.cpuregs_wrdata[3]
.sym 28636 picorv32.cpuregs_wrdata[4]
.sym 28637 picorv32.cpuregs_wrdata[5]
.sym 28638 picorv32.cpuregs_wrdata[6]
.sym 28639 picorv32.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28641 $abc$36456$n3030
.sym 28642 $abc$36456$n3022
.sym 28646 picorv32.mem_wordsize[0]
.sym 28648 picorv32.cpuregs_rs1[11]
.sym 28650 $abc$36456$n3788_1
.sym 28652 $abc$36456$n3753
.sym 28653 $abc$36456$n3792
.sym 28654 $abc$36456$n3798
.sym 28655 $abc$36456$n4818
.sym 28657 $abc$36456$n5504_1
.sym 28659 $abc$36456$n4455
.sym 28661 $PACKER_VCC_NET
.sym 28662 picorv32.cpuregs_wrdata[4]
.sym 28663 picorv32.cpuregs_wrdata[7]
.sym 28664 $abc$36456$n4631
.sym 28665 picorv32.cpuregs_wrdata[13]
.sym 28667 picorv32.reg_next_pc[13]
.sym 28668 picorv32.latched_rd[5]
.sym 28676 $abc$36456$n4643
.sym 28677 picorv32.cpuregs_wrdata[14]
.sym 28679 picorv32.cpuregs_wrdata[8]
.sym 28680 $abc$36456$n4635
.sym 28685 picorv32.cpuregs_wrdata[15]
.sym 28686 $PACKER_VCC_NET
.sym 28687 picorv32.cpuregs_wrdata[9]
.sym 28688 $abc$36456$n4650
.sym 28689 $abc$36456$n4637
.sym 28691 picorv32.cpuregs_wrdata[10]
.sym 28692 $abc$36456$n4639
.sym 28693 $abc$36456$n4641
.sym 28694 $abc$36456$n6690
.sym 28699 picorv32.cpuregs_wrdata[13]
.sym 28700 $PACKER_VCC_NET
.sym 28702 $abc$36456$n6690
.sym 28703 picorv32.cpuregs_wrdata[11]
.sym 28704 picorv32.cpuregs_wrdata[12]
.sym 28705 $abc$36456$n4442
.sym 28706 $abc$36456$n4334_1
.sym 28707 picorv32.cpuregs_wrdata[13]
.sym 28708 picorv32.mem_rdata_q[15]
.sym 28709 $abc$36456$n4716_1
.sym 28710 $abc$36456$n6690
.sym 28711 $abc$36456$n5504_1
.sym 28712 $abc$36456$n3814
.sym 28713 $abc$36456$n6690
.sym 28714 $abc$36456$n6690
.sym 28715 $abc$36456$n6690
.sym 28716 $abc$36456$n6690
.sym 28717 $abc$36456$n6690
.sym 28718 $abc$36456$n6690
.sym 28719 $abc$36456$n6690
.sym 28720 $abc$36456$n6690
.sym 28721 $abc$36456$n4635
.sym 28722 $abc$36456$n4637
.sym 28724 $abc$36456$n4639
.sym 28725 $abc$36456$n4641
.sym 28726 $abc$36456$n4643
.sym 28727 $abc$36456$n4650
.sym 28732 clk12_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 picorv32.cpuregs_wrdata[10]
.sym 28736 picorv32.cpuregs_wrdata[11]
.sym 28737 picorv32.cpuregs_wrdata[12]
.sym 28738 picorv32.cpuregs_wrdata[13]
.sym 28739 picorv32.cpuregs_wrdata[14]
.sym 28740 picorv32.cpuregs_wrdata[15]
.sym 28741 picorv32.cpuregs_wrdata[8]
.sym 28742 picorv32.cpuregs_wrdata[9]
.sym 28747 picorv32.cpu_state[3]
.sym 28748 picorv32.cpuregs_rs1[6]
.sym 28749 $abc$36456$n4539
.sym 28750 picorv32.cpuregs_wrdata[2]
.sym 28753 $abc$36456$n4546
.sym 28754 picorv32.cpuregs_rs1[1]
.sym 28758 picorv32.cpuregs_rs1[10]
.sym 28759 $abc$36456$n3808
.sym 28760 $abc$36456$n4716_1
.sym 28761 picorv32.cpuregs_wrdata[28]
.sym 28762 $abc$36456$n4480
.sym 28764 sys_rst
.sym 28765 $abc$36456$n4443
.sym 28766 $abc$36456$n3830
.sym 28767 picorv32.cpuregs_rs1[6]
.sym 28768 $abc$36456$n232
.sym 28769 $abc$36456$n4459
.sym 28770 picorv32.cpuregs_wrdata[12]
.sym 28775 picorv32.cpuregs_wrdata[0]
.sym 28778 picorv32.cpuregs_wrdata[1]
.sym 28782 picorv32.latched_rd[2]
.sym 28788 picorv32.cpuregs_wrdata[6]
.sym 28789 picorv32.cpuregs_wrdata[5]
.sym 28790 picorv32.latched_rd[1]
.sym 28791 picorv32.cpuregs_wrdata[2]
.sym 28792 picorv32.latched_rd[0]
.sym 28793 $abc$36456$n6690
.sym 28794 picorv32.latched_rd[4]
.sym 28795 picorv32.latched_rd[3]
.sym 28796 $abc$36456$n6690
.sym 28798 picorv32.cpuregs_wrdata[3]
.sym 28800 picorv32.cpuregs_wrdata[4]
.sym 28801 picorv32.cpuregs_wrdata[7]
.sym 28802 $abc$36456$n3830
.sym 28804 $PACKER_VCC_NET
.sym 28806 picorv32.latched_rd[5]
.sym 28807 $abc$36456$n3804
.sym 28808 $abc$36456$n3812
.sym 28809 $abc$36456$n3802_1
.sym 28810 $abc$36456$n3810
.sym 28811 $abc$36456$n3806_1
.sym 28812 $abc$36456$n3816
.sym 28813 $abc$36456$n3808
.sym 28814 $abc$36456$n3786_1
.sym 28815 $abc$36456$n6690
.sym 28816 $abc$36456$n6690
.sym 28817 $abc$36456$n6690
.sym 28818 $abc$36456$n6690
.sym 28819 $abc$36456$n6690
.sym 28820 $abc$36456$n6690
.sym 28821 $abc$36456$n6690
.sym 28822 $abc$36456$n6690
.sym 28823 picorv32.latched_rd[0]
.sym 28824 picorv32.latched_rd[1]
.sym 28826 picorv32.latched_rd[2]
.sym 28827 picorv32.latched_rd[3]
.sym 28828 picorv32.latched_rd[4]
.sym 28829 picorv32.latched_rd[5]
.sym 28834 clk12_$glb_clk
.sym 28835 $abc$36456$n3830
.sym 28836 picorv32.cpuregs_wrdata[0]
.sym 28837 picorv32.cpuregs_wrdata[1]
.sym 28838 picorv32.cpuregs_wrdata[2]
.sym 28839 picorv32.cpuregs_wrdata[3]
.sym 28840 picorv32.cpuregs_wrdata[4]
.sym 28841 picorv32.cpuregs_wrdata[5]
.sym 28842 picorv32.cpuregs_wrdata[6]
.sym 28843 picorv32.cpuregs_wrdata[7]
.sym 28844 $PACKER_VCC_NET
.sym 28846 basesoc_picorv327[15]
.sym 28849 $abc$36456$n3794_1
.sym 28851 picorv32.latched_compr
.sym 28852 picorv32.irq_state[1]
.sym 28853 $abc$36456$n3430
.sym 28854 $abc$36456$n3814
.sym 28855 picorv32.irq_mask[3]
.sym 28856 picorv32.cpuregs_rs1[14]
.sym 28857 picorv32.irq_mask[2]
.sym 28859 picorv32.cpu_state[4]
.sym 28860 picorv32.cpu_state[2]
.sym 28861 $abc$36456$n4650
.sym 28862 picorv32.irq_state[0]
.sym 28864 $abc$36456$n4477
.sym 28865 $abc$36456$n4716_1
.sym 28866 picorv32.cpuregs_wrdata[15]
.sym 28867 $abc$36456$n6690
.sym 28868 $abc$36456$n3830
.sym 28870 picorv32.cpuregs_wrdata[28]
.sym 28871 picorv32.cpuregs_wrdata[26]
.sym 28872 picorv32.cpuregs_wrdata[31]
.sym 28877 picorv32.cpuregs_wrdata[26]
.sym 28878 picorv32.cpuregs_wrdata[31]
.sym 28879 picorv32.cpuregs_wrdata[24]
.sym 28880 picorv32.cpuregs_wrdata[29]
.sym 28881 picorv32.cpuregs_wrdata[30]
.sym 28882 $abc$36456$n6690
.sym 28883 $abc$36456$n4625
.sym 28885 $abc$36456$n4627
.sym 28889 picorv32.cpuregs_wrdata[27]
.sym 28890 $abc$36456$n6690
.sym 28891 $abc$36456$n4631
.sym 28893 $abc$36456$n4629
.sym 28895 $PACKER_VCC_NET
.sym 28897 $PACKER_VCC_NET
.sym 28899 picorv32.cpuregs_wrdata[28]
.sym 28901 $abc$36456$n4623
.sym 28905 picorv32.cpuregs_wrdata[25]
.sym 28908 $abc$36456$n4632
.sym 28909 $abc$36456$n4492
.sym 28910 $abc$36456$n4495
.sym 28911 picorv32.reg_out[22]
.sym 28912 $abc$36456$n4498
.sym 28913 picorv32.cpuregs_rs1[16]
.sym 28914 $abc$36456$n4458
.sym 28915 picorv32.cpuregs_rs1[20]
.sym 28916 $abc$36456$n4504
.sym 28917 $abc$36456$n6690
.sym 28918 $abc$36456$n6690
.sym 28919 $abc$36456$n6690
.sym 28920 $abc$36456$n6690
.sym 28921 $abc$36456$n6690
.sym 28922 $abc$36456$n6690
.sym 28923 $abc$36456$n6690
.sym 28924 $abc$36456$n6690
.sym 28925 $abc$36456$n4623
.sym 28926 $abc$36456$n4625
.sym 28928 $abc$36456$n4627
.sym 28929 $abc$36456$n4629
.sym 28930 $abc$36456$n4631
.sym 28931 $abc$36456$n4632
.sym 28936 clk12_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 picorv32.cpuregs_wrdata[26]
.sym 28940 picorv32.cpuregs_wrdata[27]
.sym 28941 picorv32.cpuregs_wrdata[28]
.sym 28942 picorv32.cpuregs_wrdata[29]
.sym 28943 picorv32.cpuregs_wrdata[30]
.sym 28944 picorv32.cpuregs_wrdata[31]
.sym 28945 picorv32.cpuregs_wrdata[24]
.sym 28946 picorv32.cpuregs_wrdata[25]
.sym 28952 picorv32.cpuregs_rs1[9]
.sym 28953 $abc$36456$n7140
.sym 28954 picorv32.irq_mask[2]
.sym 28955 picorv32.cpuregs_wrdata[24]
.sym 28956 picorv32.irq_mask[4]
.sym 28957 $abc$36456$n4465
.sym 28958 picorv32.cpuregs_wrdata[10]
.sym 28959 picorv32.irq_mask[4]
.sym 28960 picorv32.cpuregs_rs1[4]
.sym 28962 $abc$36456$n3753
.sym 28963 picorv32.irq_mask[22]
.sym 28964 picorv32.cpuregs_wrdata[16]
.sym 28967 $abc$36456$n4534
.sym 28968 $abc$36456$n6690
.sym 28969 $abc$36456$n4491
.sym 28970 $PACKER_VCC_NET
.sym 28972 picorv32.decoded_imm_uj[2]
.sym 28973 $abc$36456$n3753
.sym 28979 picorv32.cpuregs_wrdata[16]
.sym 28980 picorv32.latched_rd[0]
.sym 28982 picorv32.cpuregs_wrdata[19]
.sym 28983 $abc$36456$n6690
.sym 28984 picorv32.latched_rd[4]
.sym 28989 picorv32.cpuregs_wrdata[23]
.sym 28990 picorv32.cpuregs_wrdata[18]
.sym 28992 picorv32.latched_rd[3]
.sym 28994 picorv32.latched_rd[1]
.sym 28997 picorv32.cpuregs_wrdata[20]
.sym 28999 $PACKER_VCC_NET
.sym 29000 picorv32.latched_rd[2]
.sym 29005 $abc$36456$n6690
.sym 29006 $abc$36456$n3830
.sym 29007 picorv32.cpuregs_wrdata[21]
.sym 29008 picorv32.cpuregs_wrdata[22]
.sym 29009 picorv32.cpuregs_wrdata[17]
.sym 29010 picorv32.latched_rd[5]
.sym 29011 picorv32.cpuregs_rs1[26]
.sym 29012 picorv32.cpuregs_rs1[30]
.sym 29013 picorv32.cpuregs_rs1[31]
.sym 29014 picorv32.cpuregs_rs1[23]
.sym 29015 $abc$36456$n4856
.sym 29016 picorv32.cpuregs_rs1[18]
.sym 29017 $abc$36456$n4851
.sym 29018 $abc$36456$n4474
.sym 29019 $abc$36456$n6690
.sym 29020 $abc$36456$n6690
.sym 29021 $abc$36456$n6690
.sym 29022 $abc$36456$n6690
.sym 29023 $abc$36456$n6690
.sym 29024 $abc$36456$n6690
.sym 29025 $abc$36456$n6690
.sym 29026 $abc$36456$n6690
.sym 29027 picorv32.latched_rd[0]
.sym 29028 picorv32.latched_rd[1]
.sym 29030 picorv32.latched_rd[2]
.sym 29031 picorv32.latched_rd[3]
.sym 29032 picorv32.latched_rd[4]
.sym 29033 picorv32.latched_rd[5]
.sym 29038 clk12_$glb_clk
.sym 29039 $abc$36456$n3830
.sym 29040 picorv32.cpuregs_wrdata[16]
.sym 29041 picorv32.cpuregs_wrdata[17]
.sym 29042 picorv32.cpuregs_wrdata[18]
.sym 29043 picorv32.cpuregs_wrdata[19]
.sym 29044 picorv32.cpuregs_wrdata[20]
.sym 29045 picorv32.cpuregs_wrdata[21]
.sym 29046 picorv32.cpuregs_wrdata[22]
.sym 29047 picorv32.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 $abc$36456$n3077
.sym 29054 picorv32.cpuregs_rs1[20]
.sym 29055 picorv32.cpuregs_wrdata[23]
.sym 29057 picorv32.irq_pending[8]
.sym 29058 picorv32.cpuregs_wrdata[19]
.sym 29059 picorv32.cpuregs_wrdata[27]
.sym 29061 picorv32.irq_pending[0]
.sym 29062 $abc$36456$n4495
.sym 29064 picorv32.reg_out[22]
.sym 29066 $abc$36456$n3088
.sym 29067 $abc$36456$n4498
.sym 29069 $PACKER_VCC_NET
.sym 29070 $abc$36456$n3092
.sym 29071 picorv32.cpuregs_wrdata[20]
.sym 29073 picorv32.irq_mask[16]
.sym 29075 picorv32.irq_mask[27]
.sym 29076 picorv32.latched_rd[5]
.sym 29081 $abc$36456$n4637
.sym 29083 picorv32.cpuregs_wrdata[24]
.sym 29084 $abc$36456$n4639
.sym 29088 $abc$36456$n4643
.sym 29090 $abc$36456$n4650
.sym 29093 picorv32.cpuregs_wrdata[25]
.sym 29094 $PACKER_VCC_NET
.sym 29095 $abc$36456$n4635
.sym 29096 $abc$36456$n6690
.sym 29097 picorv32.cpuregs_wrdata[28]
.sym 29098 picorv32.cpuregs_wrdata[31]
.sym 29099 $abc$36456$n4641
.sym 29102 $abc$36456$n6690
.sym 29105 picorv32.cpuregs_wrdata[27]
.sym 29108 $PACKER_VCC_NET
.sym 29109 picorv32.cpuregs_wrdata[29]
.sym 29110 picorv32.cpuregs_wrdata[30]
.sym 29112 picorv32.cpuregs_wrdata[26]
.sym 29113 picorv32.cpuregs_wrdata[16]
.sym 29114 picorv32.irq_mask[24]
.sym 29115 picorv32.irq_mask[16]
.sym 29116 picorv32.irq_mask[27]
.sym 29118 $abc$36456$n4887
.sym 29119 $abc$36456$n4886
.sym 29120 $abc$36456$n4820
.sym 29121 $abc$36456$n6690
.sym 29122 $abc$36456$n6690
.sym 29123 $abc$36456$n6690
.sym 29124 $abc$36456$n6690
.sym 29125 $abc$36456$n6690
.sym 29126 $abc$36456$n6690
.sym 29127 $abc$36456$n6690
.sym 29128 $abc$36456$n6690
.sym 29129 $abc$36456$n4635
.sym 29130 $abc$36456$n4637
.sym 29132 $abc$36456$n4639
.sym 29133 $abc$36456$n4641
.sym 29134 $abc$36456$n4643
.sym 29135 $abc$36456$n4650
.sym 29140 clk12_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 picorv32.cpuregs_wrdata[26]
.sym 29144 picorv32.cpuregs_wrdata[27]
.sym 29145 picorv32.cpuregs_wrdata[28]
.sym 29146 picorv32.cpuregs_wrdata[29]
.sym 29147 picorv32.cpuregs_wrdata[30]
.sym 29148 picorv32.cpuregs_wrdata[31]
.sym 29149 picorv32.cpuregs_wrdata[24]
.sym 29150 picorv32.cpuregs_wrdata[25]
.sym 29155 picorv32.irq_pending[21]
.sym 29157 picorv32.cpuregs_wrdata[24]
.sym 29161 $abc$36456$n4852
.sym 29162 picorv32.cpuregs_rs1[26]
.sym 29163 picorv32.cpuregs_rs1[22]
.sym 29164 picorv32.irq_pending[21]
.sym 29165 picorv32.irq_mask[29]
.sym 29166 $abc$36456$n4483
.sym 29167 picorv32.cpuregs_rs1[31]
.sym 29168 picorv32.cpuregs_wrdata[28]
.sym 29170 $abc$36456$n3830
.sym 29171 $abc$36456$n3088
.sym 29172 sys_rst
.sym 29173 $abc$36456$n4503
.sym 29175 $abc$36456$n4851
.sym 29177 $abc$36456$n232
.sym 29178 $abc$36456$n4459
.sym 29184 picorv32.cpuregs_wrdata[19]
.sym 29185 $abc$36456$n3830
.sym 29191 picorv32.cpuregs_wrdata[17]
.sym 29194 picorv32.cpuregs_wrdata[18]
.sym 29195 $abc$36456$n6690
.sym 29196 picorv32.cpuregs_wrdata[20]
.sym 29199 picorv32.cpuregs_wrdata[16]
.sym 29200 picorv32.latched_rd[2]
.sym 29201 picorv32.latched_rd[1]
.sym 29202 picorv32.cpuregs_wrdata[23]
.sym 29203 $PACKER_VCC_NET
.sym 29204 picorv32.latched_rd[0]
.sym 29205 $abc$36456$n6690
.sym 29210 picorv32.latched_rd[3]
.sym 29211 picorv32.cpuregs_wrdata[21]
.sym 29212 picorv32.cpuregs_wrdata[22]
.sym 29213 picorv32.latched_rd[4]
.sym 29214 picorv32.latched_rd[5]
.sym 29215 $abc$36456$n3088
.sym 29217 $abc$36456$n3092
.sym 29218 $abc$36456$n4343_1
.sym 29220 $abc$36456$n2956
.sym 29221 $abc$36456$n3057
.sym 29222 picorv32.irq_pending[16]
.sym 29223 $abc$36456$n6690
.sym 29224 $abc$36456$n6690
.sym 29225 $abc$36456$n6690
.sym 29226 $abc$36456$n6690
.sym 29227 $abc$36456$n6690
.sym 29228 $abc$36456$n6690
.sym 29229 $abc$36456$n6690
.sym 29230 $abc$36456$n6690
.sym 29231 picorv32.latched_rd[0]
.sym 29232 picorv32.latched_rd[1]
.sym 29234 picorv32.latched_rd[2]
.sym 29235 picorv32.latched_rd[3]
.sym 29236 picorv32.latched_rd[4]
.sym 29237 picorv32.latched_rd[5]
.sym 29242 clk12_$glb_clk
.sym 29243 $abc$36456$n3830
.sym 29244 picorv32.cpuregs_wrdata[16]
.sym 29245 picorv32.cpuregs_wrdata[17]
.sym 29246 picorv32.cpuregs_wrdata[18]
.sym 29247 picorv32.cpuregs_wrdata[19]
.sym 29248 picorv32.cpuregs_wrdata[20]
.sym 29249 picorv32.cpuregs_wrdata[21]
.sym 29250 picorv32.cpuregs_wrdata[22]
.sym 29251 picorv32.cpuregs_wrdata[23]
.sym 29252 $PACKER_VCC_NET
.sym 29257 $abc$36456$n231
.sym 29258 picorv32.cpuregs_wrdata[25]
.sym 29259 picorv32.latched_compr
.sym 29260 picorv32.cpuregs_wrdata[18]
.sym 29261 picorv32.irq_state[1]
.sym 29262 $abc$36456$n4820
.sym 29264 $abc$36456$n3430
.sym 29267 picorv32.cpuregs_wrdata[17]
.sym 29269 picorv32.irq_mask[16]
.sym 29270 picorv32.irq_state[0]
.sym 29271 $abc$36456$n6690
.sym 29272 $abc$36456$n4477
.sym 29273 picorv32.cpuregs_wrdata[28]
.sym 29274 $abc$36456$n231
.sym 29278 picorv32.cpuregs_wrdata[26]
.sym 29280 picorv32.cpuregs_wrdata[31]
.sym 29317 picorv32.cpuregs_wrdata[28]
.sym 29319 picorv32.irq_mask[25]
.sym 29320 $abc$36456$n4875
.sym 29322 $abc$36456$n4874
.sym 29323 picorv32.irq_mask[31]
.sym 29360 $abc$36456$n5959
.sym 29362 picorv32.cpuregs_rs1[28]
.sym 29364 picorv32.irq_pending[16]
.sym 29366 $abc$36456$n3044
.sym 29368 picorv32.cpuregs_wrdata[20]
.sym 29369 user_btn2
.sym 29370 $abc$36456$n3092
.sym 29380 eventmanager_status_w[2]
.sym 29461 picorv32.cpuregs_wrdata[27]
.sym 29462 $abc$36456$n3032
.sym 29465 $abc$36456$n5969
.sym 29467 $abc$36456$n4379_1
.sym 29470 picorv32.cpuregs_rs1[25]
.sym 29471 $abc$36456$n3430
.sym 29472 picorv32.cpuregs_wrdata[29]
.sym 29564 picorv32.irq_state[1]
.sym 29570 picorv32.irq_state[0]
.sym 29573 $abc$36456$n3069
.sym 29574 $abc$36456$n231
.sym 29664 picorv32.reg_next_pc[28]
.sym 29697 $abc$36456$n3032
.sym 29717 $abc$36456$n3032
.sym 29766 $abc$36456$n2891
.sym 29772 $abc$36456$n2893
.sym 29804 spram_dataout10[5]
.sym 29811 array_muxed0[14]
.sym 29814 array_muxed1[10]
.sym 29816 spram_dataout00[5]
.sym 29821 array_muxed1[0]
.sym 29824 array_muxed1[1]
.sym 29825 slave_sel_r[2]
.sym 29835 array_muxed0[14]
.sym 29837 array_muxed1[1]
.sym 29841 array_muxed1[10]
.sym 29842 array_muxed0[14]
.sym 29852 array_muxed0[14]
.sym 29855 array_muxed1[0]
.sym 29864 array_muxed0[14]
.sym 29865 slave_sel_r[2]
.sym 29866 spram_dataout10[5]
.sym 29867 spram_dataout00[5]
.sym 29886 basesoc_dat_w[6]
.sym 29910 spram_dataout00[5]
.sym 29919 array_muxed1[1]
.sym 29923 clk12
.sym 29935 basesoc_timer0_value[24]
.sym 29936 basesoc_adr[4]
.sym 29938 basesoc_dat_w[6]
.sym 29946 slave_sel_r[2]
.sym 29960 basesoc_dat_w[1]
.sym 29985 $abc$36456$n2901
.sym 30010 basesoc_dat_w[1]
.sym 30037 $abc$36456$n2901
.sym 30038 clk12_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30044 csrbank2_bitbang_en0_w
.sym 30057 basesoc_timer0_reload_storage[24]
.sym 30068 basesoc_adr[4]
.sym 30069 $abc$36456$n3302
.sym 30071 basesoc_dat_w[3]
.sym 30074 basesoc_timer0_load_storage[21]
.sym 30089 basesoc_dat_w[5]
.sym 30092 $abc$36456$n2891
.sym 30122 basesoc_dat_w[5]
.sym 30160 $abc$36456$n2891
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30163 basesoc_adr[4]
.sym 30166 $abc$36456$n3316
.sym 30176 basesoc_ctrl_storage[26]
.sym 30180 $abc$36456$n2741
.sym 30182 basesoc_dat_w[1]
.sym 30183 array_muxed0[2]
.sym 30185 basesoc_dat_w[5]
.sym 30187 array_muxed0[12]
.sym 30188 array_muxed1[1]
.sym 30189 array_muxed1[3]
.sym 30191 $abc$36456$n5007_1
.sym 30192 basesoc_dat_w[6]
.sym 30195 basesoc_timer0_reload_storage[16]
.sym 30196 basesoc_adr[4]
.sym 30197 basesoc_dat_w[3]
.sym 30198 $abc$36456$n5009_1
.sym 30205 sys_rst
.sym 30206 $abc$36456$n5208_1
.sym 30207 array_muxed1[3]
.sym 30209 $abc$36456$n5007_1
.sym 30214 $abc$36456$n3309
.sym 30216 basesoc_timer0_reload_storage[24]
.sym 30218 basesoc_timer0_en_storage
.sym 30219 basesoc_timer0_eventmanager_status_w
.sym 30226 $abc$36456$n3303
.sym 30228 $abc$36456$n5010_1
.sym 30229 $abc$36456$n3302
.sym 30232 basesoc_timer0_load_storage[24]
.sym 30234 $abc$36456$n6558
.sym 30235 $abc$36456$n5013_1
.sym 30237 $abc$36456$n5208_1
.sym 30238 basesoc_timer0_en_storage
.sym 30240 basesoc_timer0_load_storage[24]
.sym 30243 array_muxed1[3]
.sym 30250 $abc$36456$n6558
.sym 30251 basesoc_timer0_eventmanager_status_w
.sym 30252 basesoc_timer0_reload_storage[24]
.sym 30255 sys_rst
.sym 30256 $abc$36456$n3302
.sym 30257 $abc$36456$n3309
.sym 30273 $abc$36456$n5013_1
.sym 30274 $abc$36456$n5010_1
.sym 30275 $abc$36456$n3303
.sym 30276 $abc$36456$n5007_1
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30286 $abc$36456$n3307
.sym 30288 $abc$36456$n3320
.sym 30289 $abc$36456$n3230
.sym 30290 $abc$36456$n3317
.sym 30291 $abc$36456$n3326
.sym 30292 $abc$36456$n3305
.sym 30293 csrbank2_bitbang0_w[3]
.sym 30298 $abc$36456$n3231
.sym 30299 sys_rst
.sym 30301 $abc$36456$n3316
.sym 30303 $abc$36456$n3303
.sym 30304 array_muxed0[4]
.sym 30305 array_muxed0[14]
.sym 30306 basesoc_timer0_en_storage
.sym 30311 basesoc_ctrl_reset_reset_r
.sym 30313 $abc$36456$n2891
.sym 30314 $abc$36456$n4980_1
.sym 30315 $abc$36456$n2870
.sym 30318 $abc$36456$n3319
.sym 30319 basesoc_timer0_en_storage
.sym 30320 $abc$36456$n3992_1
.sym 30321 $abc$36456$n4974_1
.sym 30335 basesoc_adr[4]
.sym 30336 basesoc_dat_w[3]
.sym 30337 basesoc_timer0_load_storage[4]
.sym 30338 $abc$36456$n2897
.sym 30339 basesoc_timer0_eventmanager_status_w
.sym 30340 basesoc_timer0_reload_storage[4]
.sym 30346 $abc$36456$n3230
.sym 30349 $abc$36456$n4977_1
.sym 30351 basesoc_dat_w[5]
.sym 30353 $abc$36456$n3320
.sym 30354 basesoc_timer0_value_status[20]
.sym 30356 $abc$36456$n6498
.sym 30357 $abc$36456$n3305
.sym 30358 basesoc_dat_w[7]
.sym 30361 basesoc_adr[4]
.sym 30363 $abc$36456$n3320
.sym 30373 basesoc_adr[4]
.sym 30375 $abc$36456$n3230
.sym 30378 basesoc_timer0_load_storage[4]
.sym 30379 $abc$36456$n4977_1
.sym 30380 $abc$36456$n3305
.sym 30381 basesoc_timer0_value_status[20]
.sym 30385 basesoc_dat_w[5]
.sym 30393 basesoc_dat_w[3]
.sym 30398 basesoc_dat_w[7]
.sym 30403 basesoc_timer0_reload_storage[4]
.sym 30404 basesoc_timer0_eventmanager_status_w
.sym 30405 $abc$36456$n6498
.sym 30406 $abc$36456$n2897
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 $abc$36456$n4980_1
.sym 30410 $abc$36456$n3314
.sym 30411 $abc$36456$n4978
.sym 30412 $abc$36456$n3342
.sym 30414 $abc$36456$n4971_1
.sym 30416 basesoc_adr[3]
.sym 30421 basesoc_dat_w[1]
.sym 30422 $abc$36456$n3305
.sym 30424 $abc$36456$n3230
.sym 30426 $abc$36456$n2897
.sym 30427 basesoc_timer0_eventmanager_status_w
.sym 30428 $abc$36456$n3307
.sym 30430 array_muxed1[7]
.sym 30432 $abc$36456$n3320
.sym 30433 $abc$36456$n3320
.sym 30435 $abc$36456$n4977_1
.sym 30436 $abc$36456$n4971_1
.sym 30437 $abc$36456$n3995_1
.sym 30440 basesoc_adr[4]
.sym 30441 $abc$36456$n3305
.sym 30442 basesoc_adr[4]
.sym 30444 $abc$36456$n5515
.sym 30450 $abc$36456$n3319
.sym 30453 basesoc_dat_w[2]
.sym 30455 basesoc_timer0_reload_storage[11]
.sym 30457 $abc$36456$n3322
.sym 30458 basesoc_dat_w[1]
.sym 30459 basesoc_timer0_reload_storage[26]
.sym 30461 basesoc_timer0_reload_storage[24]
.sym 30462 basesoc_dat_w[6]
.sym 30464 $abc$36456$n3305
.sym 30465 basesoc_ctrl_reset_reset_r
.sym 30467 basesoc_timer0_reload_storage[16]
.sym 30468 $abc$36456$n2891
.sym 30469 basesoc_dat_w[3]
.sym 30470 basesoc_timer0_eventmanager_status_w
.sym 30477 $abc$36456$n6519
.sym 30479 basesoc_timer0_load_storage[2]
.sym 30483 basesoc_ctrl_reset_reset_r
.sym 30489 basesoc_dat_w[3]
.sym 30498 basesoc_dat_w[2]
.sym 30501 basesoc_timer0_reload_storage[16]
.sym 30502 $abc$36456$n3319
.sym 30503 $abc$36456$n3322
.sym 30504 basesoc_timer0_reload_storage[24]
.sym 30507 basesoc_timer0_eventmanager_status_w
.sym 30508 basesoc_timer0_reload_storage[11]
.sym 30509 $abc$36456$n6519
.sym 30513 $abc$36456$n3305
.sym 30514 basesoc_timer0_reload_storage[26]
.sym 30515 $abc$36456$n3322
.sym 30516 basesoc_timer0_load_storage[2]
.sym 30522 basesoc_dat_w[6]
.sym 30525 basesoc_dat_w[1]
.sym 30529 $abc$36456$n2891
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 interface3_bank_bus_dat_r[0]
.sym 30533 $abc$36456$n4967_1
.sym 30534 $abc$36456$n4973_1
.sym 30535 $abc$36456$n3340
.sym 30536 $abc$36456$n3341
.sym 30537 $abc$36456$n5516_1
.sym 30538 $abc$36456$n4965_1
.sym 30539 $abc$36456$n4977_1
.sym 30545 $abc$36456$n3303
.sym 30546 interface3_bank_bus_dat_r[4]
.sym 30550 $abc$36456$n3224
.sym 30555 $abc$36456$n4978
.sym 30558 basesoc_timer0_reload_storage[30]
.sym 30559 $abc$36456$n3355_1
.sym 30561 $abc$36456$n3302
.sym 30562 basesoc_dat_w[1]
.sym 30563 $abc$36456$n4977_1
.sym 30564 $abc$36456$n3303
.sym 30565 $abc$36456$n2919
.sym 30567 $abc$36456$n3346
.sym 30573 $abc$36456$n5028_1
.sym 30574 $abc$36456$n3314
.sym 30576 basesoc_timer0_reload_storage[22]
.sym 30577 $abc$36456$n5519_1
.sym 30578 $abc$36456$n4971_1
.sym 30580 $abc$36456$n3222
.sym 30581 basesoc_timer0_load_storage[16]
.sym 30582 basesoc_timer0_load_storage[19]
.sym 30583 $abc$36456$n5198_1
.sym 30584 basesoc_timer0_reload_storage[30]
.sym 30585 $abc$36456$n3303
.sym 30586 $abc$36456$n5521
.sym 30587 $abc$36456$n3324
.sym 30589 basesoc_timer0_en_storage
.sym 30590 $abc$36456$n5192_1
.sym 30591 basesoc_timer0_reload_storage[0]
.sym 30593 $abc$36456$n3320
.sym 30594 $abc$36456$n5520_1
.sym 30597 basesoc_timer0_reload_storage[16]
.sym 30598 basesoc_timer0_eventmanager_status_w
.sym 30600 basesoc_adr[4]
.sym 30602 $abc$36456$n6534
.sym 30603 basesoc_timer0_value_status[14]
.sym 30606 basesoc_timer0_load_storage[19]
.sym 30607 $abc$36456$n5198_1
.sym 30608 basesoc_timer0_en_storage
.sym 30612 basesoc_timer0_reload_storage[16]
.sym 30613 $abc$36456$n6534
.sym 30615 basesoc_timer0_eventmanager_status_w
.sym 30618 $abc$36456$n5521
.sym 30619 $abc$36456$n5520_1
.sym 30620 $abc$36456$n5028_1
.sym 30621 $abc$36456$n3303
.sym 30624 $abc$36456$n3324
.sym 30625 basesoc_timer0_en_storage
.sym 30626 $abc$36456$n3314
.sym 30627 basesoc_timer0_reload_storage[0]
.sym 30630 $abc$36456$n3320
.sym 30631 basesoc_timer0_reload_storage[22]
.sym 30632 basesoc_timer0_reload_storage[30]
.sym 30633 $abc$36456$n3222
.sym 30636 $abc$36456$n4971_1
.sym 30637 basesoc_adr[4]
.sym 30638 basesoc_timer0_value_status[14]
.sym 30639 $abc$36456$n5519_1
.sym 30642 basesoc_timer0_en_storage
.sym 30643 $abc$36456$n5192_1
.sym 30645 basesoc_timer0_load_storage[16]
.sym 30649 basesoc_adr[4]
.sym 30650 $abc$36456$n3222
.sym 30653 clk12_$glb_clk
.sym 30654 sys_rst_$glb_sr
.sym 30656 $abc$36456$n2908
.sym 30657 $abc$36456$n2960
.sym 30658 csrbank0_buttons_ev_enable0_w[2]
.sym 30659 csrbank0_buttons_ev_enable0_w[1]
.sym 30660 $abc$36456$n2909
.sym 30661 $abc$36456$n3311
.sym 30662 csrbank0_buttons_ev_enable0_w[0]
.sym 30667 $abc$36456$n4570
.sym 30668 basesoc_timer0_load_storage[24]
.sym 30669 basesoc_dat_w[7]
.sym 30670 basesoc_timer0_reload_storage[22]
.sym 30671 $abc$36456$n5198_1
.sym 30672 basesoc_dat_w[5]
.sym 30673 $abc$36456$n3303
.sym 30674 sys_rst
.sym 30677 basesoc_dat_w[2]
.sym 30679 array_muxed0[12]
.sym 30681 array_muxed1[3]
.sym 30682 $abc$36456$n4966
.sym 30684 array_muxed1[1]
.sym 30685 basesoc_dat_w[3]
.sym 30689 $abc$36456$n4977_1
.sym 30690 basesoc_timer0_load_storage[28]
.sym 30697 $abc$36456$n4983_1
.sym 30698 $abc$36456$n3305
.sym 30699 $abc$36456$n6561
.sym 30700 basesoc_timer0_eventmanager_status_w
.sym 30702 $abc$36456$n4986_1
.sym 30703 $abc$36456$n4987
.sym 30704 basesoc_timer0_load_storage[25]
.sym 30705 basesoc_timer0_load_storage[1]
.sym 30706 $abc$36456$n4971_1
.sym 30707 basesoc_timer0_en_storage
.sym 30708 basesoc_timer0_eventmanager_status_w
.sym 30709 $abc$36456$n4988_1
.sym 30710 basesoc_timer0_reload_storage[25]
.sym 30711 $abc$36456$n3322
.sym 30712 $abc$36456$n4982_1
.sym 30713 $abc$36456$n3305
.sym 30714 $abc$36456$n3302
.sym 30716 $abc$36456$n5210_1
.sym 30717 $abc$36456$n4985_1
.sym 30718 basesoc_timer0_value_status[8]
.sym 30720 sys_rst
.sym 30723 $abc$36456$n4984
.sym 30724 $abc$36456$n3303
.sym 30726 basesoc_timer0_load_storage[0]
.sym 30729 $abc$36456$n4984
.sym 30730 $abc$36456$n4983_1
.sym 30731 $abc$36456$n4986_1
.sym 30732 $abc$36456$n4985_1
.sym 30735 $abc$36456$n3303
.sym 30736 $abc$36456$n4982_1
.sym 30737 $abc$36456$n4987
.sym 30738 $abc$36456$n4988_1
.sym 30742 sys_rst
.sym 30743 $abc$36456$n3302
.sym 30744 $abc$36456$n3305
.sym 30747 $abc$36456$n3305
.sym 30748 basesoc_timer0_load_storage[1]
.sym 30749 basesoc_timer0_reload_storage[25]
.sym 30750 $abc$36456$n3322
.sym 30754 $abc$36456$n6561
.sym 30755 basesoc_timer0_eventmanager_status_w
.sym 30756 basesoc_timer0_reload_storage[25]
.sym 30760 $abc$36456$n5210_1
.sym 30761 basesoc_timer0_load_storage[25]
.sym 30762 basesoc_timer0_en_storage
.sym 30768 basesoc_timer0_eventmanager_status_w
.sym 30771 $abc$36456$n4971_1
.sym 30772 $abc$36456$n3305
.sym 30773 basesoc_timer0_load_storage[0]
.sym 30774 basesoc_timer0_value_status[8]
.sym 30776 clk12_$glb_clk
.sym 30777 sys_rst_$glb_sr
.sym 30778 csrbank0_leds_out0_w[2]
.sym 30779 $abc$36456$n3355_1
.sym 30780 $abc$36456$n3302
.sym 30781 $abc$36456$n3987_1
.sym 30782 $abc$36456$n2919
.sym 30783 csrbank0_leds_out0_w[4]
.sym 30791 $abc$36456$n3311
.sym 30792 sys_rst
.sym 30794 interface3_bank_bus_dat_r[1]
.sym 30795 $abc$36456$n6561
.sym 30796 array_muxed1[5]
.sym 30797 $abc$36456$n4988_1
.sym 30798 basesoc_dat_w[7]
.sym 30799 $abc$36456$n4987
.sym 30803 basesoc_ctrl_reset_reset_r
.sym 30809 basesoc_we
.sym 30810 $abc$36456$n3311
.sym 30811 basesoc_timer0_en_storage
.sym 30812 $abc$36456$n3992_1
.sym 30813 $abc$36456$n4970_1
.sym 30823 basesoc_dat_w[4]
.sym 30824 basesoc_timer0_load_storage[8]
.sym 30828 basesoc_dat_w[1]
.sym 30832 $abc$36456$n3307
.sym 30833 $abc$36456$n3322
.sym 30837 $abc$36456$n3302
.sym 30840 sys_rst
.sym 30844 basesoc_dat_w[5]
.sym 30846 $abc$36456$n2893
.sym 30852 basesoc_dat_w[1]
.sym 30858 sys_rst
.sym 30859 $abc$36456$n3302
.sym 30861 $abc$36456$n3307
.sym 30871 basesoc_dat_w[4]
.sym 30882 $abc$36456$n3322
.sym 30883 $abc$36456$n3302
.sym 30884 sys_rst
.sym 30890 basesoc_dat_w[5]
.sym 30894 basesoc_timer0_load_storage[8]
.sym 30895 $abc$36456$n3307
.sym 30898 $abc$36456$n2893
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 $abc$36456$n2911
.sym 30903 eventmanager_pending_w[1]
.sym 30907 $abc$36456$n2936
.sym 30914 array_muxed1[7]
.sym 30915 $abc$36456$n2870
.sym 30916 interface3_bank_bus_dat_r[7]
.sym 30919 basesoc_dat_w[4]
.sym 30920 basesoc_timer0_load_storage[8]
.sym 30922 $abc$36456$n3355_1
.sym 30923 basesoc_uart_tx_fifo_wrport_we
.sym 30924 $abc$36456$n3302
.sym 30925 $abc$36456$n3995_1
.sym 30927 $abc$36456$n3987_1
.sym 30932 $abc$36456$n2887
.sym 30933 $abc$36456$n3994_1
.sym 30934 $abc$36456$n2908
.sym 30935 $abc$36456$n2949_1
.sym 30936 array_muxed0[11]
.sym 30942 sys_rst
.sym 30944 $abc$36456$n2917
.sym 30945 $abc$36456$n5162
.sym 30948 basesoc_timer0_load_storage[1]
.sym 30952 $abc$36456$n3302
.sym 30970 $abc$36456$n3311
.sym 30971 basesoc_timer0_en_storage
.sym 30976 $abc$36456$n3311
.sym 30977 sys_rst
.sym 30978 $abc$36456$n3302
.sym 30987 basesoc_timer0_load_storage[1]
.sym 30989 basesoc_timer0_en_storage
.sym 30990 $abc$36456$n5162
.sym 31021 $abc$36456$n2917
.sym 31022 clk12_$glb_clk
.sym 31023 sys_rst_$glb_sr
.sym 31024 $abc$36456$n3997_1
.sym 31025 $abc$36456$n3991_1
.sym 31026 $abc$36456$n3994_1
.sym 31027 $abc$36456$n2949_1
.sym 31028 $abc$36456$n4000_1
.sym 31031 basesoc_timer0_eventmanager_pending_w
.sym 31038 array_muxed1[6]
.sym 31039 $abc$36456$n5162
.sym 31040 $abc$36456$n2911_1
.sym 31056 $abc$36456$n2979_1
.sym 31057 $abc$36456$n3997_1
.sym 31059 $abc$36456$n3991_1
.sym 31090 basesoc_dat_w[1]
.sym 31092 $abc$36456$n2887
.sym 31134 basesoc_dat_w[1]
.sym 31144 $abc$36456$n2887
.sym 31145 clk12_$glb_clk
.sym 31146 sys_rst_$glb_sr
.sym 31149 $abc$36456$n2815
.sym 31150 basesoc_uart_tx_old_trigger
.sym 31151 basesoc_uart_eventmanager_status_w[0]
.sym 31155 user_btn0
.sym 31159 array_muxed1[2]
.sym 31160 basesoc_ctrl_reset_reset_r
.sym 31162 $abc$36456$n3012
.sym 31163 array_muxed1[10]
.sym 31164 spiflash_bus_dat_r[11]
.sym 31165 spiflash_bus_dat_r[8]
.sym 31168 basesoc_dat_w[7]
.sym 31170 spiflash_bus_dat_r[9]
.sym 31175 $abc$36456$n4000_1
.sym 31178 $abc$36456$n2911
.sym 31181 $abc$36456$n2922
.sym 31192 basesoc_dat_w[1]
.sym 31215 $abc$36456$n2889
.sym 31254 basesoc_dat_w[1]
.sym 31267 $abc$36456$n2889
.sym 31268 clk12_$glb_clk
.sym 31269 sys_rst_$glb_sr
.sym 31275 basesoc_timer0_eventmanager_storage
.sym 31282 $PACKER_VCC_NET
.sym 31283 array_muxed0[6]
.sym 31285 array_muxed0[4]
.sym 31288 $abc$36456$n232
.sym 31292 $abc$36456$n2893
.sym 31298 basesoc_ctrl_reset_reset_r
.sym 31313 $abc$36456$n2923
.sym 31326 $abc$36456$n3355_1
.sym 31330 basesoc_ctrl_reset_reset_r
.sym 31340 sys_rst
.sym 31341 $abc$36456$n2922
.sym 31350 $abc$36456$n2922
.sym 31351 sys_rst
.sym 31352 basesoc_ctrl_reset_reset_r
.sym 31353 $abc$36456$n3355_1
.sym 31386 $abc$36456$n2922
.sym 31390 $abc$36456$n2923
.sym 31391 clk12_$glb_clk
.sym 31392 sys_rst_$glb_sr
.sym 31399 $abc$36456$n4913_1
.sym 31401 $abc$36456$n4598_1
.sym 31414 basesoc_picorv323[6]
.sym 31415 $abc$36456$n3708_1
.sym 31416 array_muxed0[0]
.sym 31418 $abc$36456$n3994_1
.sym 31420 $abc$36456$n2949_1
.sym 31424 $abc$36456$n3987_1
.sym 31426 $abc$36456$n2879
.sym 31517 $abc$36456$n4719_1
.sym 31518 $abc$36456$n4720
.sym 31523 $abc$36456$n4786_1
.sym 31537 basesoc_picorv327[10]
.sym 31542 picorv32.mem_rdata_latched[9]
.sym 31544 picorv32.mem_rdata_latched[10]
.sym 31547 $abc$36456$n3991_1
.sym 31548 $abc$36456$n2979_1
.sym 31549 $abc$36456$n3997_1
.sym 31551 $abc$36456$n3852
.sym 31639 picorv32.mem_rdata_latched[10]
.sym 31640 $abc$36456$n5499_1
.sym 31641 $abc$36456$n4693
.sym 31643 $abc$36456$n5500
.sym 31644 picorv32.mem_rdata_q[10]
.sym 31645 $abc$36456$n4785
.sym 31646 picorv32.mem_rdata_latched[9]
.sym 31648 $abc$36456$n4437_1
.sym 31656 picorv32.mem_wordsize[0]
.sym 31658 sys_rst
.sym 31661 sys_rst
.sym 31663 $abc$36456$n4000_1
.sym 31665 $abc$36456$n2998
.sym 31674 $abc$36456$n4793
.sym 31762 $abc$36456$n4767
.sym 31763 picorv32.mem_rdata_q[9]
.sym 31764 picorv32.mem_rdata_q[8]
.sym 31765 $abc$36456$n4694
.sym 31766 picorv32.mem_rdata_q[11]
.sym 31767 picorv32.mem_rdata_latched[8]
.sym 31768 $abc$36456$n4764
.sym 31769 picorv32.mem_rdata_latched[11]
.sym 31775 picorv32.mem_wordsize[2]
.sym 31776 picorv32.mem_wordsize[2]
.sym 31781 sys_rst
.sym 31782 $abc$36456$n4765_1
.sym 31786 $abc$36456$n3760_1
.sym 31787 picorv32.mem_rdata_q[11]
.sym 31791 picorv32.cpuregs_wrdata[4]
.sym 31794 $abc$36456$n4785
.sym 31795 picorv32.decoded_rs2[0]
.sym 31885 picorv32.mem_rdata_latched[22]
.sym 31886 picorv32.reg_out[11]
.sym 31887 $abc$36456$n4791
.sym 31888 $abc$36456$n4855
.sym 31889 picorv32.reg_out[12]
.sym 31890 $abc$36456$n4629
.sym 31891 $abc$36456$n4848
.sym 31892 picorv32.mem_rdata_q[22]
.sym 31898 por_rst
.sym 31900 $abc$36456$n2879
.sym 31901 picorv32.mem_wordsize[2]
.sym 31903 picorv32.reg_out[3]
.sym 31906 picorv32.mem_wordsize[2]
.sym 31908 picorv32.mem_rdata_q[8]
.sym 31909 $abc$36456$n3106
.sym 31911 picorv32.cpuregs_wrdata[7]
.sym 31912 $abc$36456$n4629
.sym 31913 picorv32.mem_rdata_latched[7]
.sym 31914 $abc$36456$n2879
.sym 31915 picorv32.reg_sh[0]
.sym 31916 $abc$36456$n3106
.sym 31918 picorv32.mem_rdata_latched[22]
.sym 31919 $abc$36456$n4539
.sym 31926 picorv32.decoded_rs2[1]
.sym 31933 $abc$36456$n3752
.sym 31936 $abc$36456$n4627
.sym 31938 picorv32.is_slli_srli_srai
.sym 31940 $abc$36456$n3840_1
.sym 31941 $abc$36456$n3756
.sym 31946 $abc$36456$n5085
.sym 31947 picorv32.cpu_state[4]
.sym 31949 picorv32.reg_sh[0]
.sym 31955 picorv32.decoded_rs2[0]
.sym 31956 $abc$36456$n4625
.sym 31960 $abc$36456$n4625
.sym 31966 picorv32.decoded_rs2[1]
.sym 31967 picorv32.is_slli_srli_srai
.sym 31968 $abc$36456$n3756
.sym 31972 $abc$36456$n4627
.sym 31984 picorv32.reg_sh[0]
.sym 31986 picorv32.cpu_state[4]
.sym 31996 picorv32.is_slli_srli_srai
.sym 31997 picorv32.decoded_rs2[0]
.sym 31998 $abc$36456$n3752
.sym 32001 $abc$36456$n3840_1
.sym 32003 picorv32.cpu_state[4]
.sym 32004 $abc$36456$n5085
.sym 32006 clk12_$glb_clk
.sym 32008 picorv32.mem_rdata_latched[7]
.sym 32009 $abc$36456$n3844_1
.sym 32010 $abc$36456$n3848_1
.sym 32011 $abc$36456$n4446
.sym 32012 picorv32.mem_rdata_q[7]
.sym 32013 picorv32.reg_out[8]
.sym 32014 $abc$36456$n3846_1
.sym 32015 $abc$36456$n4867
.sym 32020 $abc$36456$n3030
.sym 32021 $PACKER_VCC_NET
.sym 32022 picorv32.latched_is_lh
.sym 32024 $abc$36456$n4818
.sym 32025 $abc$36456$n4788
.sym 32027 picorv32.mem_wordsize[0]
.sym 32028 picorv32.reg_out[23]
.sym 32029 picorv32.cpuregs_rs1[7]
.sym 32030 $abc$36456$n4754
.sym 32032 $abc$36456$n4854
.sym 32033 picorv32.cpu_state[4]
.sym 32034 $abc$36456$n4855
.sym 32036 picorv32.mem_rdata_latched[10]
.sym 32039 $PACKER_GND_NET
.sym 32040 $abc$36456$n2979_1
.sym 32041 picorv32.cpu_state[3]
.sym 32042 picorv32.cpuregs_rs1[12]
.sym 32043 picorv32.instr_maskirq
.sym 32049 $abc$36456$n6213
.sym 32051 $abc$36456$n5728
.sym 32053 $abc$36456$n4651
.sym 32054 $abc$36456$n3753
.sym 32055 $abc$36456$n4652
.sym 32056 $abc$36456$n4549
.sym 32057 picorv32.cpu_state[4]
.sym 32058 $abc$36456$n3842_1
.sym 32060 $abc$36456$n3753
.sym 32061 $abc$36456$n4443
.sym 32062 $abc$36456$n5727
.sym 32063 $abc$36456$n4552
.sym 32064 $abc$36456$n4550
.sym 32065 $abc$36456$n4566
.sym 32067 $abc$36456$n4441
.sym 32069 $abc$36456$n4442
.sym 32076 $abc$36456$n3106
.sym 32077 picorv32.reg_sh[1]
.sym 32078 $abc$36456$n4553
.sym 32079 $abc$36456$n4539
.sym 32080 $abc$36456$n4565
.sym 32082 $abc$36456$n3753
.sym 32083 $abc$36456$n4539
.sym 32084 $abc$36456$n6213
.sym 32085 $abc$36456$n4443
.sym 32088 $abc$36456$n3753
.sym 32089 $abc$36456$n4441
.sym 32090 $abc$36456$n4443
.sym 32091 $abc$36456$n4442
.sym 32094 $abc$36456$n5727
.sym 32095 $abc$36456$n3753
.sym 32096 $abc$36456$n5728
.sym 32097 $abc$36456$n4443
.sym 32100 $abc$36456$n4443
.sym 32101 $abc$36456$n3753
.sym 32102 $abc$36456$n4549
.sym 32103 $abc$36456$n4550
.sym 32107 picorv32.reg_sh[1]
.sym 32108 $abc$36456$n3842_1
.sym 32109 picorv32.cpu_state[4]
.sym 32112 $abc$36456$n4443
.sym 32113 $abc$36456$n4651
.sym 32114 $abc$36456$n3753
.sym 32115 $abc$36456$n4652
.sym 32118 $abc$36456$n3753
.sym 32119 $abc$36456$n4552
.sym 32120 $abc$36456$n4553
.sym 32121 $abc$36456$n4443
.sym 32124 $abc$36456$n3753
.sym 32125 $abc$36456$n4565
.sym 32126 $abc$36456$n4443
.sym 32127 $abc$36456$n4566
.sym 32128 $abc$36456$n3106
.sym 32129 clk12_$glb_clk
.sym 32131 $abc$36456$n4698_1
.sym 32132 $abc$36456$n4696
.sym 32133 picorv32.irq_mask[11]
.sym 32134 $abc$36456$n4787
.sym 32135 picorv32.irq_mask[0]
.sym 32136 $abc$36456$n4697
.sym 32137 $abc$36456$n4854
.sym 32138 picorv32.irq_mask[8]
.sym 32139 picorv32.decoded_imm[2]
.sym 32140 picorv32.reg_out[5]
.sym 32143 $abc$36456$n3784_1
.sym 32144 $abc$36456$n3780
.sym 32145 picorv32.mem_wordsize[0]
.sym 32146 picorv32.reg_next_pc[13]
.sym 32147 $abc$36456$n3764
.sym 32149 $abc$36456$n3774
.sym 32151 $abc$36456$n5504_1
.sym 32153 picorv32.is_slli_srli_srai
.sym 32155 $abc$36456$n4442
.sym 32156 picorv32.irq_mask[0]
.sym 32157 picorv32.cpuregs_rs1[7]
.sym 32159 picorv32.mem_rdata_latched[15]
.sym 32160 $abc$36456$n3852
.sym 32161 $abc$36456$n4793
.sym 32162 $abc$36456$n4768_1
.sym 32163 $abc$36456$n4716_1
.sym 32164 picorv32.cpuregs_rs1[10]
.sym 32165 $abc$36456$n4319_1
.sym 32172 $abc$36456$n3753
.sym 32173 $abc$36456$n4561
.sym 32179 $abc$36456$n4443
.sym 32181 $abc$36456$n6216
.sym 32183 picorv32.cpuregs_wrdata[7]
.sym 32184 picorv32.cpuregs_wrdata[11]
.sym 32187 $abc$36456$n4550
.sym 32189 $abc$36456$n3718_1
.sym 32192 $abc$36456$n6215
.sym 32194 $abc$36456$n4459
.sym 32195 $abc$36456$n4563
.sym 32197 $abc$36456$n6285
.sym 32199 picorv32.cpuregs_wrdata[10]
.sym 32200 $abc$36456$n4556
.sym 32202 $abc$36456$n4652
.sym 32203 picorv32.cpuregs_wrdata[8]
.sym 32205 $abc$36456$n3753
.sym 32206 $abc$36456$n4556
.sym 32207 $abc$36456$n6216
.sym 32208 $abc$36456$n4443
.sym 32214 picorv32.cpuregs_wrdata[7]
.sym 32217 picorv32.cpuregs_wrdata[10]
.sym 32223 $abc$36456$n4652
.sym 32224 $abc$36456$n6215
.sym 32225 $abc$36456$n3718_1
.sym 32226 $abc$36456$n4459
.sym 32229 $abc$36456$n4459
.sym 32230 $abc$36456$n3718_1
.sym 32231 $abc$36456$n4550
.sym 32232 $abc$36456$n4563
.sym 32235 $abc$36456$n3718_1
.sym 32236 $abc$36456$n4459
.sym 32237 $abc$36456$n4561
.sym 32238 $abc$36456$n6285
.sym 32244 picorv32.cpuregs_wrdata[11]
.sym 32248 picorv32.cpuregs_wrdata[8]
.sym 32252 clk12_$glb_clk
.sym 32254 picorv32.mem_rdata_latched[15]
.sym 32255 $abc$36456$n4793
.sym 32256 picorv32.cpuregs_wrdata[14]
.sym 32257 picorv32.irq_mask[12]
.sym 32258 picorv32.irq_mask[15]
.sym 32259 $abc$36456$n4794
.sym 32260 $abc$36456$n5506
.sym 32261 picorv32.cpuregs_wrdata[8]
.sym 32262 basesoc_picorv327[3]
.sym 32266 $abc$36456$n3766
.sym 32267 $abc$36456$n3808
.sym 32268 picorv32.mem_rdata_latched[17]
.sym 32270 picorv32.cpuregs_wrdata[5]
.sym 32271 picorv32.cpuregs_wrdata[4]
.sym 32272 picorv32.cpuregs_wrdata[12]
.sym 32273 picorv32.cpuregs_rs1[0]
.sym 32274 picorv32.latched_is_lu
.sym 32275 $abc$36456$n4443
.sym 32276 picorv32.decoded_imm_uj[2]
.sym 32277 picorv32.cpuregs_rs1[6]
.sym 32278 picorv32.cpuregs_wrdata[4]
.sym 32280 $abc$36456$n3092
.sym 32282 $abc$36456$n3055
.sym 32283 picorv32.cpuregs_rs1[20]
.sym 32285 $abc$36456$n3088
.sym 32287 $abc$36456$n4795_1
.sym 32288 $abc$36456$n7135
.sym 32289 $abc$36456$n4337_1
.sym 32295 $abc$36456$n4538
.sym 32298 $abc$36456$n6255
.sym 32300 $abc$36456$n6214
.sym 32302 $abc$36456$n4539
.sym 32303 $abc$36456$n4442
.sym 32304 $abc$36456$n4556
.sym 32305 $abc$36456$n5728
.sym 32308 picorv32.mem_rdata_latched[10]
.sym 32312 $abc$36456$n4555
.sym 32313 $abc$36456$n6211
.sym 32314 $abc$36456$n4455
.sym 32317 $abc$36456$n4459
.sym 32318 $abc$36456$n3718_1
.sym 32320 $abc$36456$n4459
.sym 32321 $abc$36456$n5040
.sym 32325 $abc$36456$n6209
.sym 32326 $abc$36456$n3718_1
.sym 32328 $abc$36456$n3718_1
.sym 32329 $abc$36456$n4455
.sym 32330 $abc$36456$n4459
.sym 32331 $abc$36456$n6209
.sym 32334 $abc$36456$n4442
.sym 32335 $abc$36456$n4459
.sym 32336 $abc$36456$n5040
.sym 32337 $abc$36456$n3718_1
.sym 32340 $abc$36456$n3718_1
.sym 32341 $abc$36456$n5728
.sym 32342 $abc$36456$n4459
.sym 32343 $abc$36456$n6214
.sym 32349 picorv32.mem_rdata_latched[10]
.sym 32352 $abc$36456$n4538
.sym 32353 $abc$36456$n3718_1
.sym 32354 $abc$36456$n4459
.sym 32355 $abc$36456$n4539
.sym 32358 $abc$36456$n6255
.sym 32359 $abc$36456$n6211
.sym 32360 $abc$36456$n3718_1
.sym 32361 $abc$36456$n4459
.sym 32364 $abc$36456$n4556
.sym 32365 $abc$36456$n3718_1
.sym 32366 $abc$36456$n4459
.sym 32367 $abc$36456$n4555
.sym 32374 $abc$36456$n3030_$glb_ce
.sym 32375 clk12_$glb_clk
.sym 32377 $abc$36456$n3075
.sym 32378 $abc$36456$n4297_1
.sym 32379 picorv32.irq_pending[12]
.sym 32380 $abc$36456$n4768_1
.sym 32381 picorv32.irq_pending[15]
.sym 32382 $abc$36456$n4332_1
.sym 32383 $abc$36456$n3072
.sym 32384 picorv32.irq_pending[3]
.sym 32385 picorv32.cpuregs_rs1[15]
.sym 32389 $abc$36456$n3168
.sym 32390 $abc$36456$n5496_1
.sym 32391 $abc$36456$n3036
.sym 32393 picorv32.cpuregs_rs1[5]
.sym 32394 picorv32.cpuregs_wrdata[8]
.sym 32395 picorv32.cpuregs_rs1[2]
.sym 32396 $abc$36456$n4716_1
.sym 32398 $abc$36456$n2879
.sym 32399 picorv32.cpuregs_wrdata[11]
.sym 32400 picorv32.cpuregs_wrdata[14]
.sym 32401 $abc$36456$n4716_1
.sym 32403 $abc$36456$n4495
.sym 32404 $abc$36456$n3786_1
.sym 32405 $abc$36456$n4471
.sym 32406 $abc$36456$n3804
.sym 32408 $abc$36456$n3812
.sym 32409 picorv32.cpuregs_wrdata[3]
.sym 32410 $abc$36456$n3802_1
.sym 32411 $abc$36456$n3092
.sym 32412 basesoc_picorv327[12]
.sym 32418 picorv32.mem_rdata_latched[15]
.sym 32419 $abc$36456$n4334_1
.sym 32422 picorv32.cpu_state[2]
.sym 32424 picorv32.reg_next_pc[13]
.sym 32426 picorv32.cpuregs_wrdata[5]
.sym 32429 $abc$36456$n3753
.sym 32430 picorv32.cpu_state[2]
.sym 32432 picorv32.irq_state[1]
.sym 32435 $abc$36456$n4508
.sym 32437 $abc$36456$n3830
.sym 32440 picorv32.cpuregs_rs1[13]
.sym 32441 picorv32.instr_maskirq
.sym 32442 $abc$36456$n3055
.sym 32443 $abc$36456$n4335_1
.sym 32445 picorv32.irq_mask[13]
.sym 32446 $abc$36456$n4462
.sym 32447 picorv32.irq_state[0]
.sym 32449 $abc$36456$n4443
.sym 32454 picorv32.cpuregs_wrdata[5]
.sym 32457 picorv32.irq_state[1]
.sym 32458 picorv32.reg_next_pc[13]
.sym 32459 $abc$36456$n3055
.sym 32460 picorv32.irq_state[0]
.sym 32463 $abc$36456$n4335_1
.sym 32464 $abc$36456$n4334_1
.sym 32470 picorv32.mem_rdata_latched[15]
.sym 32477 picorv32.cpu_state[2]
.sym 32478 picorv32.instr_maskirq
.sym 32483 $abc$36456$n3830
.sym 32487 picorv32.irq_mask[13]
.sym 32488 picorv32.cpu_state[2]
.sym 32489 picorv32.cpuregs_rs1[13]
.sym 32490 picorv32.instr_maskirq
.sym 32493 $abc$36456$n4462
.sym 32494 $abc$36456$n4443
.sym 32495 $abc$36456$n4508
.sym 32496 $abc$36456$n3753
.sym 32498 clk12_$glb_clk
.sym 32500 $abc$36456$n3053
.sym 32501 picorv32.irq_pending[2]
.sym 32502 picorv32.cpuregs_wrdata[3]
.sym 32503 $abc$36456$n3828_1
.sym 32504 $abc$36456$n4795_1
.sym 32505 $abc$36456$n4337_1
.sym 32506 $abc$36456$n4305_1
.sym 32507 $abc$36456$n3855_1
.sym 32508 picorv32.cpuregs_wrdata[5]
.sym 32509 $abc$36456$n4332_1
.sym 32512 picorv32.irq_pending[5]
.sym 32514 $abc$36456$n6690
.sym 32516 picorv32.cpuregs_wrdata[6]
.sym 32517 $abc$36456$n4769
.sym 32518 basesoc_picorv327[8]
.sym 32519 basesoc_picorv327[18]
.sym 32520 picorv32.mem_rdata_q[15]
.sym 32522 $abc$36456$n4716_1
.sym 32523 $abc$36456$n3030
.sym 32524 $abc$36456$n4854
.sym 32525 picorv32.irq_mask[29]
.sym 32526 picorv32.cpuregs_rs1[13]
.sym 32527 picorv32.instr_maskirq
.sym 32528 picorv32.irq_mask[3]
.sym 32529 $abc$36456$n4335_1
.sym 32530 picorv32.irq_mask[1]
.sym 32531 $PACKER_GND_NET
.sym 32532 $abc$36456$n3430
.sym 32533 picorv32.cpu_state[3]
.sym 32534 picorv32.irq_pending[3]
.sym 32542 $abc$36456$n4465
.sym 32543 $abc$36456$n4443
.sym 32544 $abc$36456$n4512
.sym 32545 $abc$36456$n3753
.sym 32546 $abc$36456$n4516
.sym 32548 $abc$36456$n4504
.sym 32549 $abc$36456$n4506
.sym 32551 $abc$36456$n4510
.sym 32553 $abc$36456$n4514
.sym 32554 $abc$36456$n4458
.sym 32555 $abc$36456$n4518
.sym 32556 $abc$36456$n4480
.sym 32560 $abc$36456$n4520
.sym 32562 $abc$36456$n4468
.sym 32564 $abc$36456$n4474
.sym 32565 $abc$36456$n4471
.sym 32567 $abc$36456$n4477
.sym 32571 $abc$36456$n3753
.sym 32572 $abc$36456$n4536
.sym 32574 $abc$36456$n3753
.sym 32575 $abc$36456$n4518
.sym 32576 $abc$36456$n4443
.sym 32577 $abc$36456$n4477
.sym 32580 $abc$36456$n4465
.sym 32581 $abc$36456$n4443
.sym 32582 $abc$36456$n4510
.sym 32583 $abc$36456$n3753
.sym 32586 $abc$36456$n4480
.sym 32587 $abc$36456$n4520
.sym 32588 $abc$36456$n4443
.sym 32589 $abc$36456$n3753
.sym 32592 $abc$36456$n4468
.sym 32593 $abc$36456$n3753
.sym 32594 $abc$36456$n4512
.sym 32595 $abc$36456$n4443
.sym 32598 $abc$36456$n3753
.sym 32599 $abc$36456$n4516
.sym 32600 $abc$36456$n4443
.sym 32601 $abc$36456$n4474
.sym 32604 $abc$36456$n3753
.sym 32605 $abc$36456$n4443
.sym 32606 $abc$36456$n4506
.sym 32607 $abc$36456$n4458
.sym 32610 $abc$36456$n3753
.sym 32611 $abc$36456$n4471
.sym 32612 $abc$36456$n4443
.sym 32613 $abc$36456$n4514
.sym 32616 $abc$36456$n3753
.sym 32617 $abc$36456$n4443
.sym 32618 $abc$36456$n4504
.sym 32619 $abc$36456$n4536
.sym 32623 $abc$36456$n3831
.sym 32624 picorv32.irq_pending[11]
.sym 32625 $abc$36456$n3073
.sym 32626 $abc$36456$n4866
.sym 32627 $abc$36456$n3076
.sym 32628 picorv32.irq_pending[8]
.sym 32629 $abc$36456$n3074
.sym 32630 picorv32.irq_pending[0]
.sym 32631 $abc$36456$n4317_1
.sym 32632 $abc$36456$n4198
.sym 32637 $abc$36456$n3816
.sym 32638 picorv32.reg_next_pc[13]
.sym 32639 picorv32.cpuregs_wrdata[7]
.sym 32640 $abc$36456$n3790
.sym 32641 picorv32.cpuregs_wrdata[4]
.sym 32642 $abc$36456$n3796_1
.sym 32643 $abc$36456$n3810
.sym 32644 $abc$36456$n5933
.sym 32645 $abc$36456$n3806_1
.sym 32646 picorv32.irq_pending[13]
.sym 32647 picorv32.cpuregs_wrdata[3]
.sym 32648 $abc$36456$n3075
.sym 32649 $abc$36456$n4319_1
.sym 32650 $abc$36456$n4474
.sym 32652 picorv32.cpuregs_rs1[26]
.sym 32654 $abc$36456$n3092
.sym 32655 $abc$36456$n4462
.sym 32656 picorv32.cpuregs_wrdata[18]
.sym 32657 $abc$36456$n3852
.sym 32664 $abc$36456$n4503
.sym 32667 picorv32.cpuregs_wrdata[18]
.sym 32668 $abc$36456$n4856
.sym 32670 picorv32.cpuregs_wrdata[19]
.sym 32671 $abc$36456$n4504
.sym 32672 $abc$36456$n4716_1
.sym 32678 picorv32.cpuregs_rs1[22]
.sym 32679 picorv32.cpuregs_wrdata[31]
.sym 32680 picorv32.cpuregs_wrdata[16]
.sym 32682 picorv32.cpuregs_wrdata[20]
.sym 32684 $abc$36456$n4854
.sym 32687 $abc$36456$n3718_1
.sym 32688 $abc$36456$n4492
.sym 32693 $abc$36456$n4459
.sym 32695 $abc$36456$n4491
.sym 32697 picorv32.cpuregs_wrdata[20]
.sym 32704 picorv32.cpuregs_wrdata[19]
.sym 32709 $abc$36456$n4854
.sym 32710 picorv32.cpuregs_rs1[22]
.sym 32711 $abc$36456$n4856
.sym 32712 $abc$36456$n4716_1
.sym 32715 picorv32.cpuregs_wrdata[18]
.sym 32721 $abc$36456$n4459
.sym 32722 $abc$36456$n4504
.sym 32723 $abc$36456$n4503
.sym 32724 $abc$36456$n3718_1
.sym 32730 picorv32.cpuregs_wrdata[31]
.sym 32733 $abc$36456$n4491
.sym 32734 $abc$36456$n3718_1
.sym 32735 $abc$36456$n4459
.sym 32736 $abc$36456$n4492
.sym 32742 picorv32.cpuregs_wrdata[16]
.sym 32744 clk12_$glb_clk
.sym 32746 picorv32.irq_mask[29]
.sym 32747 $abc$36456$n4340_1
.sym 32748 picorv32.irq_mask[23]
.sym 32749 picorv32.cpuregs_wrdata[15]
.sym 32750 $abc$36456$n3823
.sym 32751 $abc$36456$n3071
.sym 32752 $abc$36456$n3048_1
.sym 32753 $abc$36456$n4319_1
.sym 32754 picorv32.cpuregs_rs1[16]
.sym 32758 $abc$36456$n4503
.sym 32759 $abc$36456$n3830
.sym 32760 $abc$36456$n3088
.sym 32764 picorv32.reg_out[22]
.sym 32765 picorv32.cpuregs_rs1[19]
.sym 32766 picorv32.cpuregs_rs1[22]
.sym 32767 $abc$36456$n3088
.sym 32768 picorv32.cpuregs_rs1[16]
.sym 32770 $abc$36456$n3088
.sym 32771 $abc$36456$n3823
.sym 32772 picorv32.cpuregs_rs1[18]
.sym 32773 $abc$36456$n4341_1
.sym 32774 $abc$36456$n3076
.sym 32775 picorv32.cpuregs_rs1[16]
.sym 32776 $abc$36456$n3092
.sym 32777 $abc$36456$n3053
.sym 32778 picorv32.irq_mask[18]
.sym 32779 picorv32.cpuregs_rs1[20]
.sym 32780 picorv32.cpuregs_rs1[30]
.sym 32788 $abc$36456$n4461
.sym 32789 $abc$36456$n4857
.sym 32790 $abc$36456$n4498
.sym 32791 $abc$36456$n4483
.sym 32792 $abc$36456$n4473
.sym 32795 $abc$36456$n4457
.sym 32796 $abc$36456$n4852
.sym 32797 picorv32.irq_pending[21]
.sym 32798 picorv32.cpuregs_wrdata[26]
.sym 32799 picorv32.irq_mask[22]
.sym 32800 $abc$36456$n4458
.sym 32802 $abc$36456$n4474
.sym 32804 $abc$36456$n3430
.sym 32807 $abc$36456$n3718_1
.sym 32808 $abc$36456$n4459
.sym 32810 picorv32.cpu_state[0]
.sym 32811 $abc$36456$n4482
.sym 32815 $abc$36456$n4462
.sym 32816 $abc$36456$n4497
.sym 32818 $abc$36456$n4459
.sym 32820 $abc$36456$n4474
.sym 32821 $abc$36456$n4473
.sym 32822 $abc$36456$n3718_1
.sym 32823 $abc$36456$n4459
.sym 32826 $abc$36456$n4462
.sym 32827 $abc$36456$n4459
.sym 32828 $abc$36456$n4461
.sym 32829 $abc$36456$n3718_1
.sym 32832 $abc$36456$n3718_1
.sym 32833 $abc$36456$n4459
.sym 32834 $abc$36456$n4458
.sym 32835 $abc$36456$n4457
.sym 32838 $abc$36456$n4459
.sym 32839 $abc$36456$n4483
.sym 32840 $abc$36456$n4482
.sym 32841 $abc$36456$n3718_1
.sym 32845 picorv32.irq_mask[22]
.sym 32846 $abc$36456$n4857
.sym 32847 $abc$36456$n3430
.sym 32850 $abc$36456$n4498
.sym 32851 $abc$36456$n3718_1
.sym 32852 $abc$36456$n4459
.sym 32853 $abc$36456$n4497
.sym 32857 picorv32.irq_pending[21]
.sym 32858 $abc$36456$n4852
.sym 32859 picorv32.cpu_state[0]
.sym 32863 picorv32.cpuregs_wrdata[26]
.sym 32867 clk12_$glb_clk
.sym 32869 $abc$36456$n3046
.sym 32870 $abc$36456$n4838
.sym 32871 $abc$36456$n3047
.sym 32872 $abc$36456$n3051
.sym 32873 $abc$36456$n4839
.sym 32874 $abc$36456$n4833
.sym 32875 $abc$36456$n4832
.sym 32876 picorv32.irq_mask[19]
.sym 32877 picorv32.decoded_imm[20]
.sym 32882 $abc$36456$n3830
.sym 32883 picorv32.cpuregs_rs1[18]
.sym 32884 picorv32.cpuregs_wrdata[15]
.sym 32885 $abc$36456$n4857
.sym 32886 $abc$36456$n5943
.sym 32887 picorv32.cpuregs_rs1[31]
.sym 32888 $abc$36456$n4716_1
.sym 32889 picorv32.cpuregs_rs1[23]
.sym 32890 picorv32.reg_out[29]
.sym 32891 picorv32.reg_next_pc[15]
.sym 32892 picorv32.irq_pending[22]
.sym 32893 picorv32.cpuregs_rs1[17]
.sym 32894 $abc$36456$n4459
.sym 32895 picorv32.irq_pending[29]
.sym 32896 picorv32.cpu_state[0]
.sym 32897 $abc$36456$n4876
.sym 32900 picorv32.cpuregs_rs1[18]
.sym 32901 $abc$36456$n4716_1
.sym 32902 $abc$36456$n3092
.sym 32904 picorv32.cpu_state[0]
.sym 32911 picorv32.cpu_state[0]
.sym 32912 $abc$36456$n3092
.sym 32918 $abc$36456$n3430
.sym 32919 $abc$36456$n4344_1
.sym 32921 $abc$36456$n4343_1
.sym 32923 $abc$36456$n4888
.sym 32928 picorv32.irq_mask[16]
.sym 32929 picorv32.cpuregs_rs1[24]
.sym 32931 $abc$36456$n4887
.sym 32935 picorv32.cpuregs_rs1[16]
.sym 32937 picorv32.irq_mask[27]
.sym 32938 $abc$36456$n4821
.sym 32939 picorv32.cpuregs_rs1[27]
.sym 32941 picorv32.irq_pending[27]
.sym 32943 $abc$36456$n4343_1
.sym 32945 $abc$36456$n4344_1
.sym 32951 picorv32.cpuregs_rs1[24]
.sym 32955 picorv32.cpuregs_rs1[16]
.sym 32964 picorv32.cpuregs_rs1[27]
.sym 32974 $abc$36456$n4888
.sym 32975 picorv32.cpu_state[0]
.sym 32976 picorv32.irq_pending[27]
.sym 32980 $abc$36456$n3430
.sym 32981 picorv32.irq_mask[27]
.sym 32982 $abc$36456$n4887
.sym 32985 $abc$36456$n4821
.sym 32987 $abc$36456$n3430
.sym 32988 picorv32.irq_mask[16]
.sym 32989 $abc$36456$n3092
.sym 32990 clk12_$glb_clk
.sym 32991 $abc$36456$n232_$glb_sr
.sym 32992 $abc$36456$n3824
.sym 32993 picorv32.irq_pending[18]
.sym 32994 $abc$36456$n4826
.sym 32995 picorv32.irq_pending[19]
.sym 32996 $abc$36456$n4827
.sym 32997 $abc$36456$n3059
.sym 32998 $abc$36456$n3822_1
.sym 32999 $abc$36456$n3052_1
.sym 33000 $abc$36456$n3860_1
.sym 33001 $abc$36456$n4344_1
.sym 33005 $abc$36456$n4832
.sym 33007 $abc$36456$n4840_1
.sym 33010 picorv32.reg_next_pc[18]
.sym 33011 $abc$36456$n2866
.sym 33014 picorv32.decoded_imm_uj[2]
.sym 33017 picorv32.irq_pending[17]
.sym 33018 picorv32.irq_mask[29]
.sym 33019 picorv32.irq_state[1]
.sym 33020 $abc$36456$n3430
.sym 33024 $abc$36456$n3088
.sym 33034 sys_rst
.sym 33035 $abc$36456$n3088
.sym 33037 $abc$36456$n5959
.sym 33038 $abc$36456$n3430
.sym 33039 $abc$36456$n3057
.sym 33042 picorv32.irq_mask[16]
.sym 33043 picorv32.irq_state[1]
.sym 33046 user_btn2
.sym 33047 $abc$36456$n232
.sym 33050 picorv32.irq_mask[16]
.sym 33054 eventmanager_status_w[2]
.sym 33055 waittimer2_count[0]
.sym 33056 picorv32.irq_pending[16]
.sym 33061 $abc$36456$n231
.sym 33064 picorv32.cpu_state[0]
.sym 33066 picorv32.cpu_state[0]
.sym 33067 $abc$36456$n232
.sym 33069 picorv32.irq_state[1]
.sym 33079 $abc$36456$n232
.sym 33081 $abc$36456$n3430
.sym 33084 picorv32.irq_state[1]
.sym 33085 $abc$36456$n3057
.sym 33086 $abc$36456$n231
.sym 33087 $abc$36456$n5959
.sym 33096 eventmanager_status_w[2]
.sym 33097 waittimer2_count[0]
.sym 33098 sys_rst
.sym 33099 user_btn2
.sym 33103 picorv32.irq_pending[16]
.sym 33105 picorv32.irq_mask[16]
.sym 33109 picorv32.irq_mask[16]
.sym 33110 picorv32.irq_pending[16]
.sym 33112 $abc$36456$n3088
.sym 33113 clk12_$glb_clk
.sym 33114 $abc$36456$n232_$glb_sr
.sym 33115 picorv32.irq_mask[17]
.sym 33116 $abc$36456$n3056_1
.sym 33117 $abc$36456$n4346_1
.sym 33118 $abc$36456$n4385_1
.sym 33119 $abc$36456$n4910_1
.sym 33120 picorv32.irq_mask[26]
.sym 33121 $abc$36456$n3067
.sym 33122 $abc$36456$n3825
.sym 33127 $abc$36456$n3088
.sym 33129 picorv32.irq_mask[28]
.sym 33131 picorv32.cpuregs_wrdata[20]
.sym 33134 picorv32.latched_rd[5]
.sym 33135 $abc$36456$n3088
.sym 33138 $abc$36456$n3826
.sym 33139 $abc$36456$n3066
.sym 33140 $abc$36456$n3092
.sym 33145 picorv32.cpuregs_rs1[26]
.sym 33158 $abc$36456$n3092
.sym 33159 $abc$36456$n4382_1
.sym 33160 picorv32.irq_pending[25]
.sym 33161 $abc$36456$n3430
.sym 33165 picorv32.cpuregs_rs1[31]
.sym 33166 picorv32.cpuregs_rs1[25]
.sym 33167 $abc$36456$n4875
.sym 33169 $abc$36456$n4876
.sym 33173 picorv32.cpu_state[0]
.sym 33180 $abc$36456$n4381
.sym 33182 picorv32.irq_mask[25]
.sym 33190 $abc$36456$n4381
.sym 33192 $abc$36456$n4382_1
.sym 33204 picorv32.cpuregs_rs1[25]
.sym 33207 picorv32.cpu_state[0]
.sym 33208 picorv32.irq_pending[25]
.sym 33210 $abc$36456$n4876
.sym 33219 picorv32.irq_mask[25]
.sym 33220 $abc$36456$n4875
.sym 33221 $abc$36456$n3430
.sym 33227 picorv32.cpuregs_rs1[31]
.sym 33235 $abc$36456$n3092
.sym 33236 clk12_$glb_clk
.sym 33237 $abc$36456$n232_$glb_sr
.sym 33238 picorv32.irq_pending[17]
.sym 33239 $abc$36456$n3058
.sym 33240 picorv32.irq_pending[31]
.sym 33241 picorv32.irq_pending[26]
.sym 33242 $abc$36456$n3070
.sym 33244 $abc$36456$n3066
.sym 33250 picorv32.reg_out[26]
.sym 33251 picorv32.cpuregs_rs1[31]
.sym 33252 $abc$36456$n4874
.sym 33254 $abc$36456$n4384
.sym 33255 $abc$36456$n4382_1
.sym 33256 picorv32.irq_pending[25]
.sym 33258 picorv32.irq_pending[30]
.sym 33259 $abc$36456$n5243
.sym 33260 $abc$36456$n5555
.sym 33373 picorv32.irq_state[0]
.sym 33375 picorv32.cpuregs_wrdata[31]
.sym 33378 picorv32.cpuregs_wrdata[26]
.sym 33379 $abc$36456$n231
.sym 33608 basesoc_adr[4]
.sym 33712 basesoc_uart_phy_storage[3]
.sym 33722 $abc$36456$n3998_1
.sym 33729 basesoc_dat_w[1]
.sym 33760 array_muxed1[6]
.sym 33764 $abc$36456$n2968
.sym 33768 basesoc_dat_w[6]
.sym 33769 $abc$36456$n2739
.sym 33775 basesoc_uart_phy_storage[11]
.sym 33816 array_muxed1[6]
.sym 33855 array_muxed1[6]
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$36456$n11
.sym 33872 basesoc_uart_phy_storage[15]
.sym 33873 basesoc_uart_phy_storage[11]
.sym 33885 basesoc_dat_w[6]
.sym 33886 basesoc_dat_w[3]
.sym 33890 basesoc_uart_phy_storage[3]
.sym 33895 $abc$36456$n3988_1
.sym 33898 array_muxed1[0]
.sym 33905 basesoc_uart_phy_storage[18]
.sym 33906 $abc$36456$n2966
.sym 33920 basesoc_ctrl_reset_reset_r
.sym 33930 $abc$36456$n2968
.sym 33970 basesoc_ctrl_reset_reset_r
.sym 33991 $abc$36456$n2968
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33995 $abc$36456$n136
.sym 33997 basesoc_uart_phy_storage[18]
.sym 33998 $abc$36456$n3231
.sym 33999 $abc$36456$n2968
.sym 34000 $abc$36456$n142
.sym 34005 $abc$36456$n4000_1
.sym 34006 basesoc_ctrl_reset_reset_r
.sym 34007 clk12
.sym 34010 array_muxed1[4]
.sym 34012 basesoc_ctrl_storage[27]
.sym 34013 $abc$36456$n11
.sym 34015 basesoc_uart_phy_storage[15]
.sym 34016 csrbank2_bitbang_en0_w
.sym 34017 basesoc_uart_phy_storage[11]
.sym 34018 basesoc_uart_phy_storage[11]
.sym 34019 $abc$36456$n3305
.sym 34020 $abc$36456$n3314
.sym 34021 $abc$36456$n2899_1
.sym 34023 $abc$36456$n5
.sym 34025 basesoc_uart_phy_storage[3]
.sym 34026 $abc$36456$n2908_1
.sym 34027 sys_rst
.sym 34029 $abc$36456$n3383
.sym 34044 array_muxed0[4]
.sym 34047 $abc$36456$n3317
.sym 34059 basesoc_adr[4]
.sym 34068 array_muxed0[4]
.sym 34086 basesoc_adr[4]
.sym 34088 $abc$36456$n3317
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34117 interface2_bank_bus_dat_r[3]
.sym 34118 basesoc_uart_phy_storage[22]
.sym 34119 interface5_bank_bus_dat_r[3]
.sym 34122 $abc$36456$n2966
.sym 34123 $abc$36456$n4934_1
.sym 34124 $abc$36456$n4933_1
.sym 34129 basesoc_adr[4]
.sym 34130 $PACKER_GND_NET
.sym 34132 basesoc_uart_phy_storage[18]
.sym 34134 slave_sel_r[2]
.sym 34137 slave_sel_r[2]
.sym 34139 $PACKER_GND_NET
.sym 34141 $abc$36456$n3317
.sym 34143 array_muxed1[6]
.sym 34144 $abc$36456$n3316
.sym 34145 $abc$36456$n3231
.sym 34146 array_muxed0[3]
.sym 34147 $abc$36456$n2968
.sym 34148 $abc$36456$n3314
.sym 34149 $abc$36456$n3307
.sym 34150 basesoc_we
.sym 34151 adr[2]
.sym 34152 array_muxed1[9]
.sym 34158 adr[2]
.sym 34165 basesoc_adr[3]
.sym 34166 basesoc_adr[4]
.sym 34170 $abc$36456$n3231
.sym 34173 basesoc_adr[3]
.sym 34175 basesoc_dat_w[3]
.sym 34176 $abc$36456$n2966
.sym 34177 $abc$36456$n3228
.sym 34183 $abc$36456$n3227
.sym 34188 $abc$36456$n3224
.sym 34192 basesoc_adr[4]
.sym 34193 $abc$36456$n3227
.sym 34203 adr[2]
.sym 34204 basesoc_adr[3]
.sym 34206 $abc$36456$n3231
.sym 34209 $abc$36456$n3231
.sym 34210 adr[2]
.sym 34211 basesoc_adr[3]
.sym 34215 adr[2]
.sym 34216 $abc$36456$n3228
.sym 34218 basesoc_adr[3]
.sym 34221 basesoc_adr[4]
.sym 34222 adr[2]
.sym 34223 $abc$36456$n3231
.sym 34224 basesoc_adr[3]
.sym 34228 basesoc_adr[4]
.sym 34230 $abc$36456$n3224
.sym 34233 basesoc_dat_w[3]
.sym 34237 $abc$36456$n2966
.sym 34238 clk12_$glb_clk
.sym 34239 sys_rst_$glb_sr
.sym 34240 $abc$36456$n3225
.sym 34241 $abc$36456$n3227
.sym 34242 basesoc_uart_phy_storage[23]
.sym 34243 $abc$36456$n3228
.sym 34246 $abc$36456$n3224
.sym 34247 $abc$36456$n3222
.sym 34251 csrbank0_leds_out0_w[2]
.sym 34257 basesoc_uart_phy_storage[27]
.sym 34258 $abc$36456$n3320
.sym 34260 $abc$36456$n3230
.sym 34262 $abc$36456$n3317
.sym 34263 array_muxed0[5]
.sym 34266 basesoc_dat_w[3]
.sym 34267 $abc$36456$n3230
.sym 34270 array_muxed0[9]
.sym 34271 basesoc_dat_w[6]
.sym 34272 $abc$36456$n4980_1
.sym 34273 $abc$36456$n3225
.sym 34274 $abc$36456$n2739
.sym 34275 basesoc_timer0_eventmanager_pending_w
.sym 34281 basesoc_adr[4]
.sym 34282 $abc$36456$n2870
.sym 34289 basesoc_adr[4]
.sym 34292 $abc$36456$n3342
.sym 34297 $abc$36456$n3225
.sym 34300 $abc$36456$n3228
.sym 34304 basesoc_adr[3]
.sym 34305 $abc$36456$n3231
.sym 34306 array_muxed0[3]
.sym 34311 adr[2]
.sym 34312 basesoc_adr[3]
.sym 34314 basesoc_adr[3]
.sym 34315 adr[2]
.sym 34316 basesoc_adr[4]
.sym 34317 $abc$36456$n3228
.sym 34320 basesoc_adr[3]
.sym 34322 adr[2]
.sym 34323 $abc$36456$n3225
.sym 34326 basesoc_adr[4]
.sym 34327 $abc$36456$n3231
.sym 34328 $abc$36456$n3342
.sym 34332 basesoc_adr[3]
.sym 34334 adr[2]
.sym 34344 basesoc_adr[4]
.sym 34345 $abc$36456$n3342
.sym 34346 $abc$36456$n2870
.sym 34357 array_muxed0[3]
.sym 34361 clk12_$glb_clk
.sym 34362 sys_rst_$glb_sr
.sym 34364 $abc$36456$n2869
.sym 34366 $abc$36456$n2739
.sym 34367 $abc$36456$n4570
.sym 34368 $abc$36456$n2868
.sym 34370 $abc$36456$n3324
.sym 34376 $abc$36456$n3224
.sym 34378 basesoc_dat_w[3]
.sym 34380 $abc$36456$n3222
.sym 34386 basesoc_uart_phy_storage[23]
.sym 34387 basesoc_dat_w[2]
.sym 34388 $abc$36456$n3346
.sym 34389 $abc$36456$n3228
.sym 34390 array_muxed1[0]
.sym 34391 $abc$36456$n3302
.sym 34392 $abc$36456$n3988_1
.sym 34393 $abc$36456$n4977_1
.sym 34394 $abc$36456$n4971_1
.sym 34396 basesoc_timer0_eventmanager_status_w
.sym 34397 basesoc_timer0_eventmanager_storage
.sym 34404 basesoc_timer0_eventmanager_storage
.sym 34405 $abc$36456$n4967_1
.sym 34407 $abc$36456$n3228
.sym 34408 basesoc_timer0_load_storage[24]
.sym 34409 basesoc_adr[4]
.sym 34410 $abc$36456$n3311
.sym 34411 basesoc_adr[3]
.sym 34412 $abc$36456$n3225
.sym 34415 $abc$36456$n3342
.sym 34416 $abc$36456$n3341
.sym 34417 basesoc_ctrl_reset_reset_r
.sym 34418 $abc$36456$n4965_1
.sym 34419 $abc$36456$n5515
.sym 34420 basesoc_timer0_eventmanager_status_w
.sym 34423 $abc$36456$n5517_1
.sym 34425 $abc$36456$n2868
.sym 34426 adr[2]
.sym 34427 $abc$36456$n4966
.sym 34429 $abc$36456$n3303
.sym 34432 $abc$36456$n3302
.sym 34433 $abc$36456$n5516_1
.sym 34435 basesoc_timer0_eventmanager_pending_w
.sym 34437 $abc$36456$n3303
.sym 34438 $abc$36456$n4965_1
.sym 34439 $abc$36456$n5516_1
.sym 34440 $abc$36456$n5517_1
.sym 34444 basesoc_timer0_eventmanager_pending_w
.sym 34445 $abc$36456$n3341
.sym 34446 $abc$36456$n3342
.sym 34449 basesoc_timer0_eventmanager_status_w
.sym 34450 $abc$36456$n3228
.sym 34451 $abc$36456$n3342
.sym 34452 basesoc_adr[4]
.sym 34455 $abc$36456$n3302
.sym 34456 $abc$36456$n3342
.sym 34457 $abc$36456$n3341
.sym 34458 basesoc_ctrl_reset_reset_r
.sym 34462 $abc$36456$n3225
.sym 34464 basesoc_adr[4]
.sym 34467 basesoc_adr[4]
.sym 34468 basesoc_timer0_eventmanager_storage
.sym 34469 $abc$36456$n2868
.sym 34470 $abc$36456$n5515
.sym 34473 $abc$36456$n3311
.sym 34474 $abc$36456$n4967_1
.sym 34475 basesoc_timer0_load_storage[24]
.sym 34476 $abc$36456$n4966
.sym 34479 basesoc_adr[3]
.sym 34480 adr[2]
.sym 34481 $abc$36456$n3341
.sym 34484 clk12_$glb_clk
.sym 34485 sys_rst_$glb_sr
.sym 34486 $abc$36456$n5247_1
.sym 34487 $abc$36456$n5101_1
.sym 34488 interface0_bank_bus_dat_r[0]
.sym 34489 interface0_bank_bus_dat_r[1]
.sym 34490 interface0_bank_bus_dat_r[2]
.sym 34491 $abc$36456$n5098
.sym 34492 $abc$36456$n5099_1
.sym 34498 interface3_bank_bus_dat_r[0]
.sym 34501 $abc$36456$n2739
.sym 34503 $abc$36456$n3324
.sym 34504 $abc$36456$n2870
.sym 34505 basesoc_ctrl_reset_reset_r
.sym 34506 array_muxed1[5]
.sym 34509 basesoc_dat_w[4]
.sym 34510 adr[0]
.sym 34511 sys_rst
.sym 34512 $abc$36456$n2936
.sym 34513 $abc$36456$n3383
.sym 34514 eventmanager_pending_w[1]
.sym 34516 $abc$36456$n2868
.sym 34517 eventmanager_status_w[0]
.sym 34518 $abc$36456$n2908_1
.sym 34519 $abc$36456$n3302
.sym 34520 $abc$36456$n2903_1
.sym 34521 $abc$36456$n2899_1
.sym 34528 $abc$36456$n2908
.sym 34529 basesoc_dat_w[1]
.sym 34532 $abc$36456$n2868
.sym 34533 basesoc_timer0_zero_old_trigger
.sym 34534 sys_rst
.sym 34538 $abc$36456$n3340
.sym 34541 basesoc_adr[4]
.sym 34542 $abc$36456$n3346
.sym 34543 $abc$36456$n3225
.sym 34545 $abc$36456$n2960
.sym 34546 basesoc_we
.sym 34547 basesoc_dat_w[2]
.sym 34548 basesoc_ctrl_reset_reset_r
.sym 34556 basesoc_timer0_eventmanager_status_w
.sym 34567 basesoc_timer0_zero_old_trigger
.sym 34569 basesoc_timer0_eventmanager_status_w
.sym 34572 $abc$36456$n3225
.sym 34573 sys_rst
.sym 34574 $abc$36456$n3346
.sym 34575 basesoc_we
.sym 34579 basesoc_dat_w[2]
.sym 34586 basesoc_dat_w[1]
.sym 34590 $abc$36456$n2908
.sym 34592 sys_rst
.sym 34593 $abc$36456$n3340
.sym 34597 basesoc_adr[4]
.sym 34599 $abc$36456$n2868
.sym 34602 basesoc_ctrl_reset_reset_r
.sym 34606 $abc$36456$n2960
.sym 34607 clk12_$glb_clk
.sym 34608 sys_rst_$glb_sr
.sym 34609 $abc$36456$n5096
.sym 34610 $abc$36456$n5095_1
.sym 34611 $abc$36456$n4655
.sym 34612 $abc$36456$n2903_1
.sym 34613 $abc$36456$n2907
.sym 34614 $abc$36456$n5102
.sym 34615 $abc$36456$n2915
.sym 34619 $abc$36456$n3987_1
.sym 34621 interface1_bank_bus_dat_r[3]
.sym 34622 interface4_bank_bus_dat_r[3]
.sym 34625 $abc$36456$n2908
.sym 34628 interface1_bank_bus_dat_r[0]
.sym 34630 eventmanager_status_w[2]
.sym 34633 $abc$36456$n3997_1
.sym 34636 array_muxed1[9]
.sym 34637 eventmanager_pending_w[2]
.sym 34639 array_muxed1[6]
.sym 34640 $abc$36456$n2909
.sym 34643 basesoc_picorv323[4]
.sym 34644 array_muxed1[10]
.sym 34651 basesoc_dat_w[4]
.sym 34652 $abc$36456$n2919
.sym 34655 $abc$36456$n3346
.sym 34656 $abc$36456$n3989_1
.sym 34659 $abc$36456$n3303
.sym 34661 $abc$36456$n3228
.sym 34662 $abc$36456$n3988_1
.sym 34665 $abc$36456$n2870
.sym 34668 basesoc_dat_w[2]
.sym 34670 $abc$36456$n2833
.sym 34671 sys_rst
.sym 34672 basesoc_we
.sym 34685 basesoc_dat_w[2]
.sym 34689 $abc$36456$n3346
.sym 34690 $abc$36456$n3228
.sym 34692 basesoc_we
.sym 34695 basesoc_we
.sym 34697 $abc$36456$n3303
.sym 34702 $abc$36456$n2833
.sym 34703 $abc$36456$n3988_1
.sym 34704 $abc$36456$n3989_1
.sym 34707 basesoc_we
.sym 34708 $abc$36456$n3346
.sym 34709 $abc$36456$n2870
.sym 34710 sys_rst
.sym 34715 basesoc_dat_w[4]
.sym 34729 $abc$36456$n2919
.sym 34730 clk12_$glb_clk
.sym 34731 sys_rst_$glb_sr
.sym 34733 array_muxed1[6]
.sym 34734 $abc$36456$n2935
.sym 34736 array_muxed1[13]
.sym 34737 $abc$36456$n2911_1
.sym 34739 array_muxed1[3]
.sym 34741 adr[1]
.sym 34744 adr[2]
.sym 34748 $abc$36456$n2919
.sym 34749 $abc$36456$n2979_1
.sym 34751 $abc$36456$n3346
.sym 34752 $abc$36456$n3989_1
.sym 34755 $abc$36456$n3303
.sym 34756 $abc$36456$n4655
.sym 34758 basesoc_dat_w[3]
.sym 34759 basesoc_timer0_eventmanager_pending_w
.sym 34760 $abc$36456$n2907
.sym 34761 $abc$36456$n2919
.sym 34763 csrbank0_leds_out0_w[3]
.sym 34765 $abc$36456$n3994_1
.sym 34766 array_muxed0[9]
.sym 34767 $abc$36456$n2949_1
.sym 34782 $abc$36456$n3355_1
.sym 34783 $abc$36456$n3302
.sym 34784 $abc$36456$n2936
.sym 34788 $abc$36456$n2868
.sym 34796 basesoc_dat_w[1]
.sym 34799 $abc$36456$n2935
.sym 34800 sys_rst
.sym 34801 basesoc_adr[4]
.sym 34806 sys_rst
.sym 34807 basesoc_adr[4]
.sym 34808 $abc$36456$n2868
.sym 34809 $abc$36456$n3302
.sym 34819 $abc$36456$n2935
.sym 34842 sys_rst
.sym 34843 basesoc_dat_w[1]
.sym 34844 $abc$36456$n3355_1
.sym 34845 $abc$36456$n2935
.sym 34852 $abc$36456$n2936
.sym 34853 clk12_$glb_clk
.sym 34854 sys_rst_$glb_sr
.sym 34855 array_muxed1[8]
.sym 34856 array_muxed1[9]
.sym 34858 $abc$36456$n3444
.sym 34859 array_muxed1[2]
.sym 34860 array_muxed1[10]
.sym 34861 $abc$36456$n3447
.sym 34862 array_muxed1[12]
.sym 34865 $abc$36456$n2949_1
.sym 34867 $abc$36456$n2911
.sym 34869 $abc$36456$n232
.sym 34870 array_muxed1[1]
.sym 34872 array_muxed1[3]
.sym 34876 eventmanager_status_w[1]
.sym 34877 array_muxed0[12]
.sym 34879 basesoc_uart_tx_fifo_do_read
.sym 34880 $abc$36456$n3708_1
.sym 34882 array_muxed1[0]
.sym 34883 basesoc_picorv327[0]
.sym 34884 array_muxed1[14]
.sym 34885 $abc$36456$n2911_1
.sym 34886 eventmanager_pending_w[0]
.sym 34889 basesoc_timer0_eventmanager_storage
.sym 34896 $abc$36456$n2833
.sym 34897 slave_sel_r[1]
.sym 34898 spiflash_bus_dat_r[15]
.sym 34899 $abc$36456$n3992_1
.sym 34900 $abc$36456$n3995_1
.sym 34905 spiflash_bus_dat_r[8]
.sym 34906 spiflash_bus_dat_r[10]
.sym 34908 spiflash_bus_dat_r[9]
.sym 34909 $abc$36456$n2908
.sym 34910 spiflash_bus_dat_r[11]
.sym 34912 $abc$36456$n4001_1
.sym 34923 $abc$36456$n2909
.sym 34924 $abc$36456$n2950
.sym 34925 $abc$36456$n3998_1
.sym 34929 $abc$36456$n2833
.sym 34930 slave_sel_r[1]
.sym 34931 $abc$36456$n3998_1
.sym 34932 spiflash_bus_dat_r[10]
.sym 34935 slave_sel_r[1]
.sym 34936 $abc$36456$n2833
.sym 34937 $abc$36456$n3992_1
.sym 34938 spiflash_bus_dat_r[8]
.sym 34941 $abc$36456$n3995_1
.sym 34942 slave_sel_r[1]
.sym 34943 $abc$36456$n2833
.sym 34944 spiflash_bus_dat_r[9]
.sym 34947 slave_sel_r[1]
.sym 34948 $abc$36456$n2833
.sym 34949 $abc$36456$n2950
.sym 34950 spiflash_bus_dat_r[15]
.sym 34953 $abc$36456$n2833
.sym 34954 slave_sel_r[1]
.sym 34955 $abc$36456$n4001_1
.sym 34956 spiflash_bus_dat_r[11]
.sym 34974 $abc$36456$n2908
.sym 34975 $abc$36456$n2909
.sym 34976 clk12_$glb_clk
.sym 34977 sys_rst_$glb_sr
.sym 34978 csrbank0_leds_out0_w[0]
.sym 34981 csrbank0_leds_out0_w[3]
.sym 34982 csrbank0_leds_out0_w[1]
.sym 34984 basesoc_uart_tx_fifo_do_read
.sym 34987 slave_sel_r[1]
.sym 34989 picorv32.irq_pending[1]
.sym 34991 $abc$36456$n3447
.sym 34992 spiflash_bus_dat_r[15]
.sym 34993 basesoc_picorv328[12]
.sym 34994 spiflash_bus_dat_r[10]
.sym 34995 user_btn0
.sym 34996 basesoc_picorv323[2]
.sym 34998 basesoc_we
.sym 35000 $abc$36456$n2833
.sym 35001 basesoc_picorv323[1]
.sym 35003 $abc$36456$n3994_1
.sym 35005 $abc$36456$n2903_1
.sym 35006 basesoc_uart_phy_sink_valid
.sym 35009 basesoc_picorv328[8]
.sym 35010 sys_rst
.sym 35013 basesoc_timer0_eventmanager_pending_w
.sym 35028 $abc$36456$n3273
.sym 35030 basesoc_uart_tx_old_trigger
.sym 35034 basesoc_uart_tx_fifo_level0[4]
.sym 35047 basesoc_uart_eventmanager_status_w[0]
.sym 35064 basesoc_uart_tx_old_trigger
.sym 35065 basesoc_uart_eventmanager_status_w[0]
.sym 35070 basesoc_uart_eventmanager_status_w[0]
.sym 35076 $abc$36456$n3273
.sym 35078 basesoc_uart_tx_fifo_level0[4]
.sym 35099 clk12_$glb_clk
.sym 35100 sys_rst_$glb_sr
.sym 35101 $abc$36456$n3708_1
.sym 35102 array_muxed1[0]
.sym 35103 array_muxed1[14]
.sym 35105 $abc$36456$n3702_1
.sym 35107 $abc$36456$n4711
.sym 35114 basesoc_uart_tx_fifo_do_read
.sym 35115 array_muxed0[11]
.sym 35117 $abc$36456$n2879
.sym 35118 basesoc_uart_phy_sink_ready
.sym 35121 array_muxed0[4]
.sym 35122 basesoc_uart_tx_fifo_level0[4]
.sym 35123 basesoc_uart_eventmanager_status_w[0]
.sym 35124 $abc$36456$n3273
.sym 35126 $abc$36456$n2815
.sym 35127 basesoc_picorv323[4]
.sym 35128 array_muxed0[10]
.sym 35129 $abc$36456$n2985
.sym 35130 $abc$36456$n3997_1
.sym 35133 $abc$36456$n2969
.sym 35134 $abc$36456$n2833
.sym 35135 $abc$36456$n4701_1
.sym 35153 $abc$36456$n2911
.sym 35163 basesoc_ctrl_reset_reset_r
.sym 35207 basesoc_ctrl_reset_reset_r
.sym 35221 $abc$36456$n2911
.sym 35222 clk12_$glb_clk
.sym 35223 sys_rst_$glb_sr
.sym 35224 $abc$36456$n4703
.sym 35225 $abc$36456$n4710_1
.sym 35226 $abc$36456$n4695_1
.sym 35227 $abc$36456$n4701_1
.sym 35228 $abc$36456$n4708
.sym 35229 $abc$36456$n4721
.sym 35230 $abc$36456$n4702
.sym 35231 $abc$36456$n4709
.sym 35236 array_muxed0[8]
.sym 35243 $abc$36456$n3708_1
.sym 35244 $abc$36456$n3012
.sym 35245 array_muxed1[0]
.sym 35248 $abc$36456$n2949_1
.sym 35251 $abc$36456$n2920
.sym 35252 $abc$36456$n2907
.sym 35253 $abc$36456$n2937
.sym 35255 basesoc_picorv327[1]
.sym 35256 $abc$36456$n2928
.sym 35257 $abc$36456$n3994_1
.sym 35258 basesoc_picorv327[1]
.sym 35259 $abc$36456$n2937
.sym 35270 basesoc_timer0_eventmanager_storage
.sym 35283 basesoc_timer0_eventmanager_pending_w
.sym 35292 picorv32.irq_pending[1]
.sym 35334 basesoc_timer0_eventmanager_pending_w
.sym 35335 basesoc_timer0_eventmanager_storage
.sym 35336 picorv32.irq_pending[1]
.sym 35348 $abc$36456$n4812
.sym 35349 $abc$36456$n3705_1
.sym 35351 picorv32.alu_out_q[2]
.sym 35352 $abc$36456$n4718
.sym 35353 $abc$36456$n4780_1
.sym 35354 $abc$36456$n4774_1
.sym 35357 $abc$36456$n4867
.sym 35362 $abc$36456$n4412_1
.sym 35364 $abc$36456$n2998
.sym 35371 $abc$36456$n4695_1
.sym 35372 picorv32.alu_out_q[2]
.sym 35373 $abc$36456$n4765_1
.sym 35374 basesoc_picorv327[0]
.sym 35375 $abc$36456$n4708
.sym 35377 basesoc_picorv327[0]
.sym 35378 basesoc_picorv327[0]
.sym 35380 $abc$36456$n3708_1
.sym 35381 $abc$36456$n2945_1
.sym 35390 basesoc_picorv327[0]
.sym 35394 picorv32.mem_wordsize[0]
.sym 35398 $abc$36456$n4720
.sym 35404 $abc$36456$n4000_1
.sym 35412 picorv32.mem_wordsize[2]
.sym 35413 $abc$36456$n2937
.sym 35418 basesoc_picorv327[1]
.sym 35427 $abc$36456$n4720
.sym 35428 basesoc_picorv327[0]
.sym 35429 picorv32.mem_wordsize[2]
.sym 35430 picorv32.mem_wordsize[0]
.sym 35433 $abc$36456$n4000_1
.sym 35434 basesoc_picorv327[1]
.sym 35435 $abc$36456$n2937
.sym 35463 picorv32.mem_wordsize[2]
.sym 35464 picorv32.mem_wordsize[0]
.sym 35465 $abc$36456$n4720
.sym 35466 $abc$36456$n4000_1
.sym 35470 $abc$36456$n5498_1
.sym 35471 $abc$36456$n4798_1
.sym 35472 $abc$36456$n4755
.sym 35473 $abc$36456$n4738
.sym 35474 $abc$36456$n4737_1
.sym 35475 $abc$36456$n4692_1
.sym 35476 $abc$36456$n4773
.sym 35477 $abc$36456$n4765_1
.sym 35480 picorv32.irq_mask[8]
.sym 35482 basesoc_picorv323[1]
.sym 35484 basesoc_picorv323[2]
.sym 35489 $abc$36456$n3711_1
.sym 35490 $abc$36456$n2973
.sym 35494 picorv32.latched_stalu
.sym 35496 basesoc_picorv327[1]
.sym 35500 $abc$36456$n4718
.sym 35501 $abc$36456$n4765_1
.sym 35502 sys_rst
.sym 35504 $abc$36456$n4761
.sym 35511 $abc$36456$n2879
.sym 35512 picorv32.mem_rdata_q[9]
.sym 35513 $abc$36456$n2949_1
.sym 35514 $abc$36456$n4694
.sym 35518 $abc$36456$n3852
.sym 35519 $abc$36456$n3994_1
.sym 35520 $abc$36456$n5499_1
.sym 35523 picorv32.mem_wordsize[2]
.sym 35524 $abc$36456$n3997_1
.sym 35525 $abc$36456$n3987_1
.sym 35526 $abc$36456$n4786_1
.sym 35527 $abc$36456$n5498_1
.sym 35530 basesoc_picorv327[1]
.sym 35531 $abc$36456$n4766
.sym 35532 picorv32.mem_rdata_q[10]
.sym 35534 $abc$36456$n4765_1
.sym 35535 picorv32.mem_rdata_latched[10]
.sym 35538 basesoc_picorv327[0]
.sym 35540 picorv32.mem_wordsize[0]
.sym 35544 $abc$36456$n3997_1
.sym 35546 $abc$36456$n2879
.sym 35547 picorv32.mem_rdata_q[10]
.sym 35550 basesoc_picorv327[1]
.sym 35551 $abc$36456$n2949_1
.sym 35552 $abc$36456$n3987_1
.sym 35553 $abc$36456$n5498_1
.sym 35556 picorv32.mem_wordsize[0]
.sym 35557 $abc$36456$n4694
.sym 35558 basesoc_picorv327[0]
.sym 35559 picorv32.mem_wordsize[2]
.sym 35568 picorv32.mem_wordsize[0]
.sym 35569 $abc$36456$n3987_1
.sym 35570 $abc$36456$n5499_1
.sym 35574 picorv32.mem_rdata_latched[10]
.sym 35580 $abc$36456$n4766
.sym 35581 $abc$36456$n3852
.sym 35582 $abc$36456$n4786_1
.sym 35583 $abc$36456$n4765_1
.sym 35586 picorv32.mem_rdata_q[9]
.sym 35587 $abc$36456$n2879
.sym 35588 $abc$36456$n3994_1
.sym 35591 clk12_$glb_clk
.sym 35593 $abc$36456$n4804_1
.sym 35594 $abc$36456$n4797
.sym 35595 $abc$36456$n4811
.sym 35596 $abc$36456$n4779
.sym 35597 picorv32.reg_out[2]
.sym 35598 $abc$36456$n3859_1
.sym 35599 picorv32.reg_out[3]
.sym 35600 $abc$36456$n4805
.sym 35601 $abc$36456$n4616
.sym 35607 $PACKER_VCC_NET
.sym 35609 $PACKER_VCC_NET
.sym 35610 $abc$36456$n4765_1
.sym 35613 $abc$36456$n3106
.sym 35617 $abc$36456$n4766
.sym 35618 basesoc_picorv323[4]
.sym 35620 picorv32.mem_rdata_q[22]
.sym 35621 $abc$36456$n2985
.sym 35623 $abc$36456$n4692_1
.sym 35624 picorv32.latched_is_lu
.sym 35625 $abc$36456$n2969
.sym 35626 $abc$36456$n4804_1
.sym 35627 $abc$36456$n4765_1
.sym 35628 $abc$36456$n5494
.sym 35635 $abc$36456$n2979_1
.sym 35636 picorv32.mem_rdata_q[8]
.sym 35638 $abc$36456$n4000_1
.sym 35640 $abc$36456$n3991_1
.sym 35641 picorv32.mem_rdata_latched[9]
.sym 35644 picorv32.mem_wordsize[2]
.sym 35645 $abc$36456$n4694
.sym 35646 picorv32.mem_rdata_q[11]
.sym 35647 $abc$36456$n3852
.sym 35648 $abc$36456$n2879
.sym 35649 $abc$36456$n4765_1
.sym 35651 picorv32.mem_wordsize[0]
.sym 35655 picorv32.mem_rdata_latched[8]
.sym 35656 basesoc_picorv327[1]
.sym 35657 picorv32.mem_rdata_latched[11]
.sym 35658 $abc$36456$n4767
.sym 35664 $abc$36456$n4766
.sym 35667 $abc$36456$n3991_1
.sym 35668 picorv32.mem_wordsize[0]
.sym 35669 $abc$36456$n4694
.sym 35670 picorv32.mem_wordsize[2]
.sym 35673 picorv32.mem_rdata_latched[9]
.sym 35682 picorv32.mem_rdata_latched[8]
.sym 35685 $abc$36456$n2979_1
.sym 35686 $abc$36456$n3991_1
.sym 35688 basesoc_picorv327[1]
.sym 35694 picorv32.mem_rdata_latched[11]
.sym 35698 picorv32.mem_rdata_q[8]
.sym 35699 $abc$36456$n2879
.sym 35700 $abc$36456$n3991_1
.sym 35703 $abc$36456$n4765_1
.sym 35704 $abc$36456$n4767
.sym 35705 $abc$36456$n3852
.sym 35706 $abc$36456$n4766
.sym 35709 $abc$36456$n2879
.sym 35710 $abc$36456$n4000_1
.sym 35711 picorv32.mem_rdata_q[11]
.sym 35714 clk12_$glb_clk
.sym 35716 $abc$36456$n4754
.sym 35717 $abc$36456$n4861
.sym 35718 $abc$36456$n4849
.sym 35719 $abc$36456$n4860
.sym 35720 picorv32.reg_out[15]
.sym 35721 $abc$36456$n4818
.sym 35722 $abc$36456$n4766
.sym 35723 picorv32.reg_out[23]
.sym 35727 csrbank0_leds_out0_w[2]
.sym 35728 $PACKER_GND_NET
.sym 35729 $abc$36456$n3852
.sym 35731 picorv32.cpuregs_rs1[12]
.sym 35732 picorv32.mem_rdata_q[9]
.sym 35735 $abc$36456$n3852
.sym 35738 $abc$36456$n3852
.sym 35740 $abc$36456$n2937
.sym 35741 picorv32.decoded_rs2[3]
.sym 35742 $abc$36456$n4696
.sym 35743 picorv32.cpu_state[0]
.sym 35744 $abc$36456$n4848
.sym 35745 $abc$36456$n3856
.sym 35746 picorv32.mem_rdata_q[22]
.sym 35748 picorv32.irq_mask[0]
.sym 35749 $abc$36456$n4764
.sym 35751 $abc$36456$n4879
.sym 35757 picorv32.mem_rdata_latched[22]
.sym 35759 $abc$36456$n4793
.sym 35760 $abc$36456$n2998
.sym 35761 $abc$36456$n3852
.sym 35762 $abc$36456$n3030
.sym 35763 $abc$36456$n4788
.sym 35764 picorv32.mem_rdata_q[22]
.sym 35765 picorv32.mem_wordsize[0]
.sym 35767 $abc$36456$n3852
.sym 35768 $abc$36456$n2998
.sym 35769 $abc$36456$n4785
.sym 35770 picorv32.mem_rdata_latched[23]
.sym 35771 $abc$36456$n4792_1
.sym 35774 picorv32.decoded_rs2[3]
.sym 35775 $abc$36456$n4849
.sym 35779 $abc$36456$n4766
.sym 35783 $abc$36456$n4791
.sym 35784 picorv32.latched_is_lu
.sym 35785 $abc$36456$n2879
.sym 35786 $abc$36456$n4818
.sym 35787 $abc$36456$n4765_1
.sym 35788 $abc$36456$n4787
.sym 35791 $abc$36456$n2879
.sym 35792 $abc$36456$n2998
.sym 35793 picorv32.mem_rdata_q[22]
.sym 35797 $abc$36456$n4787
.sym 35798 $abc$36456$n4785
.sym 35799 $abc$36456$n4788
.sym 35802 $abc$36456$n4766
.sym 35803 $abc$36456$n4792_1
.sym 35804 $abc$36456$n3852
.sym 35805 $abc$36456$n4765_1
.sym 35808 picorv32.mem_wordsize[0]
.sym 35809 picorv32.latched_is_lu
.sym 35810 $abc$36456$n2998
.sym 35814 $abc$36456$n4793
.sym 35817 $abc$36456$n4791
.sym 35820 picorv32.decoded_rs2[3]
.sym 35821 picorv32.mem_rdata_latched[23]
.sym 35822 $abc$36456$n3030
.sym 35826 $abc$36456$n4849
.sym 35827 $abc$36456$n3852
.sym 35828 $abc$36456$n4818
.sym 35829 $abc$36456$n4765_1
.sym 35833 picorv32.mem_rdata_latched[22]
.sym 35837 clk12_$glb_clk
.sym 35839 picorv32.reg_sh[2]
.sym 35840 picorv32.reg_sh[4]
.sym 35841 picorv32.reg_out[13]
.sym 35842 picorv32.reg_out[0]
.sym 35843 $abc$36456$n3023
.sym 35844 picorv32.reg_sh[3]
.sym 35845 picorv32.reg_out[14]
.sym 35846 $abc$36456$n3100
.sym 35850 picorv32.irq_mask[11]
.sym 35851 picorv32.mem_rdata_latched[22]
.sym 35852 picorv32.mem_rdata_latched[21]
.sym 35853 $abc$36456$n3852
.sym 35855 picorv32.reg_next_pc[7]
.sym 35857 $abc$36456$n3852
.sym 35858 picorv32.mem_rdata_latched[23]
.sym 35859 $abc$36456$n4792_1
.sym 35860 picorv32.latched_stalu
.sym 35861 picorv32.cpuregs_rs1[10]
.sym 35862 $abc$36456$n4716_1
.sym 35865 $abc$36456$n4765_1
.sym 35866 picorv32.alu_out_q[31]
.sym 35868 picorv32.alu_out_q[0]
.sym 35869 $abc$36456$n4818
.sym 35872 basesoc_picorv327[0]
.sym 35873 $abc$36456$n2945_1
.sym 35874 $abc$36456$n4787
.sym 35881 $abc$36456$n2879
.sym 35883 $abc$36456$n3762
.sym 35884 picorv32.mem_rdata_q[7]
.sym 35885 picorv32.is_slli_srli_srai
.sym 35889 $abc$36456$n3760_1
.sym 35891 picorv32.decoded_rs2[4]
.sym 35892 picorv32.cpuregs_wrdata[4]
.sym 35894 picorv32.latched_is_lu
.sym 35895 picorv32.mem_wordsize[0]
.sym 35897 $abc$36456$n3758
.sym 35898 picorv32.decoded_rs2[2]
.sym 35899 $abc$36456$n4768_1
.sym 35900 picorv32.cpuregs_rs1[8]
.sym 35901 picorv32.decoded_rs2[3]
.sym 35904 picorv32.mem_rdata_latched[7]
.sym 35905 $abc$36456$n2979_1
.sym 35906 $abc$36456$n3987_1
.sym 35908 $abc$36456$n4716_1
.sym 35909 $abc$36456$n4764
.sym 35914 $abc$36456$n2879
.sym 35915 picorv32.mem_rdata_q[7]
.sym 35916 $abc$36456$n3987_1
.sym 35919 $abc$36456$n3758
.sym 35920 picorv32.decoded_rs2[2]
.sym 35921 picorv32.is_slli_srli_srai
.sym 35926 $abc$36456$n3762
.sym 35927 picorv32.decoded_rs2[4]
.sym 35928 picorv32.is_slli_srli_srai
.sym 35933 picorv32.cpuregs_wrdata[4]
.sym 35940 picorv32.mem_rdata_latched[7]
.sym 35943 $abc$36456$n4768_1
.sym 35944 $abc$36456$n4764
.sym 35945 $abc$36456$n4716_1
.sym 35946 picorv32.cpuregs_rs1[8]
.sym 35950 picorv32.decoded_rs2[3]
.sym 35951 $abc$36456$n3760_1
.sym 35952 picorv32.is_slli_srli_srai
.sym 35955 picorv32.latched_is_lu
.sym 35956 picorv32.mem_wordsize[0]
.sym 35958 $abc$36456$n2979_1
.sym 35960 clk12_$glb_clk
.sym 35964 $abc$36456$n5089
.sym 35965 $abc$36456$n5091
.sym 35966 $abc$36456$n5093
.sym 35967 $abc$36456$n4879
.sym 35968 $abc$36456$n4908
.sym 35969 $abc$36456$n3022
.sym 35970 picorv32.mem_rdata_q[7]
.sym 35974 picorv32.mem_rdata_q[11]
.sym 35975 picorv32.reg_out[14]
.sym 35976 picorv32.mem_rdata_latched[24]
.sym 35977 $abc$36456$n3762
.sym 35978 picorv32.mem_rdata_q[20]
.sym 35979 picorv32.decoded_rs2[4]
.sym 35980 $abc$36456$n3760_1
.sym 35981 $abc$36456$n7135
.sym 35983 $PACKER_VCC_NET
.sym 35984 picorv32.mem_rdata_q[7]
.sym 35985 picorv32.cpuregs_rs1[20]
.sym 35986 $abc$36456$n5507_1
.sym 35987 $abc$36456$n4716_1
.sym 35988 $abc$36456$n4761
.sym 35989 $abc$36456$n4802
.sym 35990 picorv32.latched_stalu
.sym 35992 picorv32.irq_mask[8]
.sym 35993 $abc$36456$n4298_1
.sym 35994 $abc$36456$n4765_1
.sym 35996 $abc$36456$n3100
.sym 36005 picorv32.irq_mask[11]
.sym 36006 picorv32.cpuregs_rs1[11]
.sym 36007 picorv32.cpuregs_rs1[8]
.sym 36008 picorv32.cpu_state[4]
.sym 36009 $abc$36456$n4855
.sym 36010 picorv32.instr_maskirq
.sym 36011 picorv32.cpuregs_rs1[0]
.sym 36012 picorv32.cpuregs_rs1[0]
.sym 36013 picorv32.cpu_state[0]
.sym 36014 $abc$36456$n3092
.sym 36015 picorv32.irq_mask[0]
.sym 36016 picorv32.cpu_state[3]
.sym 36019 $abc$36456$n4698_1
.sym 36023 picorv32.cpu_state[2]
.sym 36024 $abc$36456$n4697
.sym 36025 $abc$36456$n4765_1
.sym 36029 $abc$36456$n4818
.sym 36030 picorv32.irq_pending[0]
.sym 36031 $abc$36456$n3852
.sym 36032 basesoc_picorv327[0]
.sym 36033 $abc$36456$n7135
.sym 36036 basesoc_picorv327[0]
.sym 36037 $abc$36456$n7135
.sym 36038 picorv32.cpu_state[3]
.sym 36039 picorv32.cpu_state[4]
.sym 36042 $abc$36456$n4697
.sym 36043 picorv32.irq_pending[0]
.sym 36044 picorv32.cpu_state[0]
.sym 36045 $abc$36456$n4698_1
.sym 36049 picorv32.cpuregs_rs1[11]
.sym 36054 picorv32.cpuregs_rs1[11]
.sym 36055 picorv32.irq_mask[11]
.sym 36056 picorv32.instr_maskirq
.sym 36057 picorv32.cpu_state[2]
.sym 36061 picorv32.cpuregs_rs1[0]
.sym 36066 picorv32.irq_mask[0]
.sym 36067 picorv32.cpu_state[2]
.sym 36068 picorv32.instr_maskirq
.sym 36069 picorv32.cpuregs_rs1[0]
.sym 36072 $abc$36456$n4765_1
.sym 36073 $abc$36456$n4818
.sym 36074 $abc$36456$n4855
.sym 36075 $abc$36456$n3852
.sym 36079 picorv32.cpuregs_rs1[8]
.sym 36082 $abc$36456$n3092
.sym 36083 clk12_$glb_clk
.sym 36084 $abc$36456$n232_$glb_sr
.sym 36085 picorv32.cpuregs_wrdata[11]
.sym 36086 picorv32.irq_mask[1]
.sym 36087 picorv32.irq_mask[7]
.sym 36088 picorv32.irq_mask[5]
.sym 36089 $abc$36456$n4726
.sym 36090 $abc$36456$n5494
.sym 36091 $abc$36456$n5507_1
.sym 36092 picorv32.cpuregs_wrdata[2]
.sym 36094 picorv32.mem_rdata_q[19]
.sym 36098 picorv32.reg_sh[0]
.sym 36099 picorv32.cpuregs_wrdata[7]
.sym 36100 $abc$36456$n3092
.sym 36103 basesoc_picorv327[12]
.sym 36104 picorv32.reg_out[21]
.sym 36105 $abc$36456$n3812
.sym 36106 $abc$36456$n3786_1
.sym 36107 $abc$36456$n3802_1
.sym 36108 $abc$36456$n3804
.sym 36109 picorv32.cpu_state[2]
.sym 36110 picorv32.reg_sh[1]
.sym 36112 $abc$36456$n5494
.sym 36113 picorv32.cpuregs_wrdata[3]
.sym 36115 $abc$36456$n3088
.sym 36116 picorv32.irq_pending[0]
.sym 36117 picorv32.mem_rdata_latched[15]
.sym 36118 picorv32.cpu_state[2]
.sym 36119 picorv32.cpuregs_wrdata[9]
.sym 36120 picorv32.irq_mask[1]
.sym 36128 $abc$36456$n2879
.sym 36130 picorv32.irq_mask[15]
.sym 36131 picorv32.instr_maskirq
.sym 36132 $abc$36456$n4319_1
.sym 36134 picorv32.cpu_state[4]
.sym 36135 $abc$36456$n4338_1
.sym 36136 $abc$36456$n4320_1
.sym 36137 picorv32.irq_mask[12]
.sym 36138 picorv32.cpuregs_rs1[15]
.sym 36139 picorv32.cpuregs_rs1[12]
.sym 36142 picorv32.cpu_state[2]
.sym 36143 $abc$36456$n3430
.sym 36144 $abc$36456$n4337_1
.sym 36145 picorv32.mem_rdata_q[15]
.sym 36150 $abc$36456$n4795_1
.sym 36152 $abc$36456$n2949_1
.sym 36153 $abc$36456$n3092
.sym 36154 $abc$36456$n4716_1
.sym 36155 $abc$36456$n4794
.sym 36157 basesoc_picorv327[12]
.sym 36159 $abc$36456$n2879
.sym 36160 $abc$36456$n2949_1
.sym 36162 picorv32.mem_rdata_q[15]
.sym 36165 $abc$36456$n4716_1
.sym 36166 $abc$36456$n4794
.sym 36167 $abc$36456$n4795_1
.sym 36168 picorv32.cpuregs_rs1[12]
.sym 36171 $abc$36456$n4337_1
.sym 36173 $abc$36456$n4338_1
.sym 36180 picorv32.cpuregs_rs1[12]
.sym 36186 picorv32.cpuregs_rs1[15]
.sym 36189 picorv32.cpu_state[4]
.sym 36190 picorv32.irq_mask[12]
.sym 36191 $abc$36456$n3430
.sym 36192 basesoc_picorv327[12]
.sym 36195 picorv32.irq_mask[15]
.sym 36196 picorv32.instr_maskirq
.sym 36197 picorv32.cpu_state[2]
.sym 36198 picorv32.cpuregs_rs1[15]
.sym 36202 $abc$36456$n4319_1
.sym 36203 $abc$36456$n4320_1
.sym 36205 $abc$36456$n3092
.sym 36206 clk12_$glb_clk
.sym 36207 $abc$36456$n232_$glb_sr
.sym 36208 $abc$36456$n3078
.sym 36209 $abc$36456$n4300_1
.sym 36210 picorv32.irq_pending[7]
.sym 36211 $abc$36456$n4815
.sym 36212 picorv32.irq_pending[5]
.sym 36213 $abc$36456$n3830_1
.sym 36214 $abc$36456$n4301_1
.sym 36215 $abc$36456$n4302_1
.sym 36220 picorv32.cpu_state[4]
.sym 36221 $abc$36456$n4338_1
.sym 36222 $abc$36456$n4320_1
.sym 36223 picorv32.mem_rdata_latched[18]
.sym 36224 picorv32.instr_maskirq
.sym 36226 basesoc_picorv327[30]
.sym 36227 picorv32.instr_maskirq
.sym 36228 picorv32.cpuregs_rs1[13]
.sym 36229 picorv32.irq_mask[1]
.sym 36230 picorv32.irq_mask[3]
.sym 36232 picorv32.irq_mask[7]
.sym 36233 $abc$36456$n7145
.sym 36235 picorv32.cpu_state[0]
.sym 36236 picorv32.cpuregs_wrdata[10]
.sym 36237 $abc$36456$n3856
.sym 36238 picorv32.cpuregs_rs1[7]
.sym 36239 $abc$36456$n4879
.sym 36240 picorv32.irq_mask[0]
.sym 36241 $abc$36456$n3078
.sym 36242 picorv32.cpu_state[0]
.sym 36251 picorv32.irq_pending[12]
.sym 36252 picorv32.irq_mask[12]
.sym 36253 picorv32.irq_pending[15]
.sym 36255 $abc$36456$n4769
.sym 36256 picorv32.irq_pending[3]
.sym 36258 picorv32.irq_mask[1]
.sym 36260 $abc$36456$n3088
.sym 36261 picorv32.irq_mask[15]
.sym 36263 $abc$36456$n4298_1
.sym 36264 picorv32.irq_mask[8]
.sym 36269 picorv32.irq_mask[3]
.sym 36270 picorv32.irq_state[1]
.sym 36276 picorv32.irq_pending[1]
.sym 36277 $abc$36456$n3430
.sym 36282 picorv32.irq_pending[12]
.sym 36283 picorv32.irq_pending[3]
.sym 36284 picorv32.irq_mask[3]
.sym 36285 picorv32.irq_mask[12]
.sym 36288 picorv32.irq_state[1]
.sym 36289 picorv32.irq_mask[1]
.sym 36290 $abc$36456$n4298_1
.sym 36291 picorv32.irq_pending[1]
.sym 36294 picorv32.irq_pending[12]
.sym 36297 picorv32.irq_mask[12]
.sym 36301 picorv32.irq_mask[8]
.sym 36302 $abc$36456$n3430
.sym 36303 $abc$36456$n4769
.sym 36306 picorv32.irq_pending[15]
.sym 36307 picorv32.irq_mask[15]
.sym 36312 picorv32.irq_state[1]
.sym 36313 picorv32.irq_pending[12]
.sym 36314 picorv32.irq_mask[12]
.sym 36319 picorv32.irq_mask[15]
.sym 36320 picorv32.irq_pending[15]
.sym 36324 picorv32.irq_pending[3]
.sym 36327 picorv32.irq_mask[3]
.sym 36328 $abc$36456$n3088
.sym 36329 clk12_$glb_clk
.sym 36330 $abc$36456$n232_$glb_sr
.sym 36331 picorv32.irq_mask[10]
.sym 36332 picorv32.irq_mask[9]
.sym 36333 $abc$36456$n4762_1
.sym 36334 $abc$36456$n3049_1
.sym 36335 $abc$36456$n5501_1
.sym 36336 $abc$36456$n4761
.sym 36337 $abc$36456$n4317_1
.sym 36338 $abc$36456$n4802
.sym 36339 $abc$36456$n4152
.sym 36343 $abc$36456$n3075
.sym 36346 $abc$36456$n3852
.sym 36347 $abc$36456$n4297_1
.sym 36348 picorv32.cpuregs_rs1[7]
.sym 36350 picorv32.reg_pc[2]
.sym 36353 $abc$36456$n4716_1
.sym 36354 picorv32.mem_rdata_q[18]
.sym 36356 picorv32.irq_state[1]
.sym 36357 picorv32.cpuregs_wrdata[9]
.sym 36359 picorv32.alu_out_q[31]
.sym 36360 picorv32.irq_state[0]
.sym 36361 picorv32.cpuregs_wrdata[15]
.sym 36362 $abc$36456$n4765_1
.sym 36363 $abc$36456$n3430
.sym 36364 $abc$36456$n3072
.sym 36365 picorv32.irq_pending[2]
.sym 36366 $abc$36456$n4818
.sym 36372 $abc$36456$n3054_1
.sym 36373 $abc$36456$n5955
.sym 36374 picorv32.irq_pending[12]
.sym 36376 picorv32.irq_pending[13]
.sym 36377 picorv32.irq_pending[14]
.sym 36378 $abc$36456$n4305_1
.sym 36380 picorv32.irq_state[1]
.sym 36382 $abc$36456$n5933
.sym 36383 $abc$36456$n3054_1
.sym 36384 picorv32.irq_pending[15]
.sym 36385 $abc$36456$n3055
.sym 36387 picorv32.irq_pending[3]
.sym 36388 picorv32.cpu_state[3]
.sym 36389 picorv32.irq_pending[2]
.sym 36392 $abc$36456$n231
.sym 36393 $abc$36456$n7145
.sym 36395 picorv32.irq_mask[2]
.sym 36397 $abc$36456$n3856
.sym 36399 picorv32.irq_mask[2]
.sym 36400 $abc$36456$n4304_1
.sym 36401 picorv32.irq_mask[3]
.sym 36402 picorv32.cpu_state[0]
.sym 36403 $abc$36456$n3855_1
.sym 36405 $abc$36456$n3054_1
.sym 36406 picorv32.irq_pending[2]
.sym 36407 $abc$36456$n3055
.sym 36408 picorv32.irq_mask[2]
.sym 36412 $abc$36456$n3855_1
.sym 36413 picorv32.irq_pending[2]
.sym 36414 $abc$36456$n3856
.sym 36417 $abc$36456$n231
.sym 36418 $abc$36456$n5933
.sym 36419 $abc$36456$n4305_1
.sym 36420 $abc$36456$n4304_1
.sym 36423 picorv32.irq_pending[14]
.sym 36424 picorv32.irq_pending[12]
.sym 36425 picorv32.irq_pending[15]
.sym 36426 picorv32.irq_pending[13]
.sym 36429 picorv32.cpu_state[3]
.sym 36430 picorv32.cpu_state[0]
.sym 36431 picorv32.irq_pending[12]
.sym 36432 $abc$36456$n7145
.sym 36435 $abc$36456$n5955
.sym 36436 $abc$36456$n231
.sym 36437 picorv32.irq_state[1]
.sym 36438 $abc$36456$n3054_1
.sym 36441 picorv32.irq_pending[3]
.sym 36442 picorv32.irq_state[1]
.sym 36443 picorv32.irq_mask[3]
.sym 36447 picorv32.irq_state[1]
.sym 36448 picorv32.irq_mask[2]
.sym 36449 picorv32.cpu_state[0]
.sym 36452 clk12_$glb_clk
.sym 36453 $abc$36456$n232_$glb_sr
.sym 36454 picorv32.irq_pending[10]
.sym 36455 picorv32.irq_pending[9]
.sym 36456 $abc$36456$n3829
.sym 36457 $abc$36456$n4907
.sym 36458 $abc$36456$n3827
.sym 36459 $abc$36456$n3063
.sym 36460 $abc$36456$n4878
.sym 36461 $abc$36456$n3065
.sym 36462 picorv32.irq_pending[1]
.sym 36465 picorv32.irq_pending[1]
.sym 36466 $abc$36456$n3053
.sym 36467 picorv32.cpuregs_wrdata[4]
.sym 36469 picorv32.cpuregs_rs1[30]
.sym 36470 picorv32.irq_mask[4]
.sym 36471 $abc$36456$n3054_1
.sym 36472 $abc$36456$n3800_1
.sym 36473 picorv32.irq_mask[10]
.sym 36474 $abc$36456$n3088
.sym 36475 $abc$36456$n5204
.sym 36476 $abc$36456$n3054_1
.sym 36477 $abc$36456$n5955
.sym 36478 $abc$36456$n231
.sym 36479 $abc$36456$n4765_1
.sym 36480 $abc$36456$n3049_1
.sym 36482 picorv32.latched_stalu
.sym 36484 $abc$36456$n4761
.sym 36485 picorv32.cpuregs_wrdata[9]
.sym 36486 $abc$36456$n3831
.sym 36487 $abc$36456$n4826
.sym 36488 $abc$36456$n4802
.sym 36497 $abc$36456$n3088
.sym 36501 picorv32.irq_pending[3]
.sym 36502 picorv32.irq_pending[0]
.sym 36504 picorv32.irq_pending[2]
.sym 36510 picorv32.irq_pending[0]
.sym 36511 $abc$36456$n3078
.sym 36512 picorv32.irq_mask[0]
.sym 36514 $abc$36456$n3852
.sym 36515 picorv32.irq_mask[11]
.sym 36516 $abc$36456$n4867
.sym 36517 picorv32.irq_mask[8]
.sym 36518 picorv32.irq_pending[1]
.sym 36519 $abc$36456$n3077
.sym 36520 picorv32.irq_pending[11]
.sym 36522 $abc$36456$n4765_1
.sym 36524 picorv32.irq_pending[8]
.sym 36526 $abc$36456$n4818
.sym 36528 picorv32.irq_pending[3]
.sym 36529 picorv32.irq_pending[1]
.sym 36530 picorv32.irq_pending[2]
.sym 36531 picorv32.irq_pending[0]
.sym 36535 picorv32.irq_pending[11]
.sym 36537 picorv32.irq_mask[11]
.sym 36540 picorv32.irq_mask[8]
.sym 36542 picorv32.irq_pending[8]
.sym 36546 $abc$36456$n4867
.sym 36547 $abc$36456$n4818
.sym 36548 $abc$36456$n3852
.sym 36549 $abc$36456$n4765_1
.sym 36552 picorv32.irq_pending[0]
.sym 36553 picorv32.irq_mask[0]
.sym 36554 $abc$36456$n3078
.sym 36555 $abc$36456$n3077
.sym 36559 picorv32.irq_pending[8]
.sym 36561 picorv32.irq_mask[8]
.sym 36564 picorv32.irq_pending[11]
.sym 36566 picorv32.irq_mask[11]
.sym 36570 picorv32.irq_mask[0]
.sym 36573 picorv32.irq_pending[0]
.sym 36574 $abc$36456$n3088
.sym 36575 clk12_$glb_clk
.sym 36576 $abc$36456$n232_$glb_sr
.sym 36577 $abc$36456$n4328_1
.sym 36578 picorv32.irq_pending[23]
.sym 36579 $abc$36456$n4862
.sym 36580 $abc$36456$n3062_1
.sym 36581 $abc$36456$n4864
.sym 36582 $abc$36456$n3064
.sym 36583 picorv32.cpuregs_wrdata[10]
.sym 36584 picorv32.irq_pending[20]
.sym 36586 $abc$36456$n7144
.sym 36590 $abc$36456$n7143
.sym 36592 $abc$36456$n3092
.sym 36593 picorv32.irq_pending[11]
.sym 36596 picorv32.cpuregs_rs1[20]
.sym 36597 picorv32.cpuregs_rs1[18]
.sym 36598 picorv32.mem_rdata_q[20]
.sym 36600 $abc$36456$n3946_1
.sym 36601 $abc$36456$n5947
.sym 36602 picorv32.cpuregs_wrdata[29]
.sym 36603 $abc$36456$n5949
.sym 36604 $abc$36456$n3088
.sym 36605 $abc$36456$n3827
.sym 36606 $abc$36456$n3088
.sym 36607 $abc$36456$n3063
.sym 36609 $abc$36456$n3821
.sym 36610 picorv32.irq_state[0]
.sym 36611 picorv32.cpuregs_wrdata[9]
.sym 36612 picorv32.irq_pending[0]
.sym 36618 $abc$36456$n3050_1
.sym 36619 $abc$36456$n4340_1
.sym 36620 $abc$36456$n3073
.sym 36621 picorv32.cpuregs_rs1[23]
.sym 36622 picorv32.irq_pending[22]
.sym 36623 $abc$36456$n3075
.sym 36624 $abc$36456$n5943
.sym 36625 picorv32.irq_mask[1]
.sym 36626 picorv32.irq_state[1]
.sym 36628 $abc$36456$n3073
.sym 36629 $abc$36456$n3092
.sym 36630 picorv32.cpuregs_rs1[29]
.sym 36631 picorv32.reg_next_pc[15]
.sym 36632 $abc$36456$n3074
.sym 36634 $abc$36456$n3072
.sym 36635 picorv32.irq_pending[23]
.sym 36636 $abc$36456$n4341_1
.sym 36638 $abc$36456$n231
.sym 36640 $abc$36456$n3049_1
.sym 36641 picorv32.irq_state[0]
.sym 36642 picorv32.irq_pending[21]
.sym 36646 picorv32.irq_pending[1]
.sym 36649 picorv32.irq_pending[20]
.sym 36652 picorv32.cpuregs_rs1[29]
.sym 36657 picorv32.irq_state[0]
.sym 36658 $abc$36456$n3072
.sym 36659 picorv32.irq_state[1]
.sym 36660 picorv32.reg_next_pc[15]
.sym 36664 picorv32.cpuregs_rs1[23]
.sym 36669 $abc$36456$n4340_1
.sym 36672 $abc$36456$n4341_1
.sym 36675 picorv32.irq_pending[20]
.sym 36676 picorv32.irq_pending[21]
.sym 36677 picorv32.irq_pending[22]
.sym 36678 picorv32.irq_pending[23]
.sym 36681 $abc$36456$n3075
.sym 36682 $abc$36456$n3073
.sym 36683 $abc$36456$n3074
.sym 36684 $abc$36456$n3072
.sym 36687 $abc$36456$n3050_1
.sym 36688 picorv32.irq_pending[1]
.sym 36689 $abc$36456$n3049_1
.sym 36690 picorv32.irq_mask[1]
.sym 36693 $abc$36456$n3073
.sym 36694 $abc$36456$n5943
.sym 36695 picorv32.irq_state[1]
.sym 36696 $abc$36456$n231
.sym 36697 $abc$36456$n3092
.sym 36698 clk12_$glb_clk
.sym 36699 $abc$36456$n232_$glb_sr
.sym 36700 $abc$36456$n4349_1
.sym 36701 $abc$36456$n3061_1
.sym 36702 $abc$36456$n3821
.sym 36703 picorv32.cpuregs_wrdata[9]
.sym 36704 $abc$36456$n6781
.sym 36705 $abc$36456$n4325_1
.sym 36706 $abc$36456$n4322_1
.sym 36707 picorv32.cpuregs_wrdata[18]
.sym 36708 picorv32.decoded_imm[24]
.sym 36712 $abc$36456$n4858
.sym 36713 $abc$36456$n4863
.sym 36714 picorv32.cpu_state[3]
.sym 36715 $abc$36456$n4335_1
.sym 36716 picorv32.reg_next_pc[22]
.sym 36717 picorv32.cpu_state[3]
.sym 36718 picorv32.cpuregs_rs1[29]
.sym 36719 picorv32.latched_rd[5]
.sym 36721 picorv32.cpuregs_rs1[28]
.sym 36722 picorv32.cpuregs_rs1[27]
.sym 36723 picorv32.cpu_state[4]
.sym 36724 $abc$36456$n3049
.sym 36725 picorv32.irq_pending[28]
.sym 36726 $abc$36456$n3062_1
.sym 36727 $abc$36456$n4828_1
.sym 36729 picorv32.cpuregs_rs1[25]
.sym 36731 picorv32.cpuregs_wrdata[18]
.sym 36732 picorv32.cpuregs_wrdata[10]
.sym 36734 picorv32.cpu_state[0]
.sym 36735 picorv32.cpuregs_rs1[19]
.sym 36741 picorv32.irq_mask[29]
.sym 36742 picorv32.cpuregs_rs1[19]
.sym 36743 $abc$36456$n3047
.sym 36744 $abc$36456$n3051
.sym 36745 picorv32.irq_mask[18]
.sym 36746 $abc$36456$n3071
.sym 36747 $abc$36456$n4840_1
.sym 36749 $abc$36456$n3076
.sym 36750 picorv32.irq_pending[18]
.sym 36752 picorv32.irq_pending[19]
.sym 36753 $abc$36456$n4834_1
.sym 36754 $abc$36456$n4833
.sym 36755 $abc$36456$n3048_1
.sym 36756 $abc$36456$n3052_1
.sym 36759 $abc$36456$n3092
.sym 36760 picorv32.cpu_state[0]
.sym 36762 $abc$36456$n3430
.sym 36768 picorv32.irq_pending[29]
.sym 36769 $abc$36456$n4839
.sym 36772 picorv32.irq_mask[19]
.sym 36774 $abc$36456$n3047
.sym 36775 $abc$36456$n3076
.sym 36776 $abc$36456$n3052_1
.sym 36777 $abc$36456$n3071
.sym 36780 $abc$36456$n3430
.sym 36782 $abc$36456$n4839
.sym 36783 picorv32.irq_mask[19]
.sym 36786 picorv32.irq_mask[29]
.sym 36787 $abc$36456$n3048_1
.sym 36788 picorv32.irq_pending[29]
.sym 36789 $abc$36456$n3051
.sym 36793 picorv32.irq_pending[18]
.sym 36795 picorv32.irq_mask[18]
.sym 36798 picorv32.irq_pending[19]
.sym 36799 picorv32.cpu_state[0]
.sym 36800 $abc$36456$n4840_1
.sym 36804 $abc$36456$n4834_1
.sym 36806 picorv32.cpu_state[0]
.sym 36807 picorv32.irq_pending[18]
.sym 36810 picorv32.irq_mask[18]
.sym 36811 $abc$36456$n3430
.sym 36812 $abc$36456$n4833
.sym 36816 picorv32.cpuregs_rs1[19]
.sym 36820 $abc$36456$n3092
.sym 36821 clk12_$glb_clk
.sym 36822 $abc$36456$n232_$glb_sr
.sym 36823 $abc$36456$n4355_1
.sym 36824 picorv32.irq_mask[30]
.sym 36825 $abc$36456$n4364_1
.sym 36826 $abc$36456$n4892
.sym 36827 $abc$36456$n4881
.sym 36828 picorv32.cpuregs_wrdata[20]
.sym 36829 $abc$36456$n3049
.sym 36830 $abc$36456$n4893
.sym 36832 picorv32.decoded_imm[26]
.sym 36835 $abc$36456$n3046
.sym 36837 picorv32.cpu_state[3]
.sym 36838 $abc$36456$n5945
.sym 36839 $abc$36456$n4838
.sym 36840 picorv32.cpuregs_wrdata[18]
.sym 36841 $abc$36456$n4834_1
.sym 36843 picorv32.reg_out[19]
.sym 36845 picorv32.reg_out[27]
.sym 36847 picorv32.alu_out_q[31]
.sym 36849 picorv32.cpuregs_wrdata[9]
.sym 36851 $abc$36456$n5555
.sym 36852 picorv32.irq_state[1]
.sym 36853 picorv32.irq_pending[26]
.sym 36855 $abc$36456$n3430
.sym 36856 picorv32.irq_state[0]
.sym 36858 picorv32.cpuregs_rs1[30]
.sym 36864 $abc$36456$n3823
.sym 36865 $abc$36456$n3056_1
.sym 36866 $abc$36456$n3430
.sym 36867 picorv32.irq_pending[19]
.sym 36868 $abc$36456$n3826
.sym 36871 $abc$36456$n3825
.sym 36872 picorv32.irq_mask[17]
.sym 36873 $abc$36456$n3061_1
.sym 36875 $abc$36456$n3088
.sym 36878 $abc$36456$n3053
.sym 36879 picorv32.irq_mask[19]
.sym 36880 picorv32.irq_pending[17]
.sym 36881 picorv32.irq_mask[18]
.sym 36883 picorv32.irq_pending[16]
.sym 36884 $abc$36456$n3066
.sym 36887 $abc$36456$n4828_1
.sym 36888 $abc$36456$n3824
.sym 36889 picorv32.irq_pending[18]
.sym 36891 picorv32.irq_pending[19]
.sym 36892 $abc$36456$n4827
.sym 36894 picorv32.cpu_state[0]
.sym 36897 picorv32.irq_pending[17]
.sym 36898 picorv32.irq_pending[16]
.sym 36899 picorv32.irq_pending[18]
.sym 36900 picorv32.irq_pending[19]
.sym 36903 picorv32.irq_mask[18]
.sym 36906 picorv32.irq_pending[18]
.sym 36909 $abc$36456$n3430
.sym 36910 picorv32.irq_mask[17]
.sym 36912 $abc$36456$n4827
.sym 36916 picorv32.irq_mask[19]
.sym 36918 picorv32.irq_pending[19]
.sym 36922 $abc$36456$n4828_1
.sym 36923 picorv32.irq_pending[17]
.sym 36924 picorv32.cpu_state[0]
.sym 36928 picorv32.irq_mask[19]
.sym 36930 picorv32.irq_pending[19]
.sym 36933 $abc$36456$n3823
.sym 36934 $abc$36456$n3825
.sym 36935 $abc$36456$n3826
.sym 36936 $abc$36456$n3824
.sym 36939 $abc$36456$n3053
.sym 36940 $abc$36456$n3066
.sym 36941 $abc$36456$n3056_1
.sym 36942 $abc$36456$n3061_1
.sym 36943 $abc$36456$n3088
.sym 36944 clk12_$glb_clk
.sym 36945 $abc$36456$n232_$glb_sr
.sym 36946 $abc$36456$n5555
.sym 36947 picorv32.cpuregs_wrdata[19]
.sym 36948 picorv32.reg_out[31]
.sym 36949 $abc$36456$n4880
.sym 36950 picorv32.reg_out[26]
.sym 36952 picorv32.cpuregs_wrdata[29]
.sym 36953 $abc$36456$n4353_1
.sym 36954 picorv32.reg_next_pc[10]
.sym 36959 $abc$36456$n4365_1
.sym 36962 $abc$36456$n4341_1
.sym 36965 $abc$36456$n3048
.sym 36966 $abc$36456$n5973
.sym 36967 $abc$36456$n4358_1
.sym 36969 $abc$36456$n4364_1
.sym 36970 $abc$36456$n231
.sym 36971 $abc$36456$n4826
.sym 36972 picorv32.reg_next_pc[31]
.sym 36974 $abc$36456$n4911_1
.sym 36977 picorv32.latched_stalu
.sym 36978 picorv32.irq_state[1]
.sym 36981 picorv32.cpuregs_wrdata[19]
.sym 36987 picorv32.irq_mask[17]
.sym 36988 picorv32.cpuregs_rs1[17]
.sym 36989 picorv32.irq_pending[31]
.sym 36990 picorv32.irq_pending[30]
.sym 36992 $abc$36456$n3059
.sym 36993 $abc$36456$n3067
.sym 36994 picorv32.irq_pending[28]
.sym 36995 picorv32.irq_pending[17]
.sym 36996 $abc$36456$n3058
.sym 36997 picorv32.irq_pending[31]
.sym 36998 picorv32.irq_pending[29]
.sym 37000 $abc$36456$n4911_1
.sym 37001 picorv32.irq_mask[29]
.sym 37005 $abc$36456$n3092
.sym 37006 picorv32.cpu_state[0]
.sym 37008 $abc$36456$n3060
.sym 37009 $abc$36456$n3057
.sym 37013 picorv32.irq_state[1]
.sym 37014 $abc$36456$n5961
.sym 37017 $abc$36456$n231
.sym 37018 picorv32.cpuregs_rs1[26]
.sym 37021 picorv32.cpuregs_rs1[17]
.sym 37026 $abc$36456$n3060
.sym 37027 $abc$36456$n3057
.sym 37028 $abc$36456$n3059
.sym 37029 $abc$36456$n3058
.sym 37032 $abc$36456$n3067
.sym 37033 $abc$36456$n231
.sym 37034 $abc$36456$n5961
.sym 37035 picorv32.irq_state[1]
.sym 37038 picorv32.irq_mask[29]
.sym 37040 picorv32.irq_state[1]
.sym 37041 picorv32.irq_pending[29]
.sym 37045 picorv32.irq_pending[31]
.sym 37046 $abc$36456$n4911_1
.sym 37047 picorv32.cpu_state[0]
.sym 37051 picorv32.cpuregs_rs1[26]
.sym 37056 picorv32.irq_mask[17]
.sym 37057 picorv32.irq_pending[17]
.sym 37062 picorv32.irq_pending[30]
.sym 37063 picorv32.irq_pending[31]
.sym 37064 picorv32.irq_pending[28]
.sym 37065 picorv32.irq_pending[29]
.sym 37066 $abc$36456$n3092
.sym 37067 clk12_$glb_clk
.sym 37068 $abc$36456$n232_$glb_sr
.sym 37069 $abc$36456$n4388_1
.sym 37070 picorv32.cpuregs_wrdata[31]
.sym 37071 picorv32.irq_state[1]
.sym 37072 $abc$36456$n4390
.sym 37073 picorv32.irq_state[0]
.sym 37074 $abc$36456$n4391_1
.sym 37075 $abc$36456$n231
.sym 37076 $abc$36456$n3068
.sym 37081 $abc$36456$n4876
.sym 37083 $abc$36456$n4909
.sym 37084 $abc$36456$n4347_1
.sym 37085 $abc$36456$n5243
.sym 37086 $abc$36456$n4716_1
.sym 37088 picorv32.cpu_state[0]
.sym 37090 picorv32.irq_pending[28]
.sym 37091 $abc$36456$n5985
.sym 37092 picorv32.cpu_state[0]
.sym 37094 picorv32.irq_state[0]
.sym 37100 $abc$36456$n5961
.sym 37101 picorv32.cpuregs_wrdata[29]
.sym 37110 picorv32.irq_mask[17]
.sym 37114 $abc$36456$n3070
.sym 37118 picorv32.irq_pending[17]
.sym 37121 $abc$36456$n3088
.sym 37123 picorv32.irq_mask[26]
.sym 37124 $abc$36456$n3067
.sym 37129 picorv32.irq_pending[26]
.sym 37132 picorv32.irq_mask[31]
.sym 37134 $abc$36456$n3069
.sym 37136 picorv32.irq_pending[31]
.sym 37141 $abc$36456$n3068
.sym 37145 picorv32.irq_mask[17]
.sym 37146 picorv32.irq_pending[17]
.sym 37149 picorv32.irq_pending[31]
.sym 37150 picorv32.irq_mask[31]
.sym 37157 picorv32.irq_mask[31]
.sym 37158 picorv32.irq_pending[31]
.sym 37163 picorv32.irq_pending[26]
.sym 37164 picorv32.irq_mask[26]
.sym 37167 picorv32.irq_mask[26]
.sym 37168 picorv32.irq_pending[26]
.sym 37179 $abc$36456$n3068
.sym 37180 $abc$36456$n3069
.sym 37181 $abc$36456$n3070
.sym 37182 $abc$36456$n3067
.sym 37189 $abc$36456$n3088
.sym 37190 clk12_$glb_clk
.sym 37191 $abc$36456$n232_$glb_sr
.sym 37200 csrbank0_leds_out0_w[2]
.sym 37205 $abc$36456$n231
.sym 37206 $abc$36456$n3978_1
.sym 37207 $abc$36456$n3962_1
.sym 37209 $abc$36456$n3088
.sym 37210 picorv32.cpuregs_wrdata[25]
.sym 37211 $abc$36456$n5987
.sym 37213 $abc$36456$n5989
.sym 37214 $abc$36456$n3070
.sym 37215 picorv32.irq_state[1]
.sym 37222 $abc$36456$n3049
.sym 37430 $abc$36456$n3231
.sym 37547 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 37548 $abc$36456$n3915
.sym 37554 interface2_bank_bus_dat_r[3]
.sym 37583 array_muxed0[7]
.sym 37587 basesoc_uart_phy_storage[15]
.sym 37588 basesoc_uart_phy_storage[3]
.sym 37604 basesoc_dat_w[3]
.sym 37605 basesoc_uart_phy_storage[15]
.sym 37607 basesoc_uart_phy_rx_busy
.sym 37634 basesoc_dat_w[3]
.sym 37638 $abc$36456$n2739
.sym 37654 basesoc_dat_w[3]
.sym 37699 $abc$36456$n2739
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 $abc$36456$n4012
.sym 37703 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 37704 $abc$36456$n4937_1
.sym 37705 interface5_bank_bus_dat_r[4]
.sym 37706 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 37708 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 37709 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 37714 basesoc_uart_phy_storage[3]
.sym 37715 sys_rst
.sym 37716 array_muxed2[0]
.sym 37717 array_muxed0[1]
.sym 37719 basesoc_uart_phy_storage[0]
.sym 37724 $abc$36456$n3314
.sym 37726 $abc$36456$n2895_1
.sym 37727 $abc$36456$n142
.sym 37728 adr[1]
.sym 37730 $abc$36456$n2904
.sym 37735 adr[1]
.sym 37736 $abc$36456$n3248
.sym 37737 csrbank0_leds_out0_w[4]
.sym 37764 sys_rst
.sym 37767 basesoc_dat_w[7]
.sym 37769 basesoc_dat_w[3]
.sym 37770 $abc$36456$n2741
.sym 37772 basesoc_dat_w[6]
.sym 37776 basesoc_dat_w[6]
.sym 37777 sys_rst
.sym 37782 basesoc_dat_w[7]
.sym 37791 basesoc_dat_w[3]
.sym 37822 $abc$36456$n2741
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 37826 interface1_bank_bus_dat_r[7]
.sym 37827 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 37828 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 37829 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 37830 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 37831 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 37832 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 37836 $abc$36456$n2915
.sym 37837 $abc$36456$n11
.sym 37840 $abc$36456$n3314
.sym 37841 array_muxed1[11]
.sym 37843 basesoc_uart_phy_storage[12]
.sym 37845 $abc$36456$n3317
.sym 37846 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 37850 array_muxed1[13]
.sym 37851 interface5_bank_bus_dat_r[4]
.sym 37852 adr[0]
.sym 37853 basesoc_dat_w[7]
.sym 37855 $abc$36456$n3228
.sym 37856 basesoc_uart_phy_storage[22]
.sym 37857 basesoc_uart_phy_storage[19]
.sym 37858 basesoc_uart_phy_storage[28]
.sym 37859 basesoc_timer0_reload_storage[26]
.sym 37860 array_muxed0[2]
.sym 37874 $abc$36456$n11
.sym 37876 adr[0]
.sym 37877 $abc$36456$n2743
.sym 37881 $abc$36456$n3228
.sym 37883 sys_rst
.sym 37886 $abc$36456$n5
.sym 37888 adr[1]
.sym 37891 $abc$36456$n136
.sym 37892 $abc$36456$n3383
.sym 37895 basesoc_we
.sym 37908 $abc$36456$n5
.sym 37920 $abc$36456$n136
.sym 37924 adr[0]
.sym 37925 adr[1]
.sym 37929 $abc$36456$n3383
.sym 37930 basesoc_we
.sym 37931 sys_rst
.sym 37932 $abc$36456$n3228
.sym 37936 $abc$36456$n11
.sym 37945 $abc$36456$n2743
.sym 37946 clk12_$glb_clk
.sym 37948 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 37949 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 37950 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 37951 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 37952 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 37953 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 37954 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 37955 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 37961 $abc$36456$n5089_1
.sym 37962 interface3_bank_bus_dat_r[2]
.sym 37963 $abc$36456$n2743
.sym 37964 $abc$36456$n136
.sym 37965 basesoc_dat_w[6]
.sym 37966 $abc$36456$n2739
.sym 37968 basesoc_dat_w[3]
.sym 37969 $abc$36456$n3230
.sym 37970 array_muxed0[14]
.sym 37971 basesoc_uart_phy_storage[11]
.sym 37972 array_muxed1[8]
.sym 37973 $abc$36456$n3224
.sym 37975 $abc$36456$n3222
.sym 37977 $abc$36456$n3231
.sym 37978 $abc$36456$n2739
.sym 37979 basesoc_uart_phy_storage[15]
.sym 37980 $abc$36456$n2912
.sym 37992 basesoc_uart_phy_storage[3]
.sym 37994 sys_rst
.sym 37995 basesoc_uart_phy_storage[27]
.sym 37996 csrbank2_bitbang0_w[3]
.sym 38000 $abc$36456$n3248
.sym 38001 basesoc_uart_phy_storage[11]
.sym 38003 $abc$36456$n142
.sym 38004 $abc$36456$n3383
.sym 38005 adr[1]
.sym 38006 adr[0]
.sym 38009 $abc$36456$n2870
.sym 38011 $abc$36456$n4934_1
.sym 38012 $abc$36456$n4933_1
.sym 38013 basesoc_we
.sym 38014 adr[0]
.sym 38017 basesoc_uart_phy_storage[19]
.sym 38022 $abc$36456$n2870
.sym 38023 csrbank2_bitbang0_w[3]
.sym 38024 $abc$36456$n3383
.sym 38030 $abc$36456$n142
.sym 38034 $abc$36456$n3248
.sym 38036 $abc$36456$n4934_1
.sym 38037 $abc$36456$n4933_1
.sym 38052 sys_rst
.sym 38053 $abc$36456$n2870
.sym 38054 basesoc_we
.sym 38055 $abc$36456$n3383
.sym 38058 adr[1]
.sym 38059 adr[0]
.sym 38060 basesoc_uart_phy_storage[27]
.sym 38061 basesoc_uart_phy_storage[11]
.sym 38064 basesoc_uart_phy_storage[19]
.sym 38065 adr[0]
.sym 38066 basesoc_uart_phy_storage[3]
.sym 38067 adr[1]
.sym 38069 clk12_$glb_clk
.sym 38070 sys_rst_$glb_sr
.sym 38071 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 38072 adr[0]
.sym 38073 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 38074 $abc$36456$n5250_1
.sym 38075 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 38076 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 38077 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 38078 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 38082 $abc$36456$n3447
.sym 38085 $abc$36456$n2966
.sym 38086 $abc$36456$n4042
.sym 38087 basesoc_uart_phy_storage[22]
.sym 38088 $abc$36456$n3248
.sym 38090 basesoc_uart_phy_storage[18]
.sym 38094 $abc$36456$n4040
.sym 38095 $abc$36456$n2870
.sym 38098 $abc$36456$n3324
.sym 38099 $abc$36456$n3224
.sym 38101 $abc$36456$n3222
.sym 38102 $abc$36456$n2869
.sym 38103 csrbank0_leds_out0_w[1]
.sym 38104 basesoc_uart_phy_rx_busy
.sym 38105 $abc$36456$n3445
.sym 38106 adr[0]
.sym 38118 adr[2]
.sym 38119 basesoc_adr[3]
.sym 38120 $abc$36456$n3225
.sym 38123 $abc$36456$n2743
.sym 38131 $abc$36456$n3228
.sym 38133 adr[1]
.sym 38134 basesoc_dat_w[7]
.sym 38137 adr[0]
.sym 38142 $abc$36456$n2870
.sym 38146 adr[1]
.sym 38147 adr[0]
.sym 38151 basesoc_adr[3]
.sym 38153 $abc$36456$n3228
.sym 38154 adr[2]
.sym 38157 basesoc_dat_w[7]
.sym 38163 adr[1]
.sym 38164 adr[0]
.sym 38182 $abc$36456$n3225
.sym 38183 adr[2]
.sym 38184 basesoc_adr[3]
.sym 38187 basesoc_adr[3]
.sym 38188 adr[2]
.sym 38189 $abc$36456$n2870
.sym 38191 $abc$36456$n2743
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38194 $abc$36456$n4945
.sym 38196 interface5_bank_bus_dat_r[7]
.sym 38197 basesoc_dat_w[5]
.sym 38198 $abc$36456$n4946_1
.sym 38199 basesoc_bus_wishbone_dat_r[4]
.sym 38200 $abc$36456$n2870
.sym 38201 interface0_bank_bus_dat_r[4]
.sym 38210 $abc$36456$n3227
.sym 38211 $abc$36456$n2743
.sym 38212 $abc$36456$n5
.sym 38214 $abc$36456$n3228
.sym 38215 adr[0]
.sym 38217 basesoc_uart_phy_storage[25]
.sym 38218 $abc$36456$n2895_1
.sym 38219 adr[1]
.sym 38220 $abc$36456$n3248
.sym 38221 csrbank0_leds_out0_w[4]
.sym 38222 $abc$36456$n2904
.sym 38223 $abc$36456$n2891_1
.sym 38224 adr[1]
.sym 38225 interface5_bank_bus_dat_r[3]
.sym 38227 $abc$36456$n3224
.sym 38228 $abc$36456$n2869
.sym 38229 $abc$36456$n2916
.sym 38235 $abc$36456$n3225
.sym 38238 $abc$36456$n3248
.sym 38241 adr[2]
.sym 38243 basesoc_we
.sym 38244 $abc$36456$n2869
.sym 38250 adr[1]
.sym 38258 basesoc_adr[3]
.sym 38264 sys_rst
.sym 38265 $abc$36456$n2870
.sym 38275 adr[2]
.sym 38276 $abc$36456$n2870
.sym 38286 basesoc_we
.sym 38287 $abc$36456$n3225
.sym 38288 $abc$36456$n3248
.sym 38289 sys_rst
.sym 38294 adr[1]
.sym 38299 $abc$36456$n2869
.sym 38300 basesoc_adr[3]
.sym 38312 basesoc_adr[3]
.sym 38313 $abc$36456$n2869
.sym 38315 clk12_$glb_clk
.sym 38317 basesoc_bus_wishbone_dat_r[0]
.sym 38318 interface0_bank_bus_dat_r[3]
.sym 38319 basesoc_bus_wishbone_dat_r[3]
.sym 38320 basesoc_bus_wishbone_dat_r[5]
.sym 38321 $abc$36456$n5235_1
.sym 38322 $abc$36456$n5249_1
.sym 38323 $abc$36456$n5246_1
.sym 38324 $abc$36456$n5236
.sym 38330 $abc$36456$n2870
.sym 38332 basesoc_dat_w[5]
.sym 38335 array_muxed0[3]
.sym 38336 basesoc_uart_phy_storage[7]
.sym 38337 adr[2]
.sym 38339 basesoc_we
.sym 38342 slave_sel_r[0]
.sym 38343 $abc$36456$n3012
.sym 38344 array_muxed0[2]
.sym 38348 $abc$36456$n2868
.sym 38349 array_muxed1[13]
.sym 38358 interface3_bank_bus_dat_r[3]
.sym 38359 $abc$36456$n5101_1
.sym 38360 eventmanager_status_w[2]
.sym 38362 csrbank0_buttons_ev_enable0_w[1]
.sym 38363 $abc$36456$n3346
.sym 38364 $abc$36456$n3228
.sym 38366 $abc$36456$n3225
.sym 38367 $abc$36456$n5095_1
.sym 38368 eventmanager_status_w[1]
.sym 38369 csrbank0_buttons_ev_enable0_w[2]
.sym 38370 interface4_bank_bus_dat_r[3]
.sym 38371 $abc$36456$n5102
.sym 38372 $abc$36456$n5099_1
.sym 38374 $abc$36456$n3231
.sym 38375 csrbank0_leds_out0_w[1]
.sym 38376 adr[0]
.sym 38377 interface2_bank_bus_dat_r[3]
.sym 38379 eventmanager_pending_w[1]
.sym 38384 adr[1]
.sym 38385 interface5_bank_bus_dat_r[3]
.sym 38387 $abc$36456$n5098
.sym 38388 eventmanager_status_w[0]
.sym 38391 interface5_bank_bus_dat_r[3]
.sym 38392 interface2_bank_bus_dat_r[3]
.sym 38393 interface3_bank_bus_dat_r[3]
.sym 38394 interface4_bank_bus_dat_r[3]
.sym 38398 $abc$36456$n5102
.sym 38399 $abc$36456$n3225
.sym 38400 csrbank0_buttons_ev_enable0_w[2]
.sym 38403 $abc$36456$n3231
.sym 38404 $abc$36456$n3346
.sym 38405 $abc$36456$n5095_1
.sym 38406 eventmanager_status_w[0]
.sym 38409 eventmanager_status_w[1]
.sym 38410 $abc$36456$n5098
.sym 38411 $abc$36456$n3346
.sym 38412 $abc$36456$n3231
.sym 38415 eventmanager_status_w[2]
.sym 38416 $abc$36456$n5101_1
.sym 38417 $abc$36456$n3231
.sym 38418 $abc$36456$n3346
.sym 38421 $abc$36456$n5099_1
.sym 38423 eventmanager_pending_w[1]
.sym 38424 $abc$36456$n3228
.sym 38427 csrbank0_buttons_ev_enable0_w[1]
.sym 38428 adr[1]
.sym 38429 adr[0]
.sym 38430 csrbank0_leds_out0_w[1]
.sym 38438 clk12_$glb_clk
.sym 38439 sys_rst_$glb_sr
.sym 38440 $abc$36456$n2896
.sym 38441 basesoc_bus_wishbone_dat_r[7]
.sym 38442 eventsourceprocess1_old_trigger
.sym 38443 $abc$36456$n2894
.sym 38444 $abc$36456$n2909_1
.sym 38445 $abc$36456$n2905_1
.sym 38446 $abc$36456$n2917_1
.sym 38447 $abc$36456$n3989_1
.sym 38452 interface3_bank_bus_dat_r[3]
.sym 38453 $abc$36456$n4655
.sym 38455 csrbank0_leds_out0_w[3]
.sym 38456 eventmanager_status_w[1]
.sym 38457 array_muxed0[10]
.sym 38460 interface0_bank_bus_dat_r[1]
.sym 38462 interface0_bank_bus_dat_r[2]
.sym 38463 $abc$36456$n5237_1
.sym 38464 array_muxed1[8]
.sym 38465 picorv32.mem_wordsize[2]
.sym 38466 picorv32.mem_wordsize[2]
.sym 38467 basesoc_picorv323[3]
.sym 38468 $abc$36456$n2915
.sym 38471 basesoc_uart_phy_storage[31]
.sym 38472 $abc$36456$n2912
.sym 38473 basesoc_picorv323[5]
.sym 38474 basesoc_picorv328[13]
.sym 38481 csrbank0_leds_out0_w[2]
.sym 38484 $abc$36456$n3228
.sym 38485 $abc$36456$n2908_1
.sym 38486 adr[2]
.sym 38489 $abc$36456$n5096
.sym 38491 adr[1]
.sym 38492 eventmanager_pending_w[0]
.sym 38493 adr[0]
.sym 38494 $abc$36456$n2904
.sym 38499 $abc$36456$n2916
.sym 38501 csrbank0_leds_out0_w[0]
.sym 38502 eventmanager_pending_w[2]
.sym 38508 adr[0]
.sym 38509 $abc$36456$n2909_1
.sym 38510 $abc$36456$n2905_1
.sym 38511 $abc$36456$n2917_1
.sym 38512 csrbank0_buttons_ev_enable0_w[0]
.sym 38514 csrbank0_buttons_ev_enable0_w[0]
.sym 38515 adr[0]
.sym 38516 csrbank0_leds_out0_w[0]
.sym 38517 adr[1]
.sym 38520 $abc$36456$n5096
.sym 38522 $abc$36456$n3228
.sym 38523 eventmanager_pending_w[0]
.sym 38527 adr[2]
.sym 38533 $abc$36456$n2904
.sym 38535 $abc$36456$n2905_1
.sym 38538 $abc$36456$n2908_1
.sym 38541 $abc$36456$n2909_1
.sym 38544 eventmanager_pending_w[2]
.sym 38545 csrbank0_leds_out0_w[2]
.sym 38546 adr[1]
.sym 38547 adr[0]
.sym 38550 $abc$36456$n2916
.sym 38553 $abc$36456$n2917_1
.sym 38561 clk12_$glb_clk
.sym 38563 $abc$36456$n2900
.sym 38564 $abc$36456$n232
.sym 38565 spiflash_bus_dat_r[3]
.sym 38566 spiflash_bus_dat_r[4]
.sym 38567 $abc$36456$n2913
.sym 38568 $abc$36456$n2898
.sym 38569 spiflash_bus_dat_r[1]
.sym 38570 spiflash_bus_dat_r[2]
.sym 38575 $abc$36456$n3346
.sym 38576 basesoc_uart_tx_fifo_do_read
.sym 38577 $abc$36456$n2901
.sym 38578 eventmanager_pending_w[0]
.sym 38580 eventmanager_status_w[1]
.sym 38582 basesoc_ctrl_reset_reset_r
.sym 38583 basesoc_dat_w[7]
.sym 38584 basesoc_dat_w[2]
.sym 38585 slave_sel_r[1]
.sym 38586 array_muxed0[13]
.sym 38587 csrbank0_leds_out0_w[0]
.sym 38588 basesoc_picorv328[10]
.sym 38589 $abc$36456$n3393_1
.sym 38590 picorv32.mem_wordsize[0]
.sym 38591 $abc$36456$n4015_1
.sym 38592 $abc$36456$n2907
.sym 38593 picorv32.mem_wordsize[0]
.sym 38594 adr[0]
.sym 38595 csrbank0_leds_out0_w[1]
.sym 38596 $abc$36456$n3448
.sym 38597 $abc$36456$n3445
.sym 38598 $abc$36456$n232
.sym 38606 eventsourceprocess1_old_trigger
.sym 38614 eventmanager_status_w[1]
.sym 38615 $abc$36456$n3012
.sym 38619 picorv32.mem_wordsize[0]
.sym 38624 $abc$36456$n2913
.sym 38625 picorv32.mem_wordsize[2]
.sym 38627 basesoc_picorv323[3]
.sym 38631 basesoc_picorv323[6]
.sym 38632 $abc$36456$n2912
.sym 38633 basesoc_picorv323[5]
.sym 38634 basesoc_picorv328[13]
.sym 38644 basesoc_picorv323[6]
.sym 38649 eventsourceprocess1_old_trigger
.sym 38650 eventmanager_status_w[1]
.sym 38661 basesoc_picorv323[5]
.sym 38662 basesoc_picorv328[13]
.sym 38663 picorv32.mem_wordsize[0]
.sym 38664 picorv32.mem_wordsize[2]
.sym 38668 $abc$36456$n2913
.sym 38669 $abc$36456$n2912
.sym 38679 basesoc_picorv323[3]
.sym 38683 $abc$36456$n3012
.sym 38684 clk12_$glb_clk
.sym 38686 spiflash_bus_dat_r[0]
.sym 38687 spiflash_bus_dat_r[15]
.sym 38688 spiflash_bus_dat_r[14]
.sym 38689 spiflash_bus_dat_r[11]
.sym 38690 spiflash_bus_dat_r[13]
.sym 38691 spiflash_bus_dat_r[10]
.sym 38692 spiflash_bus_dat_r[9]
.sym 38693 spiflash_bus_dat_r[12]
.sym 38696 $abc$36456$n3444
.sym 38698 basesoc_picorv323[5]
.sym 38699 spiflash_bus_dat_r[1]
.sym 38702 sys_rst
.sym 38704 $abc$36456$n2899_1
.sym 38706 sys_rst
.sym 38707 $abc$36456$n2974
.sym 38709 $abc$36456$n3383
.sym 38710 $abc$36456$n4017_1
.sym 38711 array_muxed0[17]
.sym 38713 array_muxed0[16]
.sym 38714 $abc$36456$n3447
.sym 38715 basesoc_picorv328[14]
.sym 38716 $abc$36456$n3026
.sym 38717 basesoc_picorv323[6]
.sym 38719 array_muxed0[8]
.sym 38720 $abc$36456$n4035_1
.sym 38721 $abc$36456$n2833
.sym 38727 basesoc_picorv323[0]
.sym 38729 slave_sel_r[1]
.sym 38730 basesoc_picorv323[4]
.sym 38731 basesoc_picorv328[9]
.sym 38732 $abc$36456$n2833
.sym 38733 basesoc_picorv328[12]
.sym 38736 basesoc_picorv323[2]
.sym 38737 slave_sel_r[1]
.sym 38738 picorv32.mem_wordsize[2]
.sym 38739 basesoc_picorv323[1]
.sym 38745 spiflash_bus_dat_r[14]
.sym 38746 basesoc_picorv328[8]
.sym 38747 spiflash_bus_dat_r[13]
.sym 38748 basesoc_picorv328[10]
.sym 38750 picorv32.mem_wordsize[0]
.sym 38753 picorv32.mem_wordsize[0]
.sym 38754 $abc$36456$n3012
.sym 38756 $abc$36456$n3448
.sym 38757 $abc$36456$n3445
.sym 38760 basesoc_picorv323[0]
.sym 38761 basesoc_picorv328[8]
.sym 38762 picorv32.mem_wordsize[2]
.sym 38763 picorv32.mem_wordsize[0]
.sym 38766 picorv32.mem_wordsize[0]
.sym 38767 basesoc_picorv328[9]
.sym 38768 basesoc_picorv323[1]
.sym 38769 picorv32.mem_wordsize[2]
.sym 38778 $abc$36456$n2833
.sym 38779 spiflash_bus_dat_r[13]
.sym 38780 $abc$36456$n3445
.sym 38781 slave_sel_r[1]
.sym 38786 basesoc_picorv323[2]
.sym 38790 picorv32.mem_wordsize[0]
.sym 38791 basesoc_picorv323[2]
.sym 38792 basesoc_picorv328[10]
.sym 38793 picorv32.mem_wordsize[2]
.sym 38796 $abc$36456$n3448
.sym 38797 slave_sel_r[1]
.sym 38798 spiflash_bus_dat_r[14]
.sym 38799 $abc$36456$n2833
.sym 38802 picorv32.mem_wordsize[0]
.sym 38803 picorv32.mem_wordsize[2]
.sym 38804 basesoc_picorv323[4]
.sym 38805 basesoc_picorv328[12]
.sym 38806 $abc$36456$n3012
.sym 38807 clk12_$glb_clk
.sym 38809 array_muxed0[7]
.sym 38810 array_muxed0[11]
.sym 38811 array_muxed0[6]
.sym 38812 array_muxed0[9]
.sym 38814 array_muxed0[2]
.sym 38815 $abc$36456$n3441
.sym 38816 array_muxed0[4]
.sym 38819 csrbank0_leds_out0_w[3]
.sym 38821 basesoc_picorv323[0]
.sym 38822 user_btn2
.sym 38824 $abc$36456$n2985
.sym 38825 $abc$36456$n2833
.sym 38826 $abc$36456$n2969
.sym 38827 basesoc_picorv328[9]
.sym 38828 $abc$36456$n2815
.sym 38829 $abc$36456$n3444
.sym 38830 array_muxed0[10]
.sym 38831 $abc$36456$n3386
.sym 38832 spiflash_bus_dat_r[8]
.sym 38833 $abc$36456$n4011_1
.sym 38834 basesoc_dat_w[1]
.sym 38835 $abc$36456$n2959
.sym 38836 array_muxed0[2]
.sym 38837 $abc$36456$n2920
.sym 38838 $abc$36456$n2898
.sym 38839 basesoc_picorv327[4]
.sym 38840 $abc$36456$n2974
.sym 38841 $abc$36456$n4021_1
.sym 38843 $abc$36456$n4003_1
.sym 38844 basesoc_picorv327[9]
.sym 38850 basesoc_dat_w[1]
.sym 38852 $abc$36456$n2919
.sym 38853 basesoc_dat_w[3]
.sym 38854 $abc$36456$n3273
.sym 38856 basesoc_uart_phy_sink_ready
.sym 38858 basesoc_ctrl_reset_reset_r
.sym 38860 basesoc_uart_tx_fifo_level0[4]
.sym 38871 basesoc_uart_phy_sink_valid
.sym 38886 basesoc_ctrl_reset_reset_r
.sym 38903 basesoc_dat_w[3]
.sym 38909 basesoc_dat_w[1]
.sym 38919 basesoc_uart_phy_sink_ready
.sym 38920 basesoc_uart_phy_sink_valid
.sym 38921 $abc$36456$n3273
.sym 38922 basesoc_uart_tx_fifo_level0[4]
.sym 38929 $abc$36456$n2919
.sym 38930 clk12_$glb_clk
.sym 38931 sys_rst_$glb_sr
.sym 38932 array_muxed0[17]
.sym 38933 array_muxed0[16]
.sym 38934 $abc$36456$n4739
.sym 38935 $abc$36456$n4749_1
.sym 38936 array_muxed0[8]
.sym 38937 $abc$36456$n4731_1
.sym 38938 array_muxed0[0]
.sym 38939 array_muxed0[18]
.sym 38942 $abc$36456$n4812
.sym 38944 basesoc_ctrl_reset_reset_r
.sym 38945 basesoc_picorv327[6]
.sym 38946 $abc$36456$n2919
.sym 38947 array_muxed0[9]
.sym 38948 basesoc_picorv323[7]
.sym 38949 $abc$36456$n2928
.sym 38950 $abc$36456$n2937
.sym 38951 array_muxed0[7]
.sym 38952 array_muxed1[15]
.sym 38953 array_muxed0[11]
.sym 38954 $abc$36456$n2920
.sym 38955 $PACKER_VCC_NET
.sym 38957 picorv32.mem_wordsize[2]
.sym 38958 slave_sel_r[1]
.sym 38959 picorv32.mem_wordsize[2]
.sym 38960 basesoc_picorv327[20]
.sym 38961 csrbank0_leds_out0_w[1]
.sym 38962 $abc$36456$n2924
.sym 38963 basesoc_picorv327[8]
.sym 38964 $abc$36456$n3708_1
.sym 38965 basesoc_picorv323[1]
.sym 38966 basesoc_picorv323[0]
.sym 38967 $abc$36456$n2994
.sym 38973 basesoc_picorv323[0]
.sym 38978 basesoc_picorv327[0]
.sym 38980 $abc$36456$n2911_1
.sym 38981 picorv32.mem_wordsize[2]
.sym 38983 picorv32.mem_wordsize[2]
.sym 38984 $abc$36456$n3012
.sym 38985 basesoc_picorv328[14]
.sym 38991 $abc$36456$n2833
.sym 38993 $abc$36456$n3702_1
.sym 38995 basesoc_picorv327[1]
.sym 39002 picorv32.mem_wordsize[0]
.sym 39004 basesoc_picorv323[6]
.sym 39006 basesoc_picorv327[1]
.sym 39007 picorv32.mem_wordsize[2]
.sym 39008 picorv32.mem_wordsize[0]
.sym 39009 basesoc_picorv327[0]
.sym 39013 basesoc_picorv323[0]
.sym 39018 picorv32.mem_wordsize[0]
.sym 39019 picorv32.mem_wordsize[2]
.sym 39020 basesoc_picorv323[6]
.sym 39021 basesoc_picorv328[14]
.sym 39030 basesoc_picorv327[1]
.sym 39031 basesoc_picorv327[0]
.sym 39032 picorv32.mem_wordsize[0]
.sym 39033 picorv32.mem_wordsize[2]
.sym 39042 $abc$36456$n2833
.sym 39043 $abc$36456$n2911_1
.sym 39044 $abc$36456$n3702_1
.sym 39052 $abc$36456$n3012
.sym 39053 clk12_$glb_clk
.sym 39055 $abc$36456$n4409_1
.sym 39056 $abc$36456$n4408
.sym 39057 $abc$36456$n4479_1
.sym 39058 $abc$36456$n4407_1
.sym 39059 $abc$36456$n4481
.sym 39060 $abc$36456$n4410_1
.sym 39061 $abc$36456$n4411
.sym 39062 $abc$36456$n4483_1
.sym 39063 $abc$36456$n3702_1
.sym 39066 $abc$36456$n4328_1
.sym 39068 array_muxed0[0]
.sym 39070 $abc$36456$n2945_1
.sym 39071 basesoc_picorv327[0]
.sym 39073 basesoc_picorv327[14]
.sym 39074 basesoc_picorv327[7]
.sym 39076 $abc$36456$n3026
.sym 39078 basesoc_picorv327[3]
.sym 39079 $abc$36456$n4739
.sym 39082 $abc$36456$n4015_1
.sym 39084 basesoc_picorv328[10]
.sym 39085 $abc$36456$n4731_1
.sym 39086 picorv32.mem_wordsize[0]
.sym 39088 picorv32.mem_wordsize[0]
.sym 39089 picorv32.mem_wordsize[0]
.sym 39090 basesoc_picorv327[11]
.sym 39096 $abc$36456$n3994_1
.sym 39097 $abc$36456$n2945_1
.sym 39099 picorv32.mem_wordsize[0]
.sym 39100 $abc$36456$n3702_1
.sym 39101 $abc$36456$n2833
.sym 39102 $abc$36456$n4711
.sym 39103 $abc$36456$n4709
.sym 39104 $abc$36456$n3708_1
.sym 39105 $abc$36456$n3997_1
.sym 39106 $abc$36456$n2903_1
.sym 39107 $abc$36456$n2959
.sym 39109 $abc$36456$n2920
.sym 39112 picorv32.mem_wordsize[0]
.sym 39114 basesoc_picorv327[0]
.sym 39118 $abc$36456$n4702
.sym 39119 picorv32.mem_wordsize[2]
.sym 39120 $abc$36456$n4703
.sym 39121 $abc$36456$n4710_1
.sym 39122 basesoc_picorv327[0]
.sym 39123 $abc$36456$n2915
.sym 39125 $abc$36456$n2907
.sym 39126 basesoc_picorv327[1]
.sym 39129 $abc$36456$n3702_1
.sym 39130 $abc$36456$n2833
.sym 39131 $abc$36456$n2907
.sym 39135 $abc$36456$n2945_1
.sym 39137 basesoc_picorv327[1]
.sym 39138 $abc$36456$n3997_1
.sym 39142 $abc$36456$n2833
.sym 39143 $abc$36456$n3702_1
.sym 39144 $abc$36456$n2903_1
.sym 39147 picorv32.mem_wordsize[2]
.sym 39148 $abc$36456$n4702
.sym 39149 $abc$36456$n4703
.sym 39150 picorv32.mem_wordsize[0]
.sym 39153 $abc$36456$n2959
.sym 39154 $abc$36456$n4709
.sym 39155 $abc$36456$n4711
.sym 39156 $abc$36456$n3708_1
.sym 39159 $abc$36456$n2833
.sym 39160 $abc$36456$n2915
.sym 39162 $abc$36456$n3702_1
.sym 39165 $abc$36456$n3994_1
.sym 39166 basesoc_picorv327[0]
.sym 39167 $abc$36456$n2920
.sym 39168 basesoc_picorv327[1]
.sym 39171 picorv32.mem_wordsize[2]
.sym 39172 $abc$36456$n4710_1
.sym 39173 picorv32.mem_wordsize[0]
.sym 39174 basesoc_picorv327[0]
.sym 39178 $abc$36456$n4426_1
.sym 39179 $abc$36456$n4484
.sym 39180 $abc$36456$n4413_1
.sym 39181 $abc$36456$n4478
.sym 39182 $abc$36456$n4540
.sym 39183 $abc$36456$n4482_1
.sym 39184 $abc$36456$n4539_1
.sym 39185 $abc$36456$n4538_1
.sym 39186 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39189 $abc$36456$n4908
.sym 39191 basesoc_picorv328[8]
.sym 39193 $abc$36456$n4401_1
.sym 39197 basesoc_uart_phy_sink_valid
.sym 39200 $abc$36456$n2903_1
.sym 39201 $abc$36456$n2945_1
.sym 39202 $abc$36456$n3447
.sym 39203 $abc$36456$n2924
.sym 39204 $abc$36456$n4401_1
.sym 39205 $abc$36456$n2994
.sym 39207 basesoc_picorv328[14]
.sym 39208 basesoc_picorv327[0]
.sym 39209 $abc$36456$n3852
.sym 39211 $abc$36456$n4035_1
.sym 39212 $abc$36456$n4812
.sym 39213 $abc$36456$n4017_1
.sym 39220 $abc$36456$n4710_1
.sym 39221 $abc$36456$n3705_1
.sym 39222 basesoc_picorv327[1]
.sym 39223 $abc$36456$n3997_1
.sym 39224 $abc$36456$n4721
.sym 39226 $abc$36456$n2920
.sym 39227 $abc$36456$n3711_1
.sym 39228 $abc$36456$n4719_1
.sym 39229 picorv32.mem_wordsize[2]
.sym 39230 $abc$36456$n2973
.sym 39231 $abc$36456$n2949_1
.sym 39232 $abc$36456$n4485_1
.sym 39234 $abc$36456$n2924
.sym 39236 $abc$36456$n3708_1
.sym 39238 $abc$36456$n4478
.sym 39246 picorv32.mem_wordsize[0]
.sym 39248 picorv32.mem_wordsize[0]
.sym 39258 $abc$36456$n2949_1
.sym 39259 $abc$36456$n2924
.sym 39260 $abc$36456$n3711_1
.sym 39261 $abc$36456$n3705_1
.sym 39265 basesoc_picorv327[1]
.sym 39266 picorv32.mem_wordsize[0]
.sym 39267 picorv32.mem_wordsize[2]
.sym 39276 $abc$36456$n4485_1
.sym 39279 $abc$36456$n4478
.sym 39282 $abc$36456$n4721
.sym 39283 $abc$36456$n4719_1
.sym 39284 $abc$36456$n3708_1
.sym 39285 $abc$36456$n2973
.sym 39288 picorv32.mem_wordsize[0]
.sym 39289 $abc$36456$n4710_1
.sym 39290 $abc$36456$n3997_1
.sym 39291 picorv32.mem_wordsize[2]
.sym 39294 $abc$36456$n3711_1
.sym 39296 $abc$36456$n2920
.sym 39299 clk12_$glb_clk
.sym 39301 $abc$36456$n4729
.sym 39302 $abc$36456$n4746_1
.sym 39303 $abc$36456$n4736
.sym 39304 $abc$36456$n4730
.sym 39305 $abc$36456$n4747
.sym 39306 $abc$36456$n4574
.sym 39307 picorv32.alu_out_q[10]
.sym 39308 $abc$36456$n4728_1
.sym 39309 $abc$36456$n4564
.sym 39311 $abc$36456$n3830_1
.sym 39312 $abc$36456$n4862
.sym 39318 basesoc_picorv323[0]
.sym 39319 $abc$36456$n3705_1
.sym 39320 $abc$36456$n4701_1
.sym 39321 basesoc_picorv327[14]
.sym 39322 $abc$36456$n4425_1
.sym 39323 basesoc_picorv327[15]
.sym 39324 array_muxed0[10]
.sym 39325 $abc$36456$n4011_1
.sym 39326 picorv32.reg_next_pc[6]
.sym 39327 $abc$36456$n4003_1
.sym 39329 picorv32.reg_next_pc[4]
.sym 39330 picorv32.alu_out_q[10]
.sym 39331 $abc$36456$n4765_1
.sym 39332 $abc$36456$n4021_1
.sym 39333 $abc$36456$n4750
.sym 39334 $abc$36456$n4780_1
.sym 39335 picorv32.latched_stalu
.sym 39336 $abc$36456$n2973
.sym 39342 $abc$36456$n3994_1
.sym 39344 $abc$36456$n3705_1
.sym 39345 $abc$36456$n4738
.sym 39346 $abc$36456$n5500
.sym 39347 $abc$36456$n3708_1
.sym 39349 $abc$36456$n4774_1
.sym 39351 $abc$36456$n2928
.sym 39352 $abc$36456$n4693
.sym 39354 $abc$36456$n4695_1
.sym 39355 $abc$36456$n3708_1
.sym 39356 basesoc_picorv327[1]
.sym 39357 basesoc_picorv327[0]
.sym 39360 picorv32.mem_wordsize[2]
.sym 39362 $abc$36456$n2969
.sym 39363 $abc$36456$n2924
.sym 39365 $abc$36456$n2994
.sym 39366 picorv32.mem_wordsize[0]
.sym 39369 $abc$36456$n3852
.sym 39370 $abc$36456$n4766
.sym 39371 $abc$36456$n3444
.sym 39375 basesoc_picorv327[0]
.sym 39376 $abc$36456$n2924
.sym 39377 picorv32.mem_wordsize[2]
.sym 39378 basesoc_picorv327[1]
.sym 39381 $abc$36456$n4738
.sym 39382 picorv32.mem_wordsize[2]
.sym 39383 picorv32.mem_wordsize[0]
.sym 39384 $abc$36456$n3444
.sym 39387 $abc$36456$n5500
.sym 39388 $abc$36456$n2994
.sym 39389 $abc$36456$n3852
.sym 39390 $abc$36456$n3708_1
.sym 39393 basesoc_picorv327[1]
.sym 39394 $abc$36456$n2928
.sym 39396 $abc$36456$n3444
.sym 39399 basesoc_picorv327[0]
.sym 39400 picorv32.mem_wordsize[0]
.sym 39401 picorv32.mem_wordsize[2]
.sym 39402 $abc$36456$n4738
.sym 39405 $abc$36456$n4693
.sym 39406 $abc$36456$n2969
.sym 39407 $abc$36456$n4695_1
.sym 39408 $abc$36456$n3708_1
.sym 39411 $abc$36456$n3705_1
.sym 39412 $abc$36456$n4766
.sym 39413 $abc$36456$n3994_1
.sym 39414 $abc$36456$n4774_1
.sym 39417 $abc$36456$n4766
.sym 39418 $abc$36456$n5500
.sym 39419 $abc$36456$n2994
.sym 39420 $abc$36456$n3708_1
.sym 39424 picorv32.reg_out[4]
.sym 39425 $abc$36456$n3894_1
.sym 39426 $abc$36456$n4007_1
.sym 39427 picorv32.reg_out[6]
.sym 39428 picorv32.reg_out[9]
.sym 39429 $abc$36456$n4017_1
.sym 39430 $abc$36456$n4011_1
.sym 39431 $abc$36456$n4003_1
.sym 39437 $abc$36456$n4575
.sym 39438 $abc$36456$n3856
.sym 39439 basesoc_picorv323[3]
.sym 39440 $PACKER_VCC_NET
.sym 39443 basesoc_picorv323[3]
.sym 39444 basesoc_picorv327[1]
.sym 39445 picorv32.mem_rdata_q[22]
.sym 39446 $abc$36456$n4401_1
.sym 39448 $abc$36456$n2994
.sym 39449 $abc$36456$n4755
.sym 39450 basesoc_picorv323[0]
.sym 39452 $abc$36456$n4712
.sym 39453 picorv32.mem_wordsize[2]
.sym 39455 basesoc_picorv327[8]
.sym 39457 basesoc_picorv323[1]
.sym 39458 $abc$36456$n4797
.sym 39465 picorv32.alu_out_q[2]
.sym 39467 $abc$36456$n4748
.sym 39469 $abc$36456$n3852
.sym 39470 $abc$36456$n4712
.sym 39471 $abc$36456$n4766
.sym 39472 $abc$36456$n4765_1
.sym 39473 $abc$36456$n3852
.sym 39474 $abc$36456$n4798_1
.sym 39475 $abc$36456$n4718
.sym 39477 picorv32.latched_stalu
.sym 39478 $abc$36456$n4708
.sym 39479 $abc$36456$n4766
.sym 39480 $abc$36456$n4805
.sym 39481 $abc$36456$n3447
.sym 39483 $abc$36456$n5494
.sym 39484 $abc$36456$n4812
.sym 39485 picorv32.reg_out[2]
.sym 39489 picorv32.mem_wordsize[0]
.sym 39490 $abc$36456$n4724
.sym 39491 picorv32.mem_wordsize[2]
.sym 39494 $abc$36456$n4780_1
.sym 39498 $abc$36456$n4805
.sym 39499 $abc$36456$n4766
.sym 39500 $abc$36456$n3852
.sym 39501 $abc$36456$n4765_1
.sym 39504 $abc$36456$n3852
.sym 39505 $abc$36456$n4798_1
.sym 39506 $abc$36456$n4765_1
.sym 39507 $abc$36456$n4766
.sym 39512 $abc$36456$n4766
.sym 39513 $abc$36456$n4812
.sym 39516 $abc$36456$n3852
.sym 39517 $abc$36456$n4766
.sym 39518 $abc$36456$n4765_1
.sym 39519 $abc$36456$n4780_1
.sym 39522 $abc$36456$n4708
.sym 39524 $abc$36456$n3852
.sym 39525 $abc$36456$n4712
.sym 39528 picorv32.latched_stalu
.sym 39529 picorv32.alu_out_q[2]
.sym 39531 picorv32.reg_out[2]
.sym 39534 $abc$36456$n4724
.sym 39535 $abc$36456$n4718
.sym 39536 $abc$36456$n5494
.sym 39537 $abc$36456$n3852
.sym 39540 picorv32.mem_wordsize[2]
.sym 39541 $abc$36456$n4748
.sym 39542 picorv32.mem_wordsize[0]
.sym 39543 $abc$36456$n3447
.sym 39545 clk12_$glb_clk
.sym 39547 $abc$36456$n4039_1
.sym 39548 $abc$36456$n4819_1
.sym 39549 $abc$36456$n3898
.sym 39550 $abc$36456$n4788
.sym 39551 $abc$36456$n4019_1
.sym 39552 picorv32.reg_out[10]
.sym 39553 $abc$36456$n3938_1
.sym 39554 $abc$36456$n4792_1
.sym 39561 $abc$36456$n4748
.sym 39563 basesoc_picorv327[0]
.sym 39565 picorv32.alu_out_q[0]
.sym 39567 basesoc_picorv327[0]
.sym 39569 picorv32.alu_out_q[31]
.sym 39571 $abc$36456$n2941
.sym 39572 $abc$36456$n2959
.sym 39573 $abc$36456$n4818
.sym 39574 $abc$36456$n4732
.sym 39575 picorv32.mem_wordsize[0]
.sym 39576 $abc$36456$n4724
.sym 39577 basesoc_picorv327[11]
.sym 39578 $abc$36456$n3859_1
.sym 39579 $abc$36456$n5502_1
.sym 39580 $abc$36456$n4781
.sym 39581 $abc$36456$n4015_1
.sym 39582 $abc$36456$n4819_1
.sym 39588 $abc$36456$n2985
.sym 39589 $abc$36456$n3852
.sym 39591 $abc$36456$n4761
.sym 39592 $abc$36456$n4716_1
.sym 39593 picorv32.mem_wordsize[0]
.sym 39594 $abc$36456$n5507_1
.sym 39597 $abc$36456$n4861
.sym 39598 $abc$36456$n4811
.sym 39599 picorv32.latched_is_lu
.sym 39601 $abc$36456$n4818
.sym 39603 $abc$36456$n4765_1
.sym 39607 $abc$36456$n4862
.sym 39608 $abc$36456$n2994
.sym 39609 $abc$36456$n4755
.sym 39614 picorv32.latched_is_lh
.sym 39615 $abc$36456$n4860
.sym 39617 $abc$36456$n4812
.sym 39619 picorv32.cpuregs_rs1[7]
.sym 39621 $abc$36456$n4716_1
.sym 39622 $abc$36456$n4761
.sym 39623 picorv32.cpuregs_rs1[7]
.sym 39624 $abc$36456$n4755
.sym 39627 picorv32.mem_wordsize[0]
.sym 39628 picorv32.latched_is_lu
.sym 39630 $abc$36456$n2994
.sym 39633 picorv32.latched_is_lu
.sym 39635 $abc$36456$n2985
.sym 39636 picorv32.mem_wordsize[0]
.sym 39640 $abc$36456$n4818
.sym 39642 $abc$36456$n4765_1
.sym 39645 $abc$36456$n4765_1
.sym 39646 $abc$36456$n3852
.sym 39647 $abc$36456$n5507_1
.sym 39648 $abc$36456$n4811
.sym 39653 picorv32.latched_is_lh
.sym 39654 $abc$36456$n4812
.sym 39658 picorv32.latched_is_lh
.sym 39659 picorv32.latched_is_lu
.sym 39663 $abc$36456$n3852
.sym 39664 $abc$36456$n4860
.sym 39665 $abc$36456$n4862
.sym 39666 $abc$36456$n4861
.sym 39668 clk12_$glb_clk
.sym 39670 picorv32.reg_out[20]
.sym 39671 $abc$36456$n4801_1
.sym 39672 $abc$36456$n4842
.sym 39673 $abc$36456$n4015_1
.sym 39674 $abc$36456$n4843_1
.sym 39675 $abc$36456$n3890
.sym 39676 $abc$36456$n4025_1
.sym 39677 picorv32.reg_out[5]
.sym 39678 $abc$36456$n4654
.sym 39681 $abc$36456$n4878
.sym 39682 $abc$36456$n4298_1
.sym 39683 picorv32.reg_out[12]
.sym 39684 basesoc_picorv327[1]
.sym 39686 $abc$36456$n3858
.sym 39687 basesoc_picorv327[11]
.sym 39690 $abc$36456$n5507_1
.sym 39692 $abc$36456$n3858
.sym 39693 picorv32.alu_out_q[7]
.sym 39694 $abc$36456$n3898
.sym 39695 $abc$36456$n4035_1
.sym 39696 $abc$36456$n4844
.sym 39697 $abc$36456$n3022
.sym 39698 $abc$36456$n4817
.sym 39700 picorv32.reg_next_pc[20]
.sym 39702 $abc$36456$n3938_1
.sym 39703 $abc$36456$n2924
.sym 39704 picorv32.cpu_state[3]
.sym 39705 $abc$36456$n3852
.sym 39711 $abc$36456$n4804_1
.sym 39712 picorv32.reg_sh[4]
.sym 39713 $abc$36456$n3848_1
.sym 39714 picorv32.reg_out[0]
.sym 39715 $abc$36456$n5093
.sym 39716 $abc$36456$n4806
.sym 39717 $abc$36456$n3846_1
.sym 39718 $abc$36456$n4692_1
.sym 39719 picorv32.reg_sh[2]
.sym 39720 $abc$36456$n3844_1
.sym 39721 $abc$36456$n5089
.sym 39722 $abc$36456$n5091
.sym 39724 picorv32.reg_sh[3]
.sym 39725 $abc$36456$n4696
.sym 39727 picorv32.latched_stalu
.sym 39728 $abc$36456$n4801_1
.sym 39729 $abc$36456$n3852
.sym 39730 $abc$36456$n4797
.sym 39732 $abc$36456$n4716_1
.sym 39733 $abc$36456$n5504_1
.sym 39735 picorv32.cpu_state[4]
.sym 39736 $abc$36456$n2866
.sym 39739 picorv32.alu_out_q[0]
.sym 39740 picorv32.cpuregs_rs1[14]
.sym 39742 $abc$36456$n4802
.sym 39745 picorv32.cpu_state[4]
.sym 39746 $abc$36456$n3844_1
.sym 39747 $abc$36456$n5089
.sym 39750 picorv32.cpu_state[4]
.sym 39751 $abc$36456$n3848_1
.sym 39753 $abc$36456$n5093
.sym 39756 $abc$36456$n5504_1
.sym 39757 $abc$36456$n4797
.sym 39758 $abc$36456$n4802
.sym 39759 $abc$36456$n4801_1
.sym 39762 $abc$36456$n4692_1
.sym 39764 $abc$36456$n4696
.sym 39765 $abc$36456$n3852
.sym 39768 picorv32.reg_sh[3]
.sym 39769 picorv32.reg_sh[4]
.sym 39771 picorv32.reg_sh[2]
.sym 39775 $abc$36456$n3846_1
.sym 39776 picorv32.cpu_state[4]
.sym 39777 $abc$36456$n5091
.sym 39780 $abc$36456$n4804_1
.sym 39781 $abc$36456$n4716_1
.sym 39782 picorv32.cpuregs_rs1[14]
.sym 39783 $abc$36456$n4806
.sym 39786 picorv32.reg_out[0]
.sym 39787 $abc$36456$n2866
.sym 39788 picorv32.alu_out_q[0]
.sym 39789 picorv32.latched_stalu
.sym 39791 clk12_$glb_clk
.sym 39793 $abc$36456$n4817
.sym 39794 $abc$36456$n4831_1
.sym 39795 $abc$36456$n4724
.sym 39796 $abc$36456$n4891
.sym 39797 $abc$36456$n4885
.sym 39798 $abc$36456$n4897
.sym 39799 $abc$36456$n4837_1
.sym 39800 $abc$36456$n4830
.sym 39802 picorv32.mem_rdata_q[20]
.sym 39804 picorv32.irq_state[1]
.sym 39805 $abc$36456$n3758
.sym 39806 picorv32.latched_is_lu
.sym 39807 picorv32.reg_out[8]
.sym 39808 picorv32.decoded_imm[9]
.sym 39809 $abc$36456$n3778
.sym 39811 picorv32.reg_out[13]
.sym 39812 $abc$36456$n4806
.sym 39814 basesoc_picorv323[4]
.sym 39815 picorv32.mem_rdata_q[22]
.sym 39816 picorv32.alu_out_q[8]
.sym 39817 $abc$36456$n4750
.sym 39818 picorv32.reg_next_pc[6]
.sym 39819 basesoc_picorv327[13]
.sym 39820 $abc$36456$n4897
.sym 39821 picorv32.cpu_state[4]
.sym 39822 $abc$36456$n2866
.sym 39823 $abc$36456$n3890
.sym 39824 $abc$36456$n2973
.sym 39825 picorv32.reg_next_pc[4]
.sym 39826 picorv32.latched_stalu
.sym 39827 picorv32.irq_state[1]
.sym 39828 picorv32.reg_next_pc[8]
.sym 39834 picorv32.reg_sh[2]
.sym 39837 $PACKER_VCC_NET
.sym 39838 $abc$36456$n3023
.sym 39843 picorv32.reg_sh[4]
.sym 39845 $PACKER_VCC_NET
.sym 39846 picorv32.reg_sh[0]
.sym 39847 picorv32.reg_sh[3]
.sym 39848 $abc$36456$n2945_1
.sym 39854 picorv32.mem_wordsize[0]
.sym 39855 picorv32.reg_sh[1]
.sym 39863 $abc$36456$n2924
.sym 39864 picorv32.latched_is_lu
.sym 39866 $nextpnr_ICESTORM_LC_22$O
.sym 39868 picorv32.reg_sh[0]
.sym 39872 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 39874 $PACKER_VCC_NET
.sym 39875 picorv32.reg_sh[1]
.sym 39878 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 39880 $PACKER_VCC_NET
.sym 39881 picorv32.reg_sh[2]
.sym 39882 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 39884 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 39886 picorv32.reg_sh[3]
.sym 39887 $PACKER_VCC_NET
.sym 39888 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 39891 $PACKER_VCC_NET
.sym 39893 picorv32.reg_sh[4]
.sym 39894 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 39897 picorv32.latched_is_lu
.sym 39899 $abc$36456$n2945_1
.sym 39900 picorv32.mem_wordsize[0]
.sym 39903 picorv32.mem_wordsize[0]
.sym 39905 $abc$36456$n2924
.sym 39906 picorv32.latched_is_lu
.sym 39909 picorv32.reg_sh[0]
.sym 39911 picorv32.reg_sh[1]
.sym 39912 $abc$36456$n3023
.sym 39916 picorv32.irq_mask[6]
.sym 39917 $abc$36456$n4320_1
.sym 39918 $abc$36456$n5496_1
.sym 39919 $abc$36456$n4751
.sym 39920 $abc$36456$n4715
.sym 39921 $abc$36456$n4712
.sym 39922 $abc$36456$n4750
.sym 39923 $abc$36456$n4713_1
.sym 39924 basesoc_picorv328[31]
.sym 39925 picorv32.instr_lui
.sym 39928 picorv32.cpuregs_rs1[8]
.sym 39929 $abc$36456$n7136
.sym 39930 $abc$36456$n2928
.sym 39931 picorv32.decoded_imm[1]
.sym 39932 picorv32.decoded_imm[1]
.sym 39933 $PACKER_VCC_NET
.sym 39934 picorv32.mem_rdata_latched[19]
.sym 39935 picorv32.cpu_state[0]
.sym 39937 $abc$36456$n2937
.sym 39939 $abc$36456$n3888
.sym 39940 picorv32.cpuregs_rs1[4]
.sym 39941 user_btn2
.sym 39942 $abc$36456$n3092
.sym 39943 $abc$36456$n4712
.sym 39944 picorv32.cpuregs_wrdata[10]
.sym 39948 picorv32.irq_mask[4]
.sym 39949 picorv32.reg_next_pc[2]
.sym 39950 $abc$36456$n4830
.sym 39957 picorv32.instr_maskirq
.sym 39959 picorv32.cpuregs_rs1[3]
.sym 39960 $abc$36456$n4815
.sym 39962 picorv32.irq_mask[3]
.sym 39963 $abc$36456$n5506
.sym 39966 $abc$36456$n4300_1
.sym 39967 $abc$36456$n4329_1
.sym 39968 $abc$36456$n3092
.sym 39973 picorv32.cpuregs_rs1[1]
.sym 39974 picorv32.cpu_state[2]
.sym 39975 picorv32.cpuregs_rs1[5]
.sym 39978 $abc$36456$n7148
.sym 39980 picorv32.irq_pending[3]
.sym 39981 $abc$36456$n4328_1
.sym 39982 $abc$36456$n2866
.sym 39983 picorv32.cpuregs_rs1[7]
.sym 39985 $abc$36456$n3859_1
.sym 39986 picorv32.cpu_state[3]
.sym 39988 picorv32.cpu_state[0]
.sym 39991 $abc$36456$n4329_1
.sym 39993 $abc$36456$n4328_1
.sym 39999 picorv32.cpuregs_rs1[1]
.sym 40003 picorv32.cpuregs_rs1[7]
.sym 40009 picorv32.cpuregs_rs1[5]
.sym 40014 picorv32.cpu_state[0]
.sym 40015 picorv32.irq_pending[3]
.sym 40020 picorv32.irq_mask[3]
.sym 40021 picorv32.instr_maskirq
.sym 40022 picorv32.cpu_state[2]
.sym 40023 picorv32.cpuregs_rs1[3]
.sym 40026 picorv32.cpu_state[3]
.sym 40027 $abc$36456$n4815
.sym 40028 $abc$36456$n5506
.sym 40029 $abc$36456$n7148
.sym 40032 $abc$36456$n3859_1
.sym 40033 $abc$36456$n2866
.sym 40035 $abc$36456$n4300_1
.sym 40036 $abc$36456$n3092
.sym 40037 clk12_$glb_clk
.sym 40038 $abc$36456$n232_$glb_sr
.sym 40039 picorv32.irq_pending[4]
.sym 40040 $abc$36456$n4752
.sym 40041 $abc$36456$n4733
.sym 40042 $abc$36456$n4769
.sym 40043 $abc$36456$n4311_1
.sym 40044 $abc$36456$n4732
.sym 40045 $abc$36456$n4314_1
.sym 40046 picorv32.irq_pending[6]
.sym 40051 $abc$36456$n3430
.sym 40052 $abc$36456$n4091_1
.sym 40053 picorv32.irq_mask[2]
.sym 40054 picorv32.irq_pending[2]
.sym 40055 $abc$36456$n4329_1
.sym 40057 picorv32.cpuregs_rs1[4]
.sym 40058 $abc$36456$n4714
.sym 40059 $abc$36456$n5173
.sym 40060 picorv32.is_lui_auipc_jal
.sym 40061 picorv32.cpu_state[3]
.sym 40062 picorv32.irq_state[0]
.sym 40063 $abc$36456$n5502_1
.sym 40064 $abc$36456$n7148
.sym 40065 $abc$36456$n7146
.sym 40066 $abc$36456$n4732
.sym 40067 $abc$36456$n4781
.sym 40070 $abc$36456$n4818
.sym 40071 $abc$36456$n3859_1
.sym 40072 picorv32.irq_pending[8]
.sym 40074 $abc$36456$n7147
.sym 40080 picorv32.reg_pc[2]
.sym 40082 $abc$36456$n3088
.sym 40084 picorv32.irq_pending[15]
.sym 40086 $abc$36456$n231
.sym 40087 $abc$36456$n4302_1
.sym 40088 picorv32.irq_mask[6]
.sym 40090 picorv32.irq_mask[7]
.sym 40091 picorv32.irq_mask[5]
.sym 40094 basesoc_picorv327[15]
.sym 40096 picorv32.irq_pending[4]
.sym 40097 picorv32.irq_state[0]
.sym 40098 picorv32.cpu_state[0]
.sym 40099 picorv32.irq_state[1]
.sym 40101 picorv32.cpu_state[4]
.sym 40103 picorv32.latched_compr
.sym 40105 picorv32.irq_pending[2]
.sym 40106 picorv32.irq_pending[7]
.sym 40107 picorv32.irq_mask[2]
.sym 40108 picorv32.irq_pending[5]
.sym 40109 picorv32.reg_next_pc[2]
.sym 40110 $abc$36456$n4301_1
.sym 40111 picorv32.irq_pending[6]
.sym 40113 picorv32.irq_pending[6]
.sym 40114 picorv32.irq_mask[6]
.sym 40115 picorv32.irq_mask[5]
.sym 40116 picorv32.irq_pending[5]
.sym 40119 picorv32.latched_compr
.sym 40120 picorv32.reg_pc[2]
.sym 40121 $abc$36456$n4301_1
.sym 40122 $abc$36456$n231
.sym 40126 picorv32.irq_mask[7]
.sym 40128 picorv32.irq_pending[7]
.sym 40131 picorv32.cpu_state[4]
.sym 40132 picorv32.irq_pending[15]
.sym 40133 basesoc_picorv327[15]
.sym 40134 picorv32.cpu_state[0]
.sym 40139 picorv32.irq_mask[5]
.sym 40140 picorv32.irq_pending[5]
.sym 40143 picorv32.irq_pending[7]
.sym 40144 picorv32.irq_pending[6]
.sym 40145 picorv32.irq_pending[5]
.sym 40146 picorv32.irq_pending[4]
.sym 40150 $abc$36456$n4302_1
.sym 40151 picorv32.reg_next_pc[2]
.sym 40152 picorv32.irq_state[0]
.sym 40155 picorv32.irq_state[1]
.sym 40156 picorv32.irq_mask[2]
.sym 40158 picorv32.irq_pending[2]
.sym 40159 $abc$36456$n3088
.sym 40160 clk12_$glb_clk
.sym 40161 $abc$36456$n232_$glb_sr
.sym 40162 $abc$36456$n4781
.sym 40163 $abc$36456$n4777_1
.sym 40164 $abc$36456$n4308_1
.sym 40165 $abc$36456$n4770
.sym 40166 $abc$36456$n4808
.sym 40167 $abc$36456$n4782
.sym 40168 $abc$36456$n5502_1
.sym 40169 $abc$36456$n4734_1
.sym 40175 $abc$36456$n4826
.sym 40176 picorv32.cpuregs_wrdata[12]
.sym 40177 $abc$36456$n3430
.sym 40179 picorv32.reg_next_pc[6]
.sym 40180 $abc$36456$n3878_1
.sym 40181 $abc$36456$n3030
.sym 40182 $abc$36456$n231
.sym 40184 picorv32.cpuregs_wrdata[5]
.sym 40185 picorv32.cpuregs_rs1[17]
.sym 40186 $abc$36456$n3898
.sym 40188 $abc$36456$n4844
.sym 40189 $abc$36456$n3852
.sym 40190 $abc$36456$n3938_1
.sym 40191 $abc$36456$n4035_1
.sym 40192 picorv32.reg_next_pc[20]
.sym 40193 picorv32.cpu_state[3]
.sym 40194 picorv32.cpuregs_rs1[10]
.sym 40195 $abc$36456$n4817
.sym 40196 picorv32.cpu_state[3]
.sym 40197 $abc$36456$n3022
.sym 40203 picorv32.cpu_state[2]
.sym 40205 picorv32.cpuregs_rs1[10]
.sym 40206 picorv32.instr_maskirq
.sym 40207 picorv32.irq_mask[7]
.sym 40209 picorv32.cpu_state[3]
.sym 40211 picorv32.irq_pending[4]
.sym 40212 picorv32.irq_mask[9]
.sym 40213 picorv32.irq_pending[7]
.sym 40214 $abc$36456$n3092
.sym 40215 picorv32.irq_mask[7]
.sym 40217 picorv32.cpu_state[3]
.sym 40218 picorv32.cpu_state[0]
.sym 40219 picorv32.irq_state[1]
.sym 40220 picorv32.irq_pending[13]
.sym 40221 $abc$36456$n4762_1
.sym 40225 $abc$36456$n7146
.sym 40226 $abc$36456$n7140
.sym 40228 $abc$36456$n3430
.sym 40230 picorv32.irq_mask[4]
.sym 40231 picorv32.cpuregs_rs1[9]
.sym 40238 picorv32.cpuregs_rs1[10]
.sym 40242 picorv32.cpuregs_rs1[9]
.sym 40248 picorv32.cpu_state[0]
.sym 40249 picorv32.irq_pending[7]
.sym 40250 picorv32.cpu_state[3]
.sym 40251 $abc$36456$n7140
.sym 40254 picorv32.irq_pending[7]
.sym 40255 picorv32.irq_mask[4]
.sym 40256 picorv32.irq_pending[4]
.sym 40257 picorv32.irq_mask[7]
.sym 40260 picorv32.cpu_state[2]
.sym 40261 picorv32.cpuregs_rs1[9]
.sym 40262 picorv32.irq_mask[9]
.sym 40263 picorv32.instr_maskirq
.sym 40266 picorv32.irq_mask[7]
.sym 40267 $abc$36456$n4762_1
.sym 40269 $abc$36456$n3430
.sym 40272 picorv32.irq_state[1]
.sym 40273 picorv32.irq_pending[7]
.sym 40275 picorv32.irq_mask[7]
.sym 40278 picorv32.irq_pending[13]
.sym 40279 $abc$36456$n7146
.sym 40280 picorv32.cpu_state[3]
.sym 40281 picorv32.cpu_state[0]
.sym 40282 $abc$36456$n3092
.sym 40283 clk12_$glb_clk
.sym 40284 $abc$36456$n232_$glb_sr
.sym 40285 $abc$36456$n4783_1
.sym 40286 $abc$36456$n4890
.sym 40287 $abc$36456$n4896
.sym 40288 $abc$36456$n4789_1
.sym 40289 picorv32.irq_mask[20]
.sym 40290 $abc$36456$n4836
.sym 40291 $abc$36456$n4884
.sym 40292 $abc$36456$n4844
.sym 40293 picorv32.decoded_imm[5]
.sym 40294 csrbank0_leds_out0_w[3]
.sym 40295 $abc$36456$n4907
.sym 40296 $abc$36456$n231
.sym 40297 picorv32.reg_pc[19]
.sym 40298 picorv32.irq_state[0]
.sym 40299 picorv32.cpuregs_rs1[17]
.sym 40300 $abc$36456$n3865_1
.sym 40301 picorv32.cpuregs_rs1[21]
.sym 40302 picorv32.mem_rdata_latched[15]
.sym 40303 picorv32.irq_mask[1]
.sym 40304 $abc$36456$n4304_1
.sym 40305 basesoc_picorv327[14]
.sym 40306 $abc$36456$n3166
.sym 40307 picorv32.cpu_state[2]
.sym 40309 picorv32.reg_next_pc[4]
.sym 40310 picorv32.reg_next_pc[6]
.sym 40311 $abc$36456$n4820
.sym 40312 $abc$36456$n3430
.sym 40313 $abc$36456$n4897
.sym 40314 $abc$36456$n2866
.sym 40315 picorv32.reg_next_pc[8]
.sym 40317 picorv32.cpu_state[4]
.sym 40318 picorv32.latched_stalu
.sym 40319 picorv32.irq_state[1]
.sym 40320 basesoc_picorv327[9]
.sym 40326 picorv32.irq_mask[10]
.sym 40332 $abc$36456$n4879
.sym 40333 $abc$36456$n4818
.sym 40335 picorv32.irq_mask[9]
.sym 40339 picorv32.irq_pending[8]
.sym 40341 picorv32.irq_pending[11]
.sym 40342 $abc$36456$n4765_1
.sym 40343 picorv32.irq_pending[9]
.sym 40344 $abc$36456$n3088
.sym 40345 $abc$36456$n3828_1
.sym 40346 $abc$36456$n4908
.sym 40349 $abc$36456$n3852
.sym 40350 picorv32.irq_pending[10]
.sym 40352 $abc$36456$n3829
.sym 40361 picorv32.irq_mask[10]
.sym 40362 picorv32.irq_pending[10]
.sym 40365 picorv32.irq_pending[9]
.sym 40368 picorv32.irq_mask[9]
.sym 40371 picorv32.irq_pending[8]
.sym 40372 picorv32.irq_pending[9]
.sym 40373 picorv32.irq_pending[11]
.sym 40374 picorv32.irq_pending[10]
.sym 40377 $abc$36456$n4818
.sym 40378 $abc$36456$n4765_1
.sym 40379 $abc$36456$n3852
.sym 40380 $abc$36456$n4908
.sym 40384 $abc$36456$n3829
.sym 40386 $abc$36456$n3828_1
.sym 40390 picorv32.irq_mask[9]
.sym 40391 picorv32.irq_pending[9]
.sym 40395 $abc$36456$n4765_1
.sym 40396 $abc$36456$n3852
.sym 40397 $abc$36456$n4879
.sym 40398 $abc$36456$n4818
.sym 40401 picorv32.irq_pending[10]
.sym 40402 picorv32.irq_mask[10]
.sym 40405 $abc$36456$n3088
.sym 40406 clk12_$glb_clk
.sym 40407 $abc$36456$n232_$glb_sr
.sym 40408 picorv32.reg_out[16]
.sym 40409 $abc$36456$n4840_1
.sym 40410 $abc$36456$n4035_1
.sym 40411 $abc$36456$n4845
.sym 40412 $abc$36456$n4858
.sym 40413 picorv32.reg_out[29]
.sym 40414 picorv32.reg_out[18]
.sym 40415 $abc$36456$n4326_1
.sym 40420 picorv32.cpuregs_rs1[25]
.sym 40421 picorv32.cpuregs_rs1[19]
.sym 40422 basesoc_picorv327[18]
.sym 40423 $abc$36456$n4873
.sym 40424 picorv32.cpu_state[0]
.sym 40425 $abc$36456$n4822_1
.sym 40427 $abc$36456$n5173
.sym 40428 picorv32.decoded_imm_uj[18]
.sym 40429 $abc$36456$n7145
.sym 40430 $abc$36456$n4828_1
.sym 40432 $abc$36456$n3894_1
.sym 40433 picorv32.reg_next_pc[2]
.sym 40434 $abc$36456$n3092
.sym 40435 picorv32.cpuregs_wrdata[24]
.sym 40436 picorv32.cpuregs_wrdata[10]
.sym 40438 $abc$36456$n4836
.sym 40440 $abc$36456$n4884
.sym 40441 user_btn2
.sym 40442 $abc$36456$n4830
.sym 40443 $abc$36456$n3065
.sym 40451 $abc$36456$n7156
.sym 40452 $abc$36456$n3430
.sym 40453 $abc$36456$n4863
.sym 40455 picorv32.cpu_state[3]
.sym 40457 picorv32.irq_state[1]
.sym 40459 picorv32.irq_mask[23]
.sym 40461 picorv32.irq_mask[20]
.sym 40462 $abc$36456$n4325_1
.sym 40466 picorv32.irq_pending[23]
.sym 40467 $abc$36456$n3088
.sym 40469 $abc$36456$n4864
.sym 40471 $abc$36456$n3074
.sym 40472 picorv32.irq_pending[20]
.sym 40476 $abc$36456$n5949
.sym 40477 $abc$36456$n231
.sym 40479 picorv32.cpu_state[0]
.sym 40480 $abc$36456$n4326_1
.sym 40482 $abc$36456$n5949
.sym 40483 $abc$36456$n231
.sym 40484 $abc$36456$n3074
.sym 40485 picorv32.irq_state[1]
.sym 40488 picorv32.irq_mask[23]
.sym 40490 picorv32.irq_pending[23]
.sym 40494 $abc$36456$n4863
.sym 40495 picorv32.irq_mask[23]
.sym 40496 $abc$36456$n4864
.sym 40497 $abc$36456$n3430
.sym 40500 picorv32.irq_mask[23]
.sym 40502 picorv32.irq_pending[23]
.sym 40506 picorv32.cpu_state[3]
.sym 40507 picorv32.cpu_state[0]
.sym 40508 $abc$36456$n7156
.sym 40509 picorv32.irq_pending[23]
.sym 40512 picorv32.irq_mask[20]
.sym 40514 picorv32.irq_pending[20]
.sym 40518 $abc$36456$n4325_1
.sym 40520 $abc$36456$n4326_1
.sym 40524 picorv32.irq_mask[20]
.sym 40526 picorv32.irq_pending[20]
.sym 40528 $abc$36456$n3088
.sym 40529 clk12_$glb_clk
.sym 40530 $abc$36456$n232_$glb_sr
.sym 40531 picorv32.reg_out[27]
.sym 40532 $abc$36456$n4323_1
.sym 40533 $abc$36456$n5189
.sym 40534 $abc$36456$n4911_1
.sym 40535 $abc$36456$n4904
.sym 40536 $abc$36456$n4905
.sym 40537 $abc$36456$n4037_1
.sym 40538 picorv32.reg_out[19]
.sym 40540 $abc$36456$n4062_1
.sym 40543 picorv32.latched_branch
.sym 40544 picorv32.reg_out[18]
.sym 40545 $abc$36456$n5555
.sym 40546 $abc$36456$n4898
.sym 40547 $abc$36456$n7152
.sym 40548 $abc$36456$n3430
.sym 40549 $abc$36456$n4361_1
.sym 40550 picorv32.reg_out[16]
.sym 40551 $abc$36456$n3044_1
.sym 40552 picorv32.cpuregs_rs1[24]
.sym 40553 picorv32.irq_state[0]
.sym 40554 $abc$36456$n4870
.sym 40556 $abc$36456$n4894
.sym 40557 picorv32.cpuregs_wrdata[19]
.sym 40558 $abc$36456$n4890
.sym 40559 $abc$36456$n3859_1
.sym 40560 picorv32.cpuregs_wrdata[27]
.sym 40562 $abc$36456$n3064
.sym 40564 picorv32.reg_out[27]
.sym 40572 $abc$36456$n4349_1
.sym 40574 picorv32.irq_state[1]
.sym 40575 $abc$36456$n3062_1
.sym 40578 $abc$36456$n5945
.sym 40580 $abc$36456$n3827
.sym 40581 $abc$36456$n3831
.sym 40582 $abc$36456$n3063
.sym 40583 $abc$36456$n3051
.sym 40584 $abc$36456$n5947
.sym 40585 $abc$36456$n3064
.sym 40588 $abc$36456$n4350_1
.sym 40589 picorv32.irq_state[1]
.sym 40593 picorv32.irq_state[0]
.sym 40594 $abc$36456$n3822_1
.sym 40595 picorv32.latched_compr
.sym 40597 $abc$36456$n4323_1
.sym 40598 $abc$36456$n3830_1
.sym 40600 picorv32.reg_next_pc[18]
.sym 40601 $abc$36456$n231
.sym 40602 $abc$36456$n4322_1
.sym 40603 $abc$36456$n3065
.sym 40605 picorv32.irq_state[1]
.sym 40606 picorv32.reg_next_pc[18]
.sym 40607 $abc$36456$n3051
.sym 40608 picorv32.irq_state[0]
.sym 40611 $abc$36456$n3063
.sym 40612 $abc$36456$n3064
.sym 40613 $abc$36456$n3062_1
.sym 40614 $abc$36456$n3065
.sym 40617 $abc$36456$n3831
.sym 40618 $abc$36456$n3827
.sym 40619 $abc$36456$n3822_1
.sym 40620 $abc$36456$n3830_1
.sym 40623 $abc$36456$n4322_1
.sym 40626 $abc$36456$n4323_1
.sym 40630 picorv32.latched_compr
.sym 40635 picorv32.irq_state[1]
.sym 40636 $abc$36456$n231
.sym 40637 $abc$36456$n5947
.sym 40638 $abc$36456$n3065
.sym 40641 $abc$36456$n231
.sym 40642 picorv32.irq_state[1]
.sym 40643 $abc$36456$n5945
.sym 40644 $abc$36456$n3063
.sym 40648 $abc$36456$n4349_1
.sym 40650 $abc$36456$n4350_1
.sym 40654 $abc$36456$n4350_1
.sym 40655 picorv32.cpuregs_wrdata[24]
.sym 40656 $abc$36456$n5228
.sym 40657 picorv32.reg_out[28]
.sym 40658 $abc$36456$n4367_1
.sym 40659 $abc$36456$n4341_1
.sym 40660 $abc$36456$n4356_1
.sym 40661 $abc$36456$n5213
.sym 40662 $abc$36456$n3858
.sym 40663 picorv32.reg_pc[6]
.sym 40666 picorv32.latched_stalu
.sym 40667 $abc$36456$n4900
.sym 40669 $abc$36456$n4911_1
.sym 40670 picorv32.irq_state[1]
.sym 40671 $abc$36456$n4261
.sym 40672 picorv32.reg_pc[3]
.sym 40673 picorv32.cpuregs_rs1[27]
.sym 40676 $abc$36456$n6781
.sym 40677 $abc$36456$n5189
.sym 40678 $abc$36456$n3938_1
.sym 40681 picorv32.reg_next_pc[20]
.sym 40682 picorv32.cpuregs_rs1[26]
.sym 40684 picorv32.reg_next_pc[20]
.sym 40685 $abc$36456$n2866
.sym 40686 picorv32.irq_state[0]
.sym 40687 $abc$36456$n2866
.sym 40688 picorv32.irq_mask[30]
.sym 40689 picorv32.cpuregs_wrdata[24]
.sym 40695 $abc$36456$n3048
.sym 40698 $abc$36456$n5973
.sym 40701 picorv32.cpu_state[0]
.sym 40703 $abc$36456$n4355_1
.sym 40704 $abc$36456$n4882
.sym 40705 picorv32.reg_next_pc[20]
.sym 40706 $abc$36456$n3092
.sym 40708 picorv32.irq_pending[28]
.sym 40709 $abc$36456$n3062_1
.sym 40711 picorv32.irq_state[0]
.sym 40712 $abc$36456$n3430
.sym 40713 picorv32.irq_mask[28]
.sym 40715 $abc$36456$n231
.sym 40716 $abc$36456$n4894
.sym 40717 $abc$36456$n4356_1
.sym 40718 picorv32.irq_pending[26]
.sym 40719 $abc$36456$n3044
.sym 40721 picorv32.cpuregs_rs1[30]
.sym 40722 $abc$36456$n3064
.sym 40723 picorv32.irq_state[1]
.sym 40724 picorv32.irq_state[1]
.sym 40726 $abc$36456$n4893
.sym 40728 picorv32.irq_state[0]
.sym 40729 picorv32.reg_next_pc[20]
.sym 40730 $abc$36456$n3064
.sym 40731 picorv32.irq_state[1]
.sym 40734 picorv32.cpuregs_rs1[30]
.sym 40740 picorv32.irq_state[1]
.sym 40741 $abc$36456$n3062_1
.sym 40742 $abc$36456$n231
.sym 40743 $abc$36456$n5973
.sym 40746 $abc$36456$n3430
.sym 40747 $abc$36456$n4893
.sym 40749 picorv32.irq_mask[28]
.sym 40752 $abc$36456$n4882
.sym 40753 picorv32.irq_pending[26]
.sym 40754 picorv32.cpu_state[0]
.sym 40759 $abc$36456$n4356_1
.sym 40760 $abc$36456$n4355_1
.sym 40765 $abc$36456$n3044
.sym 40766 $abc$36456$n3048
.sym 40770 $abc$36456$n4894
.sym 40771 picorv32.irq_pending[28]
.sym 40773 picorv32.cpu_state[0]
.sym 40774 $abc$36456$n3092
.sym 40775 clk12_$glb_clk
.sym 40776 $abc$36456$n232_$glb_sr
.sym 40777 $abc$36456$n4352_1
.sym 40779 picorv32.cpuregs_wrdata[27]
.sym 40780 picorv32.reg_out[25]
.sym 40781 $abc$36456$n4378
.sym 40782 $abc$36456$n5243
.sym 40784 $abc$36456$n4377_1
.sym 40786 picorv32.reg_next_pc[15]
.sym 40790 $abc$36456$n4882
.sym 40791 $abc$36456$n5949
.sym 40792 $abc$36456$n2866
.sym 40793 picorv32.reg_out[24]
.sym 40794 $abc$36456$n5213
.sym 40795 $abc$36456$n3088
.sym 40796 $abc$36456$n4369_1
.sym 40797 $abc$36456$n5961
.sym 40798 picorv32.cpuregs_wrdata[24]
.sym 40799 $abc$36456$n5947
.sym 40800 $abc$36456$n3821
.sym 40801 picorv32.cpuregs_wrdata[25]
.sym 40802 $abc$36456$n231
.sym 40803 picorv32.reg_next_pc[26]
.sym 40805 $abc$36456$n2866
.sym 40809 picorv32.latched_stalu
.sym 40810 picorv32.irq_state[1]
.sym 40820 $abc$36456$n2866
.sym 40821 $abc$36456$n4385_1
.sym 40822 picorv32.irq_state[0]
.sym 40823 picorv32.irq_mask[26]
.sym 40824 $abc$36456$n4716_1
.sym 40825 $abc$36456$n4909
.sym 40828 picorv32.irq_state[1]
.sym 40830 $abc$36456$n4881
.sym 40831 $abc$36456$n5985
.sym 40832 $abc$36456$n231
.sym 40833 $abc$36456$n3934_1
.sym 40834 $abc$36456$n4352_1
.sym 40836 $abc$36456$n4384
.sym 40837 $abc$36456$n4880
.sym 40838 $abc$36456$n4878
.sym 40839 $abc$36456$n3059
.sym 40841 $abc$36456$n4353_1
.sym 40842 picorv32.cpuregs_rs1[26]
.sym 40843 picorv32.cpuregs_rs1[31]
.sym 40847 $abc$36456$n3430
.sym 40848 $abc$36456$n4907
.sym 40851 picorv32.irq_state[0]
.sym 40852 picorv32.irq_state[1]
.sym 40857 $abc$36456$n4353_1
.sym 40860 $abc$36456$n4352_1
.sym 40863 $abc$36456$n4716_1
.sym 40864 $abc$36456$n4909
.sym 40865 picorv32.cpuregs_rs1[31]
.sym 40866 $abc$36456$n4907
.sym 40869 $abc$36456$n4881
.sym 40870 $abc$36456$n3430
.sym 40871 picorv32.irq_mask[26]
.sym 40875 $abc$36456$n4878
.sym 40876 picorv32.cpuregs_rs1[26]
.sym 40877 $abc$36456$n4716_1
.sym 40878 $abc$36456$n4880
.sym 40887 $abc$36456$n5985
.sym 40888 $abc$36456$n231
.sym 40889 $abc$36456$n4384
.sym 40890 $abc$36456$n4385_1
.sym 40893 $abc$36456$n3059
.sym 40894 $abc$36456$n3934_1
.sym 40895 picorv32.irq_state[1]
.sym 40896 $abc$36456$n2866
.sym 40898 clk12_$glb_clk
.sym 40900 $abc$36456$n3982_1
.sym 40901 $abc$36456$n4372_1
.sym 40902 $abc$36456$n4371_1
.sym 40903 picorv32.cpuregs_wrdata[26]
.sym 40904 $abc$36456$n4375_1
.sym 40905 picorv32.irq_pending[30]
.sym 40906 picorv32.cpuregs_wrdata[25]
.sym 40907 $abc$36456$n4374_1
.sym 40912 $abc$36456$n5971
.sym 40913 $abc$36456$n3049
.sym 40914 picorv32.cpuregs_rs1[25]
.sym 40916 $abc$36456$n2866
.sym 40917 picorv32.alu_out_q[27]
.sym 40918 $abc$36456$n3860_1
.sym 40920 picorv32.cpu_state[0]
.sym 40921 $abc$36456$n3934_1
.sym 40922 $abc$36456$n3858
.sym 40923 $abc$36456$n5240
.sym 40941 $abc$36456$n5555
.sym 40942 $abc$36456$n3058
.sym 40943 $abc$36456$n5989
.sym 40944 $abc$36456$n4390
.sym 40946 $abc$36456$n4391_1
.sym 40947 picorv32.reg_next_pc[31]
.sym 40950 picorv32.alu_out_q[31]
.sym 40951 picorv32.reg_out[31]
.sym 40952 picorv32.latched_stalu
.sym 40955 $abc$36456$n2866
.sym 40956 $abc$36456$n3978_1
.sym 40957 $abc$36456$n2866
.sym 40959 $abc$36456$n3049
.sym 40960 picorv32.irq_mask[30]
.sym 40961 picorv32.irq_state[0]
.sym 40962 picorv32.irq_pending[30]
.sym 40963 $abc$36456$n231
.sym 40967 picorv32.irq_state[1]
.sym 40972 $abc$36456$n3068
.sym 40974 $abc$36456$n3068
.sym 40975 $abc$36456$n2866
.sym 40976 $abc$36456$n3978_1
.sym 40977 picorv32.irq_state[1]
.sym 40980 $abc$36456$n4391_1
.sym 40981 $abc$36456$n5989
.sym 40982 $abc$36456$n4390
.sym 40983 $abc$36456$n231
.sym 40986 picorv32.irq_state[0]
.sym 40987 picorv32.irq_state[1]
.sym 40992 picorv32.reg_out[31]
.sym 40993 picorv32.latched_stalu
.sym 40994 $abc$36456$n2866
.sym 40995 picorv32.alu_out_q[31]
.sym 41000 $abc$36456$n5555
.sym 41004 picorv32.irq_state[1]
.sym 41005 picorv32.irq_state[0]
.sym 41006 $abc$36456$n3058
.sym 41007 picorv32.reg_next_pc[31]
.sym 41010 $abc$36456$n5555
.sym 41012 $abc$36456$n2866
.sym 41016 picorv32.irq_pending[30]
.sym 41018 picorv32.irq_mask[30]
.sym 41020 $abc$36456$n3049
.sym 41021 clk12_$glb_clk
.sym 41022 $abc$36456$n232_$glb_sr
.sym 41037 $abc$36456$n3868_1
.sym 41038 $abc$36456$n5264
.sym 41042 $abc$36456$n3069
.sym 41044 picorv32.alu_out_q[31]
.sym 41045 picorv32.irq_state[0]
.sym 41046 picorv32.reg_pc[31]
.sym 41159 picorv32.reg_next_pc[31]
.sym 41165 picorv32.reg_next_pc[30]
.sym 41249 basesoc_uart_phy_storage[9]
.sym 41270 array_muxed0[7]
.sym 41375 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 41376 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 41377 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 41378 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 41380 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 41381 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 41384 array_muxed0[13]
.sym 41388 csrbank0_leds_out0_w[4]
.sym 41389 basesoc_uart_phy_storage[9]
.sym 41395 $abc$36456$n2741
.sym 41428 basesoc_uart_phy_tx_busy
.sym 41429 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 41430 basesoc_uart_phy_storage[9]
.sym 41435 basesoc_uart_phy_storage[2]
.sym 41456 $abc$36456$n3915
.sym 41457 basesoc_uart_phy_storage[0]
.sym 41463 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 41475 basesoc_uart_phy_rx_busy
.sym 41509 $abc$36456$n3915
.sym 41511 basesoc_uart_phy_rx_busy
.sym 41515 basesoc_uart_phy_storage[0]
.sym 41516 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41534 $abc$36456$n3917
.sym 41535 $abc$36456$n3919
.sym 41536 $abc$36456$n3921
.sym 41537 $abc$36456$n3923
.sym 41538 $abc$36456$n3925
.sym 41539 $abc$36456$n3927
.sym 41540 $abc$36456$n3929
.sym 41541 array_muxed0[6]
.sym 41544 array_muxed0[6]
.sym 41547 basesoc_dat_w[7]
.sym 41548 basesoc_timer0_reload_storage[26]
.sym 41549 basesoc_uart_phy_storage[28]
.sym 41550 basesoc_dat_w[1]
.sym 41552 basesoc_dat_w[6]
.sym 41553 basesoc_uart_phy_storage[30]
.sym 41554 basesoc_dat_w[1]
.sym 41556 basesoc_ctrl_storage[29]
.sym 41562 basesoc_uart_phy_storage[12]
.sym 41563 basesoc_dat_w[4]
.sym 41564 interface1_bank_bus_dat_r[7]
.sym 41568 basesoc_uart_phy_storage[14]
.sym 41575 basesoc_uart_phy_storage[12]
.sym 41579 basesoc_uart_phy_rx_busy
.sym 41585 $abc$36456$n4936_1
.sym 41589 basesoc_uart_phy_storage[0]
.sym 41590 adr[1]
.sym 41593 $abc$36456$n3248
.sym 41594 basesoc_uart_phy_tx_busy
.sym 41595 $abc$36456$n3941
.sym 41597 adr[0]
.sym 41598 $abc$36456$n4012
.sym 41599 $abc$36456$n3933
.sym 41600 $abc$36456$n4937_1
.sym 41601 $abc$36456$n3921
.sym 41603 basesoc_uart_phy_storage[28]
.sym 41604 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 41609 basesoc_uart_phy_storage[0]
.sym 41610 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 41614 $abc$36456$n3921
.sym 41615 basesoc_uart_phy_rx_busy
.sym 41619 adr[1]
.sym 41620 basesoc_uart_phy_storage[12]
.sym 41621 basesoc_uart_phy_storage[28]
.sym 41622 adr[0]
.sym 41625 $abc$36456$n4937_1
.sym 41627 $abc$36456$n3248
.sym 41628 $abc$36456$n4936_1
.sym 41632 basesoc_uart_phy_rx_busy
.sym 41634 $abc$36456$n3941
.sym 41643 basesoc_uart_phy_tx_busy
.sym 41646 $abc$36456$n4012
.sym 41649 basesoc_uart_phy_rx_busy
.sym 41652 $abc$36456$n3933
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 $abc$36456$n3931
.sym 41657 $abc$36456$n3933
.sym 41658 $abc$36456$n3935
.sym 41659 $abc$36456$n3937
.sym 41660 $abc$36456$n3939
.sym 41661 $abc$36456$n3941
.sym 41662 $abc$36456$n3943
.sym 41663 $abc$36456$n3945
.sym 41668 $abc$36456$n2739
.sym 41670 spram_wren0
.sym 41671 $abc$36456$n4936_1
.sym 41672 $abc$36456$n3222
.sym 41673 $abc$36456$n2743
.sym 41674 basesoc_uart_phy_storage[3]
.sym 41675 $abc$36456$n3224
.sym 41677 basesoc_uart_phy_storage[0]
.sym 41679 $abc$36456$n3231
.sym 41682 basesoc_uart_phy_storage[30]
.sym 41685 basesoc_uart_phy_tx_busy
.sym 41686 basesoc_uart_phy_storage[26]
.sym 41687 $abc$36456$n2871
.sym 41691 basesoc_uart_phy_storage[17]
.sym 41705 basesoc_uart_phy_rx_busy
.sym 41709 $abc$36456$n5089_1
.sym 41711 $abc$36456$n2871
.sym 41715 $abc$36456$n3935
.sym 41716 $abc$36456$n3937
.sym 41717 $abc$36456$n3939
.sym 41719 $abc$36456$n3943
.sym 41721 $abc$36456$n3931
.sym 41722 $abc$36456$n3949
.sym 41728 $abc$36456$n3945
.sym 41731 $abc$36456$n3931
.sym 41733 basesoc_uart_phy_rx_busy
.sym 41736 $abc$36456$n2871
.sym 41738 $abc$36456$n5089_1
.sym 41742 $abc$36456$n3943
.sym 41745 basesoc_uart_phy_rx_busy
.sym 41748 $abc$36456$n3937
.sym 41750 basesoc_uart_phy_rx_busy
.sym 41754 $abc$36456$n3949
.sym 41755 basesoc_uart_phy_rx_busy
.sym 41760 basesoc_uart_phy_rx_busy
.sym 41761 $abc$36456$n3939
.sym 41766 $abc$36456$n3945
.sym 41769 basesoc_uart_phy_rx_busy
.sym 41774 basesoc_uart_phy_rx_busy
.sym 41775 $abc$36456$n3935
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 $abc$36456$n3947
.sym 41780 $abc$36456$n3949
.sym 41781 $abc$36456$n3951
.sym 41782 $abc$36456$n3953
.sym 41783 $abc$36456$n3955
.sym 41784 $abc$36456$n3957
.sym 41785 $abc$36456$n3959
.sym 41786 $abc$36456$n3961
.sym 41791 basesoc_uart_phy_storage[15]
.sym 41792 basesoc_timer0_reload_storage[24]
.sym 41794 slave_sel_r[2]
.sym 41795 $abc$36456$n3324
.sym 41798 $abc$36456$n3224
.sym 41800 $abc$36456$n3222
.sym 41801 basesoc_uart_phy_rx_busy
.sym 41802 array_muxed0[14]
.sym 41804 array_muxed0[2]
.sym 41806 basesoc_dat_w[2]
.sym 41814 basesoc_ctrl_reset_reset_r
.sym 41834 $abc$36456$n4042
.sym 41836 $abc$36456$n3947
.sym 41838 $abc$36456$n3951
.sym 41839 $abc$36456$n3953
.sym 41841 basesoc_uart_phy_rx_busy
.sym 41842 $abc$36456$n3959
.sym 41845 basesoc_uart_phy_tx_busy
.sym 41848 $abc$36456$n3955
.sym 41849 $abc$36456$n3957
.sym 41851 $abc$36456$n3961
.sym 41854 basesoc_uart_phy_rx_busy
.sym 41855 $abc$36456$n3961
.sym 41860 $abc$36456$n3951
.sym 41861 basesoc_uart_phy_rx_busy
.sym 41866 $abc$36456$n4042
.sym 41867 basesoc_uart_phy_tx_busy
.sym 41872 $abc$36456$n3959
.sym 41873 basesoc_uart_phy_rx_busy
.sym 41877 $abc$36456$n3957
.sym 41878 basesoc_uart_phy_rx_busy
.sym 41883 basesoc_uart_phy_rx_busy
.sym 41885 $abc$36456$n3955
.sym 41890 $abc$36456$n3953
.sym 41892 basesoc_uart_phy_rx_busy
.sym 41896 $abc$36456$n3947
.sym 41897 basesoc_uart_phy_rx_busy
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$36456$n3963
.sym 41903 $abc$36456$n3965
.sym 41904 $abc$36456$n3967
.sym 41905 $abc$36456$n3969
.sym 41906 $abc$36456$n3971
.sym 41907 $abc$36456$n3973
.sym 41908 $abc$36456$n3975
.sym 41909 $abc$36456$n3978
.sym 41915 $abc$36456$n3224
.sym 41916 $abc$36456$n4030
.sym 41920 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 41921 basesoc_uart_phy_storage[20]
.sym 41922 $abc$36456$n142
.sym 41923 $abc$36456$n2715
.sym 41924 $abc$36456$n3317
.sym 41925 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 41927 $abc$36456$n3231
.sym 41929 $abc$36456$n5244_1
.sym 41930 array_muxed0[14]
.sym 41934 $abc$36456$n3303
.sym 41935 basesoc_uart_phy_rx_busy
.sym 41936 interface4_bank_bus_dat_r[4]
.sym 41937 basesoc_dat_w[5]
.sym 41943 interface4_bank_bus_dat_r[4]
.sym 41954 interface5_bank_bus_dat_r[4]
.sym 41959 basesoc_uart_phy_rx_busy
.sym 41962 $abc$36456$n3969
.sym 41965 array_muxed0[0]
.sym 41966 interface3_bank_bus_dat_r[4]
.sym 41967 $abc$36456$n3963
.sym 41969 $abc$36456$n3967
.sym 41971 $abc$36456$n3971
.sym 41972 $abc$36456$n3973
.sym 41973 $abc$36456$n3975
.sym 41977 $abc$36456$n3971
.sym 41978 basesoc_uart_phy_rx_busy
.sym 41985 array_muxed0[0]
.sym 41988 basesoc_uart_phy_rx_busy
.sym 41989 $abc$36456$n3969
.sym 41995 interface4_bank_bus_dat_r[4]
.sym 41996 interface3_bank_bus_dat_r[4]
.sym 41997 interface5_bank_bus_dat_r[4]
.sym 42000 basesoc_uart_phy_rx_busy
.sym 42003 $abc$36456$n3963
.sym 42008 $abc$36456$n3975
.sym 42009 basesoc_uart_phy_rx_busy
.sym 42012 basesoc_uart_phy_rx_busy
.sym 42014 $abc$36456$n3973
.sym 42019 basesoc_uart_phy_rx_busy
.sym 42020 $abc$36456$n3967
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$36456$n6377
.sym 42026 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 42027 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 42028 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 42029 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42030 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 42031 basesoc_dat_w[4]
.sym 42032 adr[2]
.sym 42033 basesoc_uart_phy_storage[24]
.sym 42036 $abc$36456$n4039_1
.sym 42037 basesoc_uart_phy_storage[22]
.sym 42039 $abc$36456$n3314
.sym 42040 basesoc_dat_w[7]
.sym 42041 adr[0]
.sym 42043 basesoc_uart_phy_storage[29]
.sym 42048 basesoc_uart_phy_storage[19]
.sym 42049 array_muxed1[7]
.sym 42050 basesoc_dat_w[1]
.sym 42051 array_muxed0[0]
.sym 42053 $abc$36456$n2870
.sym 42054 basesoc_dat_w[4]
.sym 42055 $abc$36456$n2894
.sym 42057 interface1_bank_bus_dat_r[7]
.sym 42058 $abc$36456$n3346
.sym 42059 interface4_bank_bus_dat_r[1]
.sym 42066 interface1_bank_bus_dat_r[4]
.sym 42067 adr[0]
.sym 42069 basesoc_uart_phy_storage[31]
.sym 42071 $abc$36456$n5249_1
.sym 42072 $abc$36456$n2870
.sym 42073 interface0_bank_bus_dat_r[4]
.sym 42074 basesoc_uart_phy_storage[7]
.sym 42075 adr[0]
.sym 42077 $abc$36456$n5250_1
.sym 42080 basesoc_uart_phy_storage[15]
.sym 42082 $abc$36456$n3346
.sym 42084 basesoc_uart_phy_storage[23]
.sym 42089 adr[1]
.sym 42090 $abc$36456$n4945
.sym 42092 csrbank0_leds_out0_w[4]
.sym 42093 $abc$36456$n3248
.sym 42094 $abc$36456$n4946_1
.sym 42096 array_muxed1[5]
.sym 42097 adr[1]
.sym 42099 basesoc_uart_phy_storage[23]
.sym 42100 adr[0]
.sym 42101 adr[1]
.sym 42102 basesoc_uart_phy_storage[7]
.sym 42111 $abc$36456$n3248
.sym 42112 $abc$36456$n4946_1
.sym 42114 $abc$36456$n4945
.sym 42117 array_muxed1[5]
.sym 42123 adr[0]
.sym 42124 basesoc_uart_phy_storage[31]
.sym 42125 adr[1]
.sym 42126 basesoc_uart_phy_storage[15]
.sym 42129 interface0_bank_bus_dat_r[4]
.sym 42130 interface1_bank_bus_dat_r[4]
.sym 42131 $abc$36456$n5249_1
.sym 42132 $abc$36456$n5250_1
.sym 42136 adr[0]
.sym 42138 adr[1]
.sym 42142 $abc$36456$n3346
.sym 42143 csrbank0_leds_out0_w[4]
.sym 42144 $abc$36456$n2870
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 basesoc_bus_wishbone_dat_r[1]
.sym 42149 $abc$36456$n5238_1
.sym 42150 basesoc_bus_wishbone_dat_r[6]
.sym 42151 $abc$36456$n5240_1
.sym 42152 $abc$36456$n5243_1
.sym 42154 $abc$36456$n2822
.sym 42155 basesoc_bus_wishbone_dat_r[2]
.sym 42158 $abc$36456$n232
.sym 42159 $abc$36456$n4007_1
.sym 42161 basesoc_dat_w[4]
.sym 42163 basesoc_uart_phy_storage[31]
.sym 42165 adr[2]
.sym 42167 $abc$36456$n6377
.sym 42168 basesoc_dat_w[5]
.sym 42170 interface1_bank_bus_dat_r[4]
.sym 42171 interface3_bank_bus_dat_r[6]
.sym 42172 $abc$36456$n3303
.sym 42173 interface5_bank_bus_dat_r[7]
.sym 42174 array_muxed0[2]
.sym 42175 array_muxed0[18]
.sym 42177 $abc$36456$n3386
.sym 42178 array_muxed0[4]
.sym 42179 basesoc_bus_wishbone_dat_r[4]
.sym 42180 sel_r
.sym 42183 $abc$36456$n2871
.sym 42189 $abc$36456$n5247_1
.sym 42191 sel_r
.sym 42193 $abc$36456$n5237_1
.sym 42194 $abc$36456$n5252_1
.sym 42195 csrbank0_leds_out0_w[3]
.sym 42197 $abc$36456$n4568
.sym 42199 interface0_bank_bus_dat_r[0]
.sym 42201 $abc$36456$n5235_1
.sym 42203 $abc$36456$n2870
.sym 42204 $abc$36456$n5236
.sym 42206 interface0_bank_bus_dat_r[3]
.sym 42209 $abc$36456$n4570
.sym 42210 interface1_bank_bus_dat_r[0]
.sym 42211 $abc$36456$n5246_1
.sym 42213 interface1_bank_bus_dat_r[3]
.sym 42214 $abc$36456$n5238_1
.sym 42215 $abc$36456$n4655
.sym 42217 $abc$36456$n3346
.sym 42223 $abc$36456$n5235_1
.sym 42224 $abc$36456$n5238_1
.sym 42225 $abc$36456$n4655
.sym 42228 $abc$36456$n3346
.sym 42229 csrbank0_leds_out0_w[3]
.sym 42230 $abc$36456$n2870
.sym 42234 $abc$36456$n5246_1
.sym 42235 interface1_bank_bus_dat_r[3]
.sym 42236 $abc$36456$n5247_1
.sym 42237 interface0_bank_bus_dat_r[3]
.sym 42240 $abc$36456$n5252_1
.sym 42241 $abc$36456$n5246_1
.sym 42243 $abc$36456$n5236
.sym 42246 $abc$36456$n5236
.sym 42247 interface1_bank_bus_dat_r[0]
.sym 42248 $abc$36456$n5237_1
.sym 42249 interface0_bank_bus_dat_r[0]
.sym 42252 $abc$36456$n4655
.sym 42253 sel_r
.sym 42254 $abc$36456$n4568
.sym 42255 $abc$36456$n4570
.sym 42258 $abc$36456$n4570
.sym 42259 $abc$36456$n4568
.sym 42260 sel_r
.sym 42261 $abc$36456$n4655
.sym 42264 $abc$36456$n4655
.sym 42265 $abc$36456$n4570
.sym 42266 $abc$36456$n4568
.sym 42267 sel_r
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42271 basesoc_uart_tx_fifo_wrport_we
.sym 42272 $abc$36456$n2890
.sym 42273 basesoc_uart_eventmanager_storage[0]
.sym 42274 $abc$36456$n2892
.sym 42275 $abc$36456$n3346
.sym 42276 basesoc_uart_eventmanager_storage[1]
.sym 42277 $abc$36456$n3303
.sym 42282 $abc$36456$n4037_1
.sym 42283 $abc$36456$n2869
.sym 42288 basesoc_uart_phy_rx_busy
.sym 42290 $abc$36456$n5252_1
.sym 42293 $abc$36456$n4568
.sym 42294 $abc$36456$n3393_1
.sym 42295 spiflash_bus_dat_r[0]
.sym 42296 $abc$36456$n5254
.sym 42297 basesoc_we
.sym 42298 $abc$36456$n5241_1
.sym 42299 $abc$36456$n4570
.sym 42300 $abc$36456$n3303
.sym 42301 basesoc_ctrl_reset_reset_r
.sym 42302 spiflash_bus_dat_r[6]
.sym 42303 array_muxed0[2]
.sym 42304 spiflash_bus_dat_r[5]
.sym 42305 basesoc_bus_wishbone_dat_r[2]
.sym 42306 slave_sel_r[1]
.sym 42312 basesoc_bus_wishbone_dat_r[0]
.sym 42313 spiflash_bus_dat_r[0]
.sym 42314 basesoc_bus_wishbone_dat_r[3]
.sym 42315 basesoc_bus_wishbone_dat_r[5]
.sym 42317 slave_sel_r[0]
.sym 42318 spiflash_bus_dat_r[1]
.sym 42320 basesoc_bus_wishbone_dat_r[1]
.sym 42321 $abc$36456$n2895_1
.sym 42322 spiflash_bus_dat_r[3]
.sym 42323 interface4_bank_bus_dat_r[7]
.sym 42325 slave_sel_r[1]
.sym 42326 eventmanager_status_w[1]
.sym 42328 spiflash_bus_dat_r[5]
.sym 42329 interface1_bank_bus_dat_r[7]
.sym 42330 slave_sel_r[1]
.sym 42333 interface5_bank_bus_dat_r[7]
.sym 42334 interface3_bank_bus_dat_r[7]
.sym 42336 $abc$36456$n2896
.sym 42337 basesoc_bus_wishbone_dat_r[7]
.sym 42338 spiflash_bus_dat_r[7]
.sym 42345 slave_sel_r[1]
.sym 42346 slave_sel_r[0]
.sym 42347 spiflash_bus_dat_r[5]
.sym 42348 basesoc_bus_wishbone_dat_r[5]
.sym 42351 interface5_bank_bus_dat_r[7]
.sym 42352 interface3_bank_bus_dat_r[7]
.sym 42353 interface1_bank_bus_dat_r[7]
.sym 42354 interface4_bank_bus_dat_r[7]
.sym 42358 eventmanager_status_w[1]
.sym 42364 $abc$36456$n2895_1
.sym 42365 $abc$36456$n2896
.sym 42369 spiflash_bus_dat_r[1]
.sym 42370 basesoc_bus_wishbone_dat_r[1]
.sym 42371 slave_sel_r[1]
.sym 42372 slave_sel_r[0]
.sym 42375 spiflash_bus_dat_r[0]
.sym 42376 basesoc_bus_wishbone_dat_r[0]
.sym 42377 slave_sel_r[0]
.sym 42378 slave_sel_r[1]
.sym 42381 slave_sel_r[1]
.sym 42382 slave_sel_r[0]
.sym 42383 basesoc_bus_wishbone_dat_r[3]
.sym 42384 spiflash_bus_dat_r[3]
.sym 42387 slave_sel_r[0]
.sym 42388 slave_sel_r[1]
.sym 42389 spiflash_bus_dat_r[7]
.sym 42390 basesoc_bus_wishbone_dat_r[7]
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42399 $abc$36456$n2871
.sym 42400 array_muxed1[5]
.sym 42401 array_muxed1[1]
.sym 42404 basesoc_picorv327[2]
.sym 42407 interface3_bank_bus_dat_r[5]
.sym 42408 $abc$36456$n3248
.sym 42409 $abc$36456$n2869
.sym 42411 interface4_bank_bus_dat_r[7]
.sym 42412 $abc$36456$n2891_1
.sym 42413 basesoc_uart_tx_fifo_wrport_we
.sym 42414 $abc$36456$n2894
.sym 42415 adr[1]
.sym 42416 $abc$36456$n2833
.sym 42417 $abc$36456$n3276
.sym 42418 array_muxed0[15]
.sym 42419 $PACKER_VCC_NET
.sym 42421 $abc$36456$n2871
.sym 42422 array_muxed0[14]
.sym 42423 array_muxed1[5]
.sym 42424 spiflash_bus_dat_r[7]
.sym 42425 $abc$36456$n4025_1
.sym 42426 $abc$36456$n3303
.sym 42428 $abc$36456$n232
.sym 42435 spiflash_bus_dat_r[0]
.sym 42436 array_muxed0[15]
.sym 42437 $abc$36456$n2974
.sym 42438 sys_rst
.sym 42439 spiflash_bus_dat_r[1]
.sym 42441 $abc$36456$n2868
.sym 42442 spiflash_bus_dat_r[2]
.sym 42443 slave_sel_r[0]
.sym 42444 $abc$36456$n2899_1
.sym 42445 array_muxed0[18]
.sym 42446 spiflash_bus_dat_r[4]
.sym 42447 $abc$36456$n3386
.sym 42449 basesoc_bus_wishbone_dat_r[4]
.sym 42450 spiflash_bus_dat_r[2]
.sym 42453 spiflash_bus_dat_r[3]
.sym 42456 $abc$36456$n2871
.sym 42457 basesoc_we
.sym 42458 array_muxed0[16]
.sym 42459 $abc$36456$n2900
.sym 42462 $abc$36456$n3393_1
.sym 42464 array_muxed0[17]
.sym 42465 basesoc_bus_wishbone_dat_r[2]
.sym 42466 slave_sel_r[1]
.sym 42468 spiflash_bus_dat_r[4]
.sym 42469 slave_sel_r[0]
.sym 42470 slave_sel_r[1]
.sym 42471 basesoc_bus_wishbone_dat_r[4]
.sym 42474 sys_rst
.sym 42475 $abc$36456$n2868
.sym 42476 $abc$36456$n2871
.sym 42477 basesoc_we
.sym 42480 $abc$36456$n3393_1
.sym 42481 $abc$36456$n3386
.sym 42482 array_muxed0[17]
.sym 42483 spiflash_bus_dat_r[2]
.sym 42486 array_muxed0[18]
.sym 42487 spiflash_bus_dat_r[3]
.sym 42488 $abc$36456$n3386
.sym 42489 $abc$36456$n3393_1
.sym 42492 slave_sel_r[1]
.sym 42493 basesoc_bus_wishbone_dat_r[2]
.sym 42494 spiflash_bus_dat_r[2]
.sym 42495 slave_sel_r[0]
.sym 42499 $abc$36456$n2899_1
.sym 42500 $abc$36456$n2900
.sym 42504 $abc$36456$n3393_1
.sym 42505 array_muxed0[15]
.sym 42506 spiflash_bus_dat_r[0]
.sym 42507 $abc$36456$n3386
.sym 42510 $abc$36456$n3386
.sym 42511 spiflash_bus_dat_r[1]
.sym 42512 array_muxed0[16]
.sym 42513 $abc$36456$n3393_1
.sym 42514 $abc$36456$n2974
.sym 42515 clk12_$glb_clk
.sym 42516 sys_rst_$glb_sr
.sym 42518 spiflash_bus_dat_r[7]
.sym 42520 spiflash_bus_dat_r[6]
.sym 42521 spiflash_bus_dat_r[5]
.sym 42527 basesoc_picorv327[13]
.sym 42529 slave_sel_r[0]
.sym 42531 $abc$36456$n2898
.sym 42532 $abc$36456$n2920
.sym 42533 $abc$36456$n232
.sym 42534 $abc$36456$n3012
.sym 42536 $abc$36456$n2974
.sym 42538 $abc$36456$n3012
.sym 42540 $abc$36456$n2959
.sym 42541 array_muxed1[7]
.sym 42542 $abc$36456$n3441
.sym 42543 array_muxed0[0]
.sym 42544 $abc$36456$n2890
.sym 42546 array_muxed0[12]
.sym 42547 basesoc_picorv327[7]
.sym 42548 $abc$36456$n3012
.sym 42552 $abc$36456$n2894
.sym 42558 array_muxed0[7]
.sym 42559 array_muxed0[11]
.sym 42560 array_muxed0[10]
.sym 42561 spiflash_bus_dat_r[11]
.sym 42562 array_muxed0[12]
.sym 42563 spiflash_bus_dat_r[10]
.sym 42567 spiflash_bus_dat_r[15]
.sym 42569 array_muxed0[9]
.sym 42570 spiflash_bus_dat_r[8]
.sym 42571 $abc$36456$n3386
.sym 42572 $abc$36456$n3393_1
.sym 42573 spiflash_bus_dat_r[12]
.sym 42574 array_muxed0[8]
.sym 42576 spiflash_bus_dat_r[14]
.sym 42579 array_muxed0[13]
.sym 42580 spiflash_bus_dat_r[9]
.sym 42582 array_muxed0[14]
.sym 42585 $abc$36456$n2974
.sym 42586 spiflash_bus_dat_r[13]
.sym 42591 spiflash_bus_dat_r[15]
.sym 42592 array_muxed0[14]
.sym 42593 $abc$36456$n3386
.sym 42594 $abc$36456$n3393_1
.sym 42597 array_muxed0[13]
.sym 42599 $abc$36456$n3393_1
.sym 42600 spiflash_bus_dat_r[14]
.sym 42603 array_muxed0[12]
.sym 42604 $abc$36456$n3393_1
.sym 42606 spiflash_bus_dat_r[13]
.sym 42609 $abc$36456$n3393_1
.sym 42611 spiflash_bus_dat_r[10]
.sym 42612 array_muxed0[9]
.sym 42616 array_muxed0[11]
.sym 42617 spiflash_bus_dat_r[12]
.sym 42618 $abc$36456$n3393_1
.sym 42621 $abc$36456$n3393_1
.sym 42622 array_muxed0[8]
.sym 42624 spiflash_bus_dat_r[9]
.sym 42628 $abc$36456$n3393_1
.sym 42629 array_muxed0[7]
.sym 42630 spiflash_bus_dat_r[8]
.sym 42633 $abc$36456$n3393_1
.sym 42635 spiflash_bus_dat_r[11]
.sym 42636 array_muxed0[10]
.sym 42637 $abc$36456$n2974
.sym 42638 clk12_$glb_clk
.sym 42639 sys_rst_$glb_sr
.sym 42640 $abc$36456$n4501_1
.sym 42641 $abc$36456$n4452_1
.sym 42642 $abc$36456$n4454_1
.sym 42643 $abc$36456$n4450
.sym 42644 $abc$36456$n4453
.sym 42646 array_muxed1[7]
.sym 42647 array_muxed1[15]
.sym 42648 user_btn2
.sym 42651 user_btn2
.sym 42652 $abc$36456$n3393_1
.sym 42653 $abc$36456$n2924
.sym 42654 $abc$36456$n2994
.sym 42655 basesoc_picorv328[13]
.sym 42657 slave_sel_r[1]
.sym 42659 $abc$36456$n2915
.sym 42660 basesoc_uart_phy_storage[31]
.sym 42661 $abc$36456$n3386
.sym 42662 basesoc_picorv323[5]
.sym 42663 basesoc_picorv323[3]
.sym 42664 array_muxed0[20]
.sym 42665 $abc$36456$n4019_1
.sym 42666 array_muxed0[2]
.sym 42667 array_muxed0[18]
.sym 42668 $abc$36456$n3441
.sym 42669 basesoc_picorv327[10]
.sym 42670 array_muxed0[4]
.sym 42671 basesoc_picorv327[18]
.sym 42672 array_muxed0[7]
.sym 42674 basesoc_picorv327[19]
.sym 42675 $abc$36456$n3894
.sym 42683 $abc$36456$n3026
.sym 42684 basesoc_picorv327[11]
.sym 42685 $abc$36456$n4017_1
.sym 42686 $abc$36456$n4015_1
.sym 42689 $abc$36456$n2833
.sym 42691 $abc$36456$n3442_1
.sym 42693 basesoc_picorv327[6]
.sym 42695 $abc$36456$n4025_1
.sym 42696 spiflash_bus_dat_r[12]
.sym 42698 $abc$36456$n4011_1
.sym 42699 $abc$36456$n3894
.sym 42700 basesoc_picorv327[8]
.sym 42703 slave_sel_r[1]
.sym 42704 basesoc_picorv327[4]
.sym 42706 $abc$36456$n4021_1
.sym 42707 basesoc_picorv327[9]
.sym 42710 basesoc_picorv327[13]
.sym 42712 $abc$36456$n4007_1
.sym 42714 $abc$36456$n4017_1
.sym 42716 $abc$36456$n3894
.sym 42717 basesoc_picorv327[9]
.sym 42721 basesoc_picorv327[13]
.sym 42722 $abc$36456$n4025_1
.sym 42723 $abc$36456$n3894
.sym 42727 basesoc_picorv327[8]
.sym 42728 $abc$36456$n3894
.sym 42729 $abc$36456$n4015_1
.sym 42733 $abc$36456$n3894
.sym 42734 basesoc_picorv327[11]
.sym 42735 $abc$36456$n4021_1
.sym 42745 $abc$36456$n4007_1
.sym 42746 basesoc_picorv327[4]
.sym 42747 $abc$36456$n3894
.sym 42750 slave_sel_r[1]
.sym 42751 $abc$36456$n3442_1
.sym 42752 spiflash_bus_dat_r[12]
.sym 42753 $abc$36456$n2833
.sym 42756 basesoc_picorv327[6]
.sym 42758 $abc$36456$n4011_1
.sym 42759 $abc$36456$n3894
.sym 42760 $abc$36456$n3026
.sym 42761 clk12_$glb_clk
.sym 42763 $abc$36456$n4415_1
.sym 42764 $abc$36456$n4420
.sym 42765 array_muxed0[12]
.sym 42766 array_muxed0[5]
.sym 42767 array_muxed0[15]
.sym 42768 $abc$36456$n4416_1
.sym 42769 array_muxed0[20]
.sym 42770 $abc$36456$n4414
.sym 42774 $abc$36456$n4885
.sym 42775 $abc$36456$n2833
.sym 42776 basesoc_picorv327[16]
.sym 42777 $abc$36456$n2907
.sym 42780 basesoc_picorv327[11]
.sym 42781 basesoc_picorv328[15]
.sym 42784 csrbank0_leds_out0_w[0]
.sym 42788 array_muxed0[6]
.sym 42789 picorv32.mem_wordsize[0]
.sym 42791 basesoc_picorv323[2]
.sym 42794 array_muxed0[2]
.sym 42796 $abc$36456$n3441
.sym 42797 sys_rst
.sym 42798 array_muxed0[4]
.sym 42806 $abc$36456$n3026
.sym 42807 $abc$36456$n4035_1
.sym 42813 $abc$36456$n2898
.sym 42814 $abc$36456$n2890
.sym 42816 $abc$36456$n3702_1
.sym 42817 $abc$36456$n2833
.sym 42818 $abc$36456$n4003_1
.sym 42821 basesoc_picorv327[2]
.sym 42822 $abc$36456$n2894
.sym 42823 $abc$36456$n4039_1
.sym 42825 $abc$36456$n4019_1
.sym 42827 $abc$36456$n4037_1
.sym 42829 basesoc_picorv327[10]
.sym 42831 basesoc_picorv327[18]
.sym 42833 basesoc_picorv327[20]
.sym 42834 basesoc_picorv327[19]
.sym 42835 $abc$36456$n3894
.sym 42837 $abc$36456$n3894
.sym 42838 basesoc_picorv327[19]
.sym 42840 $abc$36456$n4037_1
.sym 42844 $abc$36456$n3894
.sym 42845 $abc$36456$n4035_1
.sym 42846 basesoc_picorv327[18]
.sym 42849 $abc$36456$n2894
.sym 42851 $abc$36456$n2833
.sym 42852 $abc$36456$n3702_1
.sym 42855 $abc$36456$n3702_1
.sym 42856 $abc$36456$n2833
.sym 42857 $abc$36456$n2890
.sym 42861 $abc$36456$n3894
.sym 42863 basesoc_picorv327[10]
.sym 42864 $abc$36456$n4019_1
.sym 42867 $abc$36456$n3702_1
.sym 42868 $abc$36456$n2833
.sym 42870 $abc$36456$n2898
.sym 42874 $abc$36456$n4003_1
.sym 42875 $abc$36456$n3894
.sym 42876 basesoc_picorv327[2]
.sym 42880 basesoc_picorv327[20]
.sym 42881 $abc$36456$n4039_1
.sym 42882 $abc$36456$n3894
.sym 42883 $abc$36456$n3026
.sym 42884 clk12_$glb_clk
.sym 42886 $abc$36456$n4418_1
.sym 42887 array_muxed0[21]
.sym 42888 $abc$36456$n4400_1
.sym 42889 $abc$36456$n4417
.sym 42890 $abc$36456$n4419_1
.sym 42891 $abc$36456$n4480_1
.sym 42892 $abc$36456$n4517
.sym 42893 $abc$36456$n4474_1
.sym 42894 array_muxed0[8]
.sym 42895 array_muxed0[13]
.sym 42898 $abc$36456$n2924
.sym 42899 basesoc_picorv327[2]
.sym 42901 array_muxed0[5]
.sym 42902 $abc$36456$n2994
.sym 42903 $abc$36456$n4401_1
.sym 42905 $abc$36456$n2833
.sym 42906 basesoc_picorv323[6]
.sym 42907 $abc$36456$n3026
.sym 42908 basesoc_picorv327[22]
.sym 42912 $abc$36456$n4025_1
.sym 42913 $abc$36456$n4749_1
.sym 42914 array_muxed0[15]
.sym 42916 $abc$36456$n2998
.sym 42920 basesoc_picorv327[1]
.sym 42921 $abc$36456$n4043_1
.sym 42929 basesoc_picorv327[9]
.sym 42930 basesoc_picorv327[8]
.sym 42931 $abc$36456$n4481
.sym 42932 basesoc_picorv323[1]
.sym 42933 basesoc_picorv323[0]
.sym 42936 $abc$36456$n4408
.sym 42937 $abc$36456$n4413_1
.sym 42943 $abc$36456$n4409_1
.sym 42945 basesoc_picorv327[10]
.sym 42947 $abc$36456$n4419_1
.sym 42948 $abc$36456$n4480_1
.sym 42951 basesoc_picorv323[2]
.sym 42953 basesoc_picorv327[11]
.sym 42954 $abc$36456$n4412_1
.sym 42956 $abc$36456$n4410_1
.sym 42957 $abc$36456$n4411
.sym 42960 basesoc_picorv323[0]
.sym 42961 basesoc_picorv327[8]
.sym 42962 basesoc_picorv327[9]
.sym 42967 $abc$36456$n4409_1
.sym 42968 basesoc_picorv323[1]
.sym 42969 $abc$36456$n4410_1
.sym 42973 basesoc_picorv323[2]
.sym 42974 $abc$36456$n4481
.sym 42975 $abc$36456$n4480_1
.sym 42978 basesoc_picorv323[2]
.sym 42979 $abc$36456$n4408
.sym 42980 $abc$36456$n4411
.sym 42984 $abc$36456$n4409_1
.sym 42986 $abc$36456$n4419_1
.sym 42987 basesoc_picorv323[1]
.sym 42990 basesoc_picorv327[11]
.sym 42991 basesoc_picorv327[10]
.sym 42993 basesoc_picorv323[0]
.sym 42997 $abc$36456$n4413_1
.sym 42998 $abc$36456$n4412_1
.sym 42999 basesoc_picorv323[1]
.sym 43003 $abc$36456$n4412_1
.sym 43004 basesoc_picorv323[1]
.sym 43005 $abc$36456$n4410_1
.sym 43009 $abc$36456$n4561_1
.sym 43010 $abc$36456$n4488_1
.sym 43011 $abc$36456$n4700
.sym 43012 $abc$36456$n4516_1
.sym 43013 $abc$36456$n4518_1
.sym 43014 $abc$36456$n4423
.sym 43015 $abc$36456$n4424_1
.sym 43016 picorv32.alu_out_q[4]
.sym 43019 $abc$36456$n3894_1
.sym 43020 $abc$36456$n4837_1
.sym 43022 basesoc_picorv327[23]
.sym 43023 basesoc_picorv327[9]
.sym 43024 basesoc_picorv327[31]
.sym 43025 basesoc_picorv327[4]
.sym 43026 $abc$36456$n4474_1
.sym 43027 $abc$36456$n2973
.sym 43031 $abc$36456$n4421_1
.sym 43033 $abc$36456$n3708_1
.sym 43036 $abc$36456$n2985
.sym 43038 basesoc_picorv327[7]
.sym 43039 basesoc_picorv323[6]
.sym 43040 $abc$36456$n2879
.sym 43042 $abc$36456$n3441
.sym 43051 basesoc_picorv323[3]
.sym 43052 $abc$36456$n4479_1
.sym 43055 basesoc_picorv327[15]
.sym 43056 $abc$36456$n4539_1
.sym 43057 $abc$36456$n4483_1
.sym 43059 basesoc_picorv323[3]
.sym 43060 $abc$36456$n4425_1
.sym 43061 basesoc_picorv327[14]
.sym 43062 $abc$36456$n4481
.sym 43063 $abc$36456$n4482_1
.sym 43064 basesoc_picorv323[0]
.sym 43065 $abc$36456$n4483_1
.sym 43066 basesoc_picorv323[1]
.sym 43067 $abc$36456$n4488_1
.sym 43068 basesoc_picorv323[2]
.sym 43069 $abc$36456$n4401_1
.sym 43075 $abc$36456$n4484
.sym 43076 $abc$36456$n4413_1
.sym 43077 basesoc_picorv327[18]
.sym 43078 $abc$36456$n4540
.sym 43080 basesoc_picorv327[19]
.sym 43084 basesoc_picorv327[19]
.sym 43085 basesoc_picorv327[18]
.sym 43086 basesoc_picorv323[0]
.sym 43089 $abc$36456$n4413_1
.sym 43090 basesoc_picorv323[1]
.sym 43091 $abc$36456$n4425_1
.sym 43096 basesoc_picorv327[15]
.sym 43097 basesoc_picorv327[14]
.sym 43098 basesoc_picorv323[0]
.sym 43101 $abc$36456$n4401_1
.sym 43102 $abc$36456$n4479_1
.sym 43103 basesoc_picorv323[3]
.sym 43104 $abc$36456$n4482_1
.sym 43107 $abc$36456$n4484
.sym 43108 $abc$36456$n4488_1
.sym 43109 basesoc_picorv323[2]
.sym 43114 $abc$36456$n4484
.sym 43115 $abc$36456$n4483_1
.sym 43116 basesoc_picorv323[2]
.sym 43119 basesoc_picorv323[2]
.sym 43121 $abc$36456$n4483_1
.sym 43122 $abc$36456$n4481
.sym 43125 $abc$36456$n4401_1
.sym 43126 $abc$36456$n4539_1
.sym 43127 $abc$36456$n4540
.sym 43128 basesoc_picorv323[3]
.sym 43132 $abc$36456$n4543
.sym 43133 $abc$36456$n4492_1
.sym 43134 $abc$36456$n4486_1
.sym 43135 $abc$36456$n4487
.sym 43136 $abc$36456$n4588
.sym 43137 $abc$36456$n4601_1
.sym 43138 $abc$36456$n4576
.sym 43139 $abc$36456$n4490
.sym 43142 $abc$36456$n4789_1
.sym 43144 basesoc_picorv327[20]
.sym 43145 basesoc_picorv323[3]
.sym 43146 csrbank0_leds_out0_w[1]
.sym 43147 basesoc_picorv327[8]
.sym 43149 $abc$36456$n3708_1
.sym 43150 basesoc_picorv327[17]
.sym 43153 basesoc_picorv327[30]
.sym 43155 picorv32.mem_wordsize[2]
.sym 43160 $abc$36456$n3441
.sym 43161 $abc$36456$n2969
.sym 43162 $abc$36456$n3858
.sym 43163 basesoc_picorv327[18]
.sym 43164 $abc$36456$n4019_1
.sym 43165 $abc$36456$n2959
.sym 43166 basesoc_picorv327[19]
.sym 43167 $abc$36456$n4538_1
.sym 43173 $abc$36456$n2989_1
.sym 43175 basesoc_picorv327[0]
.sym 43176 basesoc_picorv327[1]
.sym 43177 $abc$36456$n4575
.sym 43178 $abc$36456$n4482_1
.sym 43180 $abc$36456$n4731_1
.sym 43181 basesoc_picorv323[3]
.sym 43182 $abc$36456$n4739
.sym 43183 $abc$36456$n4749_1
.sym 43184 $abc$36456$n2941
.sym 43185 $abc$36456$n4737_1
.sym 43186 $abc$36456$n4401_1
.sym 43187 picorv32.mem_wordsize[0]
.sym 43188 $abc$36456$n2998
.sym 43190 picorv32.mem_wordsize[2]
.sym 43192 $abc$36456$n4730
.sym 43193 $abc$36456$n3708_1
.sym 43194 $abc$36456$n4574
.sym 43195 picorv32.mem_wordsize[0]
.sym 43196 $abc$36456$n2985
.sym 43197 $abc$36456$n4729
.sym 43198 $abc$36456$n4748
.sym 43200 $abc$36456$n4487
.sym 43201 $abc$36456$n4747
.sym 43202 $abc$36456$n3441
.sym 43206 picorv32.mem_wordsize[0]
.sym 43207 $abc$36456$n4730
.sym 43208 basesoc_picorv327[0]
.sym 43209 picorv32.mem_wordsize[2]
.sym 43212 $abc$36456$n4749_1
.sym 43213 $abc$36456$n2998
.sym 43214 $abc$36456$n4747
.sym 43215 $abc$36456$n3708_1
.sym 43218 $abc$36456$n3708_1
.sym 43219 $abc$36456$n2985
.sym 43220 $abc$36456$n4739
.sym 43221 $abc$36456$n4737_1
.sym 43225 $abc$36456$n3441
.sym 43226 basesoc_picorv327[1]
.sym 43227 $abc$36456$n2941
.sym 43230 $abc$36456$n4748
.sym 43231 picorv32.mem_wordsize[2]
.sym 43232 basesoc_picorv327[0]
.sym 43233 picorv32.mem_wordsize[0]
.sym 43236 $abc$36456$n4482_1
.sym 43237 $abc$36456$n4487
.sym 43238 basesoc_picorv323[3]
.sym 43239 $abc$36456$n4401_1
.sym 43243 $abc$36456$n4574
.sym 43244 $abc$36456$n4575
.sym 43248 $abc$36456$n4731_1
.sym 43249 $abc$36456$n2989_1
.sym 43250 $abc$36456$n4729
.sym 43251 $abc$36456$n3708_1
.sym 43253 clk12_$glb_clk
.sym 43255 $abc$36456$n3882_1
.sym 43256 $abc$36456$n4748
.sym 43257 $abc$36456$n3873_1
.sym 43258 $abc$36456$n4542_1
.sym 43259 $abc$36456$n4544_1
.sym 43260 $abc$36456$n4603
.sym 43261 picorv32.alu_out_q[14]
.sym 43262 picorv32.alu_out_q[6]
.sym 43266 $abc$36456$n3898
.sym 43267 $abc$36456$n2959
.sym 43268 picorv32.mem_wordsize[0]
.sym 43269 basesoc_picorv328[10]
.sym 43270 $abc$36456$n2941
.sym 43271 picorv32.mem_rdata_q[10]
.sym 43273 basesoc_picorv328[10]
.sym 43275 picorv32.mem_wordsize[0]
.sym 43276 $abc$36456$n2941
.sym 43277 $abc$36456$n2989_1
.sym 43278 $abc$36456$n4491_1
.sym 43279 picorv32.reg_next_pc[10]
.sym 43280 $abc$36456$n4736
.sym 43281 picorv32.mem_wordsize[0]
.sym 43282 $abc$36456$n4730
.sym 43283 picorv32.reg_next_pc[2]
.sym 43284 $abc$36456$n3441
.sym 43285 picorv32.latched_stalu
.sym 43287 basesoc_picorv323[2]
.sym 43288 $abc$36456$n3882_1
.sym 43290 picorv32.reg_next_pc[9]
.sym 43296 picorv32.reg_next_pc[4]
.sym 43297 $abc$36456$n4746_1
.sym 43300 $abc$36456$n4750
.sym 43301 picorv32.reg_next_pc[6]
.sym 43303 $abc$36456$n4728_1
.sym 43304 picorv32.reg_out[4]
.sym 43307 picorv32.reg_out[6]
.sym 43308 picorv32.reg_out[2]
.sym 43309 picorv32.reg_next_pc[2]
.sym 43310 picorv32.latched_stalu
.sym 43311 picorv32.alu_out_q[9]
.sym 43312 $abc$36456$n3852
.sym 43314 picorv32.reg_next_pc[9]
.sym 43316 $abc$36456$n5502_1
.sym 43317 $abc$36456$n3852
.sym 43319 $abc$36456$n4732
.sym 43322 $abc$36456$n3858
.sym 43324 picorv32.reg_out[9]
.sym 43326 $abc$36456$n4773
.sym 43327 $abc$36456$n4765_1
.sym 43329 $abc$36456$n3852
.sym 43330 $abc$36456$n4728_1
.sym 43332 $abc$36456$n4732
.sym 43335 picorv32.reg_out[9]
.sym 43336 picorv32.alu_out_q[9]
.sym 43337 picorv32.latched_stalu
.sym 43342 $abc$36456$n3858
.sym 43343 picorv32.reg_next_pc[4]
.sym 43344 picorv32.reg_out[4]
.sym 43347 $abc$36456$n4746_1
.sym 43348 $abc$36456$n4750
.sym 43350 $abc$36456$n3852
.sym 43353 $abc$36456$n5502_1
.sym 43354 $abc$36456$n3852
.sym 43355 $abc$36456$n4765_1
.sym 43356 $abc$36456$n4773
.sym 43359 picorv32.reg_out[9]
.sym 43360 picorv32.reg_next_pc[9]
.sym 43361 $abc$36456$n3858
.sym 43366 picorv32.reg_next_pc[6]
.sym 43367 picorv32.reg_out[6]
.sym 43368 $abc$36456$n3858
.sym 43371 picorv32.reg_out[2]
.sym 43373 $abc$36456$n3858
.sym 43374 picorv32.reg_next_pc[2]
.sym 43376 clk12_$glb_clk
.sym 43378 $abc$36456$n4013_1
.sym 43379 $abc$36456$n3886
.sym 43380 picorv32.reg_out[1]
.sym 43381 $abc$36456$n3902
.sym 43382 picorv32.reg_out[7]
.sym 43383 $abc$36456$n4045_1
.sym 43384 $abc$36456$n4021_1
.sym 43385 $abc$36456$n3918_1
.sym 43391 $abc$36456$n3447
.sym 43393 $abc$36456$n3888
.sym 43394 basesoc_picorv327[0]
.sym 43396 basesoc_picorv328[14]
.sym 43397 $abc$36456$n4421_1
.sym 43398 basesoc_picorv327[6]
.sym 43399 picorv32.alu_out_q[9]
.sym 43401 picorv32.mem_wordsize[0]
.sym 43402 $abc$36456$n3873_1
.sym 43403 $abc$36456$n4025_1
.sym 43404 basesoc_picorv327[1]
.sym 43405 $abc$36456$n2989_1
.sym 43406 picorv32.mem_rdata_latched[17]
.sym 43407 $abc$36456$n4704_1
.sym 43408 picorv32.reg_next_pc[23]
.sym 43409 $abc$36456$n4765_1
.sym 43410 picorv32.alu_out_q[14]
.sym 43412 picorv32.latched_is_lu
.sym 43413 $abc$36456$n3886
.sym 43419 picorv32.latched_is_lu
.sym 43420 picorv32.mem_wordsize[2]
.sym 43421 picorv32.cpu_state[4]
.sym 43423 picorv32.alu_out_q[10]
.sym 43424 $abc$36456$n3858
.sym 43427 picorv32.reg_out[20]
.sym 43431 $abc$36456$n2969
.sym 43432 $abc$36456$n3858
.sym 43433 basesoc_picorv327[11]
.sym 43434 picorv32.alu_out_q[20]
.sym 43437 picorv32.reg_next_pc[20]
.sym 43438 $abc$36456$n4779
.sym 43439 picorv32.reg_next_pc[10]
.sym 43440 picorv32.reg_out[10]
.sym 43441 picorv32.mem_wordsize[0]
.sym 43442 $abc$36456$n4730
.sym 43443 $abc$36456$n4781
.sym 43444 $abc$36456$n3441
.sym 43445 $abc$36456$n4789_1
.sym 43448 picorv32.mem_wordsize[0]
.sym 43450 picorv32.latched_stalu
.sym 43452 picorv32.reg_next_pc[20]
.sym 43453 picorv32.reg_out[20]
.sym 43455 $abc$36456$n3858
.sym 43459 picorv32.latched_is_lu
.sym 43460 $abc$36456$n2969
.sym 43461 picorv32.mem_wordsize[0]
.sym 43464 picorv32.alu_out_q[10]
.sym 43465 picorv32.reg_out[10]
.sym 43466 picorv32.latched_stalu
.sym 43470 basesoc_picorv327[11]
.sym 43472 $abc$36456$n4789_1
.sym 43473 picorv32.cpu_state[4]
.sym 43476 picorv32.reg_next_pc[10]
.sym 43478 $abc$36456$n3858
.sym 43479 picorv32.reg_out[10]
.sym 43482 $abc$36456$n4781
.sym 43484 $abc$36456$n4779
.sym 43488 picorv32.latched_stalu
.sym 43490 picorv32.alu_out_q[20]
.sym 43491 picorv32.reg_out[20]
.sym 43494 $abc$36456$n4730
.sym 43495 $abc$36456$n3441
.sym 43496 picorv32.mem_wordsize[2]
.sym 43497 picorv32.mem_wordsize[0]
.sym 43499 clk12_$glb_clk
.sym 43501 picorv32.mem_rdata_latched[17]
.sym 43502 $abc$36456$n4027_1
.sym 43503 picorv32.decoded_imm_uj[3]
.sym 43504 picorv32.decoded_imm_uj[11]
.sym 43505 $abc$36456$n7135
.sym 43506 picorv32.mem_rdata_latched[20]
.sym 43507 $abc$36456$n4825_1
.sym 43508 $abc$36456$n3914_1
.sym 43509 $abc$36456$n6779
.sym 43514 $abc$36456$n4021_1
.sym 43515 picorv32.cpu_state[4]
.sym 43517 picorv32.mem_rdata_q[23]
.sym 43519 picorv32.cpuregs_rs1[0]
.sym 43520 picorv32.reg_out[15]
.sym 43521 picorv32.reg_out[11]
.sym 43522 picorv32.alu_out_q[20]
.sym 43523 picorv32.reg_out[15]
.sym 43524 picorv32.reg_out[1]
.sym 43525 $abc$36456$n5496_1
.sym 43527 $abc$36456$n3902
.sym 43528 $abc$36456$n2879
.sym 43529 $abc$36456$n4716_1
.sym 43530 basesoc_picorv327[7]
.sym 43533 $abc$36456$n3852
.sym 43535 $abc$36456$n3918_1
.sym 43542 picorv32.mem_wordsize[0]
.sym 43544 $abc$36456$n3852
.sym 43546 picorv32.latched_is_lu
.sym 43547 $abc$36456$n4716_1
.sym 43549 picorv32.reg_out[8]
.sym 43550 $abc$36456$n4736
.sym 43551 $abc$36456$n5496_1
.sym 43552 picorv32.reg_out[13]
.sym 43554 picorv32.alu_out_q[8]
.sym 43557 picorv32.latched_stalu
.sym 43558 picorv32.cpu_state[4]
.sym 43560 $abc$36456$n4842
.sym 43561 $abc$36456$n4844
.sym 43562 $abc$36456$n4742
.sym 43563 $abc$36456$n4818
.sym 43564 picorv32.reg_next_pc[13]
.sym 43565 $abc$36456$n2989_1
.sym 43566 $abc$36456$n3858
.sym 43567 picorv32.cpuregs_rs1[20]
.sym 43568 $abc$36456$n3852
.sym 43569 $abc$36456$n4765_1
.sym 43570 $abc$36456$n4843_1
.sym 43572 basesoc_picorv327[13]
.sym 43573 picorv32.reg_next_pc[8]
.sym 43575 $abc$36456$n4842
.sym 43576 $abc$36456$n4716_1
.sym 43577 picorv32.cpuregs_rs1[20]
.sym 43578 $abc$36456$n4844
.sym 43581 basesoc_picorv327[13]
.sym 43584 picorv32.cpu_state[4]
.sym 43587 $abc$36456$n4765_1
.sym 43588 $abc$36456$n4843_1
.sym 43589 $abc$36456$n3852
.sym 43590 $abc$36456$n4818
.sym 43593 $abc$36456$n3858
.sym 43595 picorv32.reg_out[8]
.sym 43596 picorv32.reg_next_pc[8]
.sym 43599 picorv32.latched_is_lu
.sym 43600 $abc$36456$n2989_1
.sym 43601 picorv32.mem_wordsize[0]
.sym 43605 picorv32.alu_out_q[8]
.sym 43606 picorv32.latched_stalu
.sym 43607 picorv32.reg_out[8]
.sym 43611 picorv32.reg_next_pc[13]
.sym 43612 $abc$36456$n3858
.sym 43614 picorv32.reg_out[13]
.sym 43617 $abc$36456$n3852
.sym 43618 $abc$36456$n4742
.sym 43619 $abc$36456$n4736
.sym 43620 $abc$36456$n5496_1
.sym 43622 clk12_$glb_clk
.sym 43624 $abc$36456$n4725_1
.sym 43625 picorv32.mem_rdata_q[17]
.sym 43626 $abc$36456$n4704_1
.sym 43627 $abc$36456$n4706
.sym 43628 $abc$36456$n4903
.sym 43629 $abc$36456$n4824
.sym 43630 picorv32.mem_rdata_latched[19]
.sym 43631 picorv32.mem_rdata_q[19]
.sym 43633 $abc$36456$n232
.sym 43634 $abc$36456$n4891
.sym 43636 basesoc_picorv328[12]
.sym 43637 $abc$36456$n3772
.sym 43638 basesoc_picorv323[0]
.sym 43639 $abc$36456$n3752
.sym 43640 basesoc_picorv323[4]
.sym 43641 picorv32.decoded_imm[4]
.sym 43642 picorv32.mem_wordsize[2]
.sym 43643 picorv32.decoded_imm[7]
.sym 43644 basesoc_picorv327[8]
.sym 43645 $abc$36456$n3770
.sym 43646 basesoc_picorv323[1]
.sym 43647 picorv32.decoded_imm_uj[3]
.sym 43648 $abc$36456$n4742
.sym 43649 picorv32.irq_pending[5]
.sym 43651 $abc$36456$n4818
.sym 43652 $abc$36456$n3858
.sym 43653 $abc$36456$n2959
.sym 43654 picorv32.cpu_state[2]
.sym 43655 $abc$36456$n3030
.sym 43656 picorv32.decoded_imm[0]
.sym 43657 basesoc_picorv327[19]
.sym 43658 $abc$36456$n2866
.sym 43659 basesoc_picorv327[18]
.sym 43665 $abc$36456$n2959
.sym 43667 $abc$36456$n2937
.sym 43668 $abc$36456$n4818
.sym 43670 picorv32.mem_wordsize[0]
.sym 43671 picorv32.cpu_state[3]
.sym 43672 $abc$36456$n2928
.sym 43674 $abc$36456$n2941
.sym 43675 $abc$36456$n4819_1
.sym 43676 $abc$36456$n4818
.sym 43677 $abc$36456$n7136
.sym 43679 $abc$36456$n4765_1
.sym 43680 $abc$36456$n3852
.sym 43684 picorv32.latched_is_lu
.sym 43685 $abc$36456$n4726
.sym 43687 $abc$36456$n2973
.sym 43689 $abc$36456$n4725_1
.sym 43690 $abc$36456$n4831_1
.sym 43692 picorv32.latched_is_lu
.sym 43698 $abc$36456$n3852
.sym 43699 $abc$36456$n4765_1
.sym 43700 $abc$36456$n4818
.sym 43701 $abc$36456$n4819_1
.sym 43704 picorv32.latched_is_lu
.sym 43705 $abc$36456$n2959
.sym 43706 picorv32.mem_wordsize[0]
.sym 43710 picorv32.cpu_state[3]
.sym 43711 $abc$36456$n7136
.sym 43712 $abc$36456$n4726
.sym 43713 $abc$36456$n4725_1
.sym 43716 picorv32.latched_is_lu
.sym 43717 $abc$36456$n2941
.sym 43718 picorv32.mem_wordsize[0]
.sym 43722 $abc$36456$n2937
.sym 43723 picorv32.latched_is_lu
.sym 43725 picorv32.mem_wordsize[0]
.sym 43728 $abc$36456$n2928
.sym 43729 picorv32.latched_is_lu
.sym 43730 picorv32.mem_wordsize[0]
.sym 43735 picorv32.latched_is_lu
.sym 43736 $abc$36456$n2973
.sym 43737 picorv32.mem_wordsize[0]
.sym 43740 $abc$36456$n4818
.sym 43741 $abc$36456$n3852
.sym 43742 $abc$36456$n4765_1
.sym 43743 $abc$36456$n4831_1
.sym 43747 $abc$36456$n4744
.sym 43748 $abc$36456$n4705
.sym 43749 $abc$36456$n4338_1
.sym 43750 $abc$36456$n4743_1
.sym 43751 picorv32.decoded_imm_uj[19]
.sym 43752 $abc$36456$n4329_1
.sym 43753 $abc$36456$n4742
.sym 43754 picorv32.mem_rdata_latched[18]
.sym 43755 basesoc_picorv327[12]
.sym 43758 $abc$36456$n4037_1
.sym 43761 $abc$36456$n3798
.sym 43762 picorv32.cpuregs_rs1[11]
.sym 43763 basesoc_picorv327[11]
.sym 43765 $abc$36456$n4818
.sym 43766 picorv32.mem_wordsize[0]
.sym 43767 $abc$36456$n3788_1
.sym 43768 picorv32.mem_rdata_q[17]
.sym 43770 $abc$36456$n3792
.sym 43771 picorv32.reg_next_pc[10]
.sym 43772 $abc$36456$n5951
.sym 43775 $abc$36456$n4903
.sym 43776 $abc$36456$n3882_1
.sym 43777 $abc$36456$n4824
.sym 43778 $abc$36456$n3088
.sym 43779 picorv32.reg_next_pc[2]
.sym 43780 picorv32.latched_rd[5]
.sym 43781 picorv32.reg_next_pc[13]
.sym 43782 picorv32.reg_next_pc[9]
.sym 43788 picorv32.irq_mask[6]
.sym 43789 $abc$36456$n4752
.sym 43790 $abc$36456$n3890
.sym 43791 picorv32.irq_mask[5]
.sym 43792 picorv32.irq_state[0]
.sym 43794 picorv32.irq_pending[2]
.sym 43795 picorv32.reg_next_pc[8]
.sym 43796 $abc$36456$n4714
.sym 43797 basesoc_picorv327[2]
.sym 43799 picorv32.cpuregs_rs1[6]
.sym 43800 picorv32.cpuregs_rs1[6]
.sym 43801 $abc$36456$n3430
.sym 43802 basesoc_picorv327[6]
.sym 43803 picorv32.irq_mask[2]
.sym 43804 $abc$36456$n4716_1
.sym 43805 picorv32.cpuregs_rs1[2]
.sym 43806 picorv32.instr_maskirq
.sym 43807 $abc$36456$n4751
.sym 43809 picorv32.cpu_state[0]
.sym 43811 $abc$36456$n4713_1
.sym 43812 picorv32.cpu_state[4]
.sym 43814 picorv32.cpu_state[2]
.sym 43815 $abc$36456$n3092
.sym 43816 $abc$36456$n4715
.sym 43818 $abc$36456$n2866
.sym 43819 picorv32.cpuregs_rs1[5]
.sym 43822 picorv32.cpuregs_rs1[6]
.sym 43827 $abc$36456$n2866
.sym 43828 $abc$36456$n3890
.sym 43829 picorv32.reg_next_pc[8]
.sym 43830 picorv32.irq_state[0]
.sym 43833 picorv32.cpuregs_rs1[5]
.sym 43834 picorv32.cpu_state[2]
.sym 43835 picorv32.instr_maskirq
.sym 43836 picorv32.irq_mask[5]
.sym 43839 basesoc_picorv327[6]
.sym 43840 picorv32.irq_mask[6]
.sym 43841 picorv32.cpu_state[4]
.sym 43842 $abc$36456$n3430
.sym 43845 basesoc_picorv327[2]
.sym 43846 picorv32.cpu_state[4]
.sym 43847 picorv32.irq_pending[2]
.sym 43848 picorv32.cpu_state[0]
.sym 43851 $abc$36456$n4713_1
.sym 43853 picorv32.cpuregs_rs1[2]
.sym 43854 $abc$36456$n4716_1
.sym 43857 picorv32.cpuregs_rs1[6]
.sym 43858 $abc$36456$n4752
.sym 43859 $abc$36456$n4716_1
.sym 43860 $abc$36456$n4751
.sym 43863 $abc$36456$n4715
.sym 43864 $abc$36456$n3430
.sym 43865 $abc$36456$n4714
.sym 43866 picorv32.irq_mask[2]
.sym 43867 $abc$36456$n3092
.sym 43868 clk12_$glb_clk
.sym 43869 $abc$36456$n232_$glb_sr
.sym 43870 picorv32.cpuregs_wrdata[5]
.sym 43871 picorv32.cpuregs_wrdata[12]
.sym 43872 $abc$36456$n5201
.sym 43873 picorv32.cpuregs_wrdata[6]
.sym 43874 $abc$36456$n4902
.sym 43875 picorv32.reg_out[17]
.sym 43876 picorv32.mem_rdata_q[18]
.sym 43877 $abc$36456$n4313_1
.sym 43878 picorv32.decoded_imm_uj[7]
.sym 43879 basesoc_picorv327[2]
.sym 43883 picorv32.cpuregs_rs1[1]
.sym 43884 $abc$36456$n4109_1
.sym 43885 $abc$36456$n3021
.sym 43886 $abc$36456$n3022
.sym 43887 $abc$36456$n4059_1
.sym 43888 picorv32.cpuregs_rs1[6]
.sym 43889 picorv32.cpuregs_rs1[1]
.sym 43890 basesoc_picorv327[6]
.sym 43894 $abc$36456$n3886
.sym 43895 picorv32.cpu_state[0]
.sym 43896 picorv32.cpu_state[0]
.sym 43897 $abc$36456$n4765_1
.sym 43898 picorv32.cpu_state[0]
.sym 43899 $abc$36456$n3873_1
.sym 43900 picorv32.reg_next_pc[23]
.sym 43901 $abc$36456$n4765_1
.sym 43902 picorv32.cpuregs_wrdata[4]
.sym 43903 picorv32.cpuregs_wrdata[5]
.sym 43904 picorv32.mem_rdata_latched[18]
.sym 43905 picorv32.cpuregs_wrdata[12]
.sym 43911 picorv32.irq_mask[6]
.sym 43913 $abc$36456$n7139
.sym 43914 $abc$36456$n4770
.sym 43915 picorv32.cpuregs_rs1[4]
.sym 43918 picorv32.irq_pending[6]
.sym 43919 picorv32.cpu_state[0]
.sym 43921 $abc$36456$n4733
.sym 43922 picorv32.irq_state[1]
.sym 43923 picorv32.irq_mask[4]
.sym 43924 picorv32.cpu_state[4]
.sym 43925 $abc$36456$n3430
.sym 43926 $abc$36456$n4734_1
.sym 43927 picorv32.irq_pending[4]
.sym 43928 basesoc_picorv327[8]
.sym 43930 picorv32.irq_mask[5]
.sym 43932 $abc$36456$n4716_1
.sym 43933 picorv32.cpu_state[3]
.sym 43938 $abc$36456$n3088
.sym 43940 picorv32.irq_pending[5]
.sym 43942 basesoc_picorv327[4]
.sym 43944 picorv32.irq_pending[4]
.sym 43945 picorv32.irq_mask[4]
.sym 43950 picorv32.cpu_state[0]
.sym 43951 $abc$36456$n7139
.sym 43952 picorv32.irq_pending[6]
.sym 43953 picorv32.cpu_state[3]
.sym 43956 basesoc_picorv327[4]
.sym 43957 picorv32.irq_mask[4]
.sym 43958 picorv32.cpu_state[4]
.sym 43959 $abc$36456$n3430
.sym 43962 basesoc_picorv327[8]
.sym 43964 $abc$36456$n4770
.sym 43965 picorv32.cpu_state[4]
.sym 43968 picorv32.irq_state[1]
.sym 43970 picorv32.irq_pending[5]
.sym 43971 picorv32.irq_mask[5]
.sym 43974 $abc$36456$n4716_1
.sym 43975 $abc$36456$n4734_1
.sym 43976 $abc$36456$n4733
.sym 43977 picorv32.cpuregs_rs1[4]
.sym 43980 picorv32.irq_mask[6]
.sym 43981 picorv32.irq_pending[6]
.sym 43982 picorv32.irq_state[1]
.sym 43987 picorv32.irq_mask[6]
.sym 43988 picorv32.irq_pending[6]
.sym 43990 $abc$36456$n3088
.sym 43991 clk12_$glb_clk
.sym 43992 $abc$36456$n232_$glb_sr
.sym 43993 $abc$36456$n5225
.sym 43994 $abc$36456$n3174
.sym 43995 picorv32.cpuregs_wrdata[4]
.sym 43996 picorv32.cpuregs_wrdata[7]
.sym 43997 picorv32.reg_out[30]
.sym 43998 $abc$36456$n5204
.sym 43999 $abc$36456$n4307_1
.sym 44000 $abc$36456$n4316_1
.sym 44002 basesoc_picorv327[13]
.sym 44005 $abc$36456$n3794_1
.sym 44006 picorv32.cpuregs_rs1[14]
.sym 44007 $abc$36456$n7139
.sym 44008 $abc$36456$n3814
.sym 44010 basesoc_picorv327[13]
.sym 44011 basesoc_picorv327[9]
.sym 44012 picorv32.cpu_state[4]
.sym 44013 picorv32.cpu_state[2]
.sym 44014 $abc$36456$n3890
.sym 44015 $abc$36456$n3860_1
.sym 44016 $abc$36456$n5201
.sym 44017 picorv32.reg_out[16]
.sym 44018 $abc$36456$n231
.sym 44019 $abc$36456$n5941
.sym 44020 $abc$36456$n4310_1
.sym 44021 $abc$36456$n5939
.sym 44022 $abc$36456$n3036
.sym 44023 $abc$36456$n3918_1
.sym 44024 picorv32.irq_state[0]
.sym 44025 picorv32.irq_state[0]
.sym 44026 $abc$36456$n5225
.sym 44028 basesoc_picorv327[4]
.sym 44034 $abc$36456$n4783_1
.sym 44035 $abc$36456$n7137
.sym 44037 basesoc_picorv327[14]
.sym 44038 basesoc_picorv327[10]
.sym 44039 picorv32.irq_pending[8]
.sym 44041 $abc$36456$n7141
.sym 44042 picorv32.irq_pending[4]
.sym 44043 $abc$36456$n4777_1
.sym 44045 $abc$36456$n7142
.sym 44046 $abc$36456$n5501_1
.sym 44049 $abc$36456$n7147
.sym 44051 picorv32.cpuregs_rs1[10]
.sym 44052 picorv32.irq_mask[4]
.sym 44053 picorv32.cpu_state[3]
.sym 44054 $abc$36456$n4716_1
.sym 44055 $abc$36456$n4782
.sym 44056 picorv32.cpu_state[0]
.sym 44057 $abc$36456$n3430
.sym 44058 picorv32.cpu_state[0]
.sym 44059 picorv32.irq_pending[9]
.sym 44061 picorv32.cpu_state[3]
.sym 44062 picorv32.cpu_state[4]
.sym 44063 picorv32.irq_mask[10]
.sym 44064 picorv32.irq_state[1]
.sym 44065 basesoc_picorv327[9]
.sym 44067 $abc$36456$n4783_1
.sym 44068 $abc$36456$n4782
.sym 44069 $abc$36456$n4716_1
.sym 44070 picorv32.cpuregs_rs1[10]
.sym 44073 picorv32.cpu_state[0]
.sym 44074 picorv32.irq_pending[9]
.sym 44075 picorv32.cpu_state[4]
.sym 44076 basesoc_picorv327[9]
.sym 44079 picorv32.irq_mask[4]
.sym 44080 picorv32.irq_pending[4]
.sym 44082 picorv32.irq_state[1]
.sym 44085 $abc$36456$n7141
.sym 44086 picorv32.cpu_state[3]
.sym 44087 picorv32.irq_pending[8]
.sym 44088 picorv32.cpu_state[0]
.sym 44091 $abc$36456$n7147
.sym 44092 basesoc_picorv327[14]
.sym 44093 picorv32.cpu_state[3]
.sym 44094 picorv32.cpu_state[4]
.sym 44097 $abc$36456$n3430
.sym 44098 basesoc_picorv327[10]
.sym 44099 picorv32.cpu_state[4]
.sym 44100 picorv32.irq_mask[10]
.sym 44103 $abc$36456$n7142
.sym 44104 picorv32.cpu_state[3]
.sym 44105 $abc$36456$n4777_1
.sym 44106 $abc$36456$n5501_1
.sym 44109 $abc$36456$n7137
.sym 44110 picorv32.cpu_state[3]
.sym 44111 picorv32.irq_pending[4]
.sym 44112 picorv32.cpu_state[0]
.sym 44116 $abc$36456$n4828_1
.sym 44117 $abc$36456$n5195
.sym 44118 $abc$36456$n4043_1
.sym 44119 $abc$36456$n4846
.sym 44120 $abc$36456$n4872
.sym 44121 picorv32.decoded_rd[5]
.sym 44122 $abc$36456$n3946_1
.sym 44123 picorv32.decoded_imm_uj[18]
.sym 44124 $abc$36456$n5531_1
.sym 44128 picorv32.decoded_imm[4]
.sym 44129 $abc$36456$n7137
.sym 44131 $abc$36456$n7142
.sym 44132 $abc$36456$n4060_1
.sym 44133 $abc$36456$n3860_1
.sym 44134 basesoc_picorv327[10]
.sym 44135 $abc$36456$n5225
.sym 44136 $abc$36456$n3168
.sym 44137 $abc$36456$n7140
.sym 44138 $abc$36456$n2866
.sym 44139 basesoc_picorv327[17]
.sym 44140 $abc$36456$n4716_1
.sym 44141 $abc$36456$n3858
.sym 44142 $abc$36456$n3858
.sym 44143 $abc$36456$n2866
.sym 44144 $abc$36456$n4818
.sym 44145 $abc$36456$n5935
.sym 44146 $abc$36456$n4832
.sym 44147 $abc$36456$n4840_1
.sym 44148 $abc$36456$n4904
.sym 44149 basesoc_picorv327[19]
.sym 44151 basesoc_picorv327[18]
.sym 44158 picorv32.cpuregs_rs1[20]
.sym 44160 $abc$36456$n4845
.sym 44164 picorv32.cpu_state[0]
.sym 44165 picorv32.irq_pending[10]
.sym 44167 $abc$36456$n4765_1
.sym 44168 picorv32.cpu_state[3]
.sym 44170 $abc$36456$n7144
.sym 44171 $abc$36456$n4818
.sym 44172 $abc$36456$n3852
.sym 44173 $abc$36456$n4885
.sym 44175 $abc$36456$n3430
.sym 44177 $abc$36456$n4837_1
.sym 44179 $abc$36456$n4891
.sym 44182 $abc$36456$n7143
.sym 44183 picorv32.irq_pending[11]
.sym 44184 $abc$36456$n3092
.sym 44185 picorv32.irq_mask[20]
.sym 44186 $abc$36456$n4897
.sym 44190 picorv32.cpu_state[3]
.sym 44191 picorv32.cpu_state[0]
.sym 44192 $abc$36456$n7143
.sym 44193 picorv32.irq_pending[10]
.sym 44196 $abc$36456$n4818
.sym 44197 $abc$36456$n3852
.sym 44198 $abc$36456$n4765_1
.sym 44199 $abc$36456$n4891
.sym 44202 $abc$36456$n3852
.sym 44203 $abc$36456$n4765_1
.sym 44204 $abc$36456$n4897
.sym 44205 $abc$36456$n4818
.sym 44208 picorv32.cpu_state[0]
.sym 44209 $abc$36456$n7144
.sym 44210 picorv32.irq_pending[11]
.sym 44211 picorv32.cpu_state[3]
.sym 44215 picorv32.cpuregs_rs1[20]
.sym 44220 $abc$36456$n4818
.sym 44221 $abc$36456$n4837_1
.sym 44222 $abc$36456$n4765_1
.sym 44223 $abc$36456$n3852
.sym 44226 $abc$36456$n4885
.sym 44227 $abc$36456$n4818
.sym 44228 $abc$36456$n3852
.sym 44229 $abc$36456$n4765_1
.sym 44232 $abc$36456$n4845
.sym 44233 $abc$36456$n3430
.sym 44234 picorv32.irq_mask[20]
.sym 44236 $abc$36456$n3092
.sym 44237 clk12_$glb_clk
.sym 44238 $abc$36456$n232_$glb_sr
.sym 44239 $abc$36456$n4834_1
.sym 44240 $abc$36456$n4310_1
.sym 44241 $abc$36456$n4863
.sym 44242 $abc$36456$n3930_1
.sym 44243 picorv32.latched_rd[5]
.sym 44244 $abc$36456$n3830
.sym 44245 $abc$36456$n4361_1
.sym 44246 $abc$36456$n4335_1
.sym 44251 picorv32.reg_out[22]
.sym 44253 basesoc_picorv327[17]
.sym 44254 $abc$36456$n7150
.sym 44255 $abc$36456$n4890
.sym 44256 $abc$36456$n7146
.sym 44258 $abc$36456$n7147
.sym 44260 $abc$36456$n7148
.sym 44261 picorv32.reg_pc[17]
.sym 44262 picorv32.cpuregs_rs1[20]
.sym 44263 picorv32.reg_next_pc[10]
.sym 44264 picorv32.latched_rd[5]
.sym 44267 picorv32.reg_next_pc[9]
.sym 44268 $abc$36456$n5951
.sym 44269 $abc$36456$n5933
.sym 44270 $abc$36456$n3088
.sym 44271 picorv32.reg_next_pc[2]
.sym 44272 $abc$36456$n5189
.sym 44273 picorv32.reg_next_pc[13]
.sym 44274 picorv32.reg_next_pc[9]
.sym 44281 $abc$36456$n3898
.sym 44283 $abc$36456$n4846
.sym 44285 $abc$36456$n7155
.sym 44286 $abc$36456$n4898
.sym 44287 $abc$36456$n7152
.sym 44288 $abc$36456$n4817
.sym 44289 picorv32.reg_next_pc[10]
.sym 44290 $abc$36456$n4896
.sym 44291 basesoc_picorv327[22]
.sym 44293 picorv32.irq_state[0]
.sym 44294 $abc$36456$n4820
.sym 44295 picorv32.irq_pending[20]
.sym 44296 $abc$36456$n4716_1
.sym 44297 picorv32.cpu_state[4]
.sym 44299 $abc$36456$n4830
.sym 44300 picorv32.cpuregs_rs1[16]
.sym 44301 picorv32.cpu_state[0]
.sym 44302 $abc$36456$n3858
.sym 44303 $abc$36456$n2866
.sym 44304 picorv32.reg_next_pc[18]
.sym 44306 $abc$36456$n4832
.sym 44307 picorv32.cpu_state[3]
.sym 44308 picorv32.cpuregs_rs1[29]
.sym 44309 basesoc_picorv327[19]
.sym 44310 picorv32.reg_out[18]
.sym 44311 picorv32.cpuregs_rs1[18]
.sym 44313 $abc$36456$n4716_1
.sym 44314 $abc$36456$n4820
.sym 44315 picorv32.cpuregs_rs1[16]
.sym 44316 $abc$36456$n4817
.sym 44319 $abc$36456$n7152
.sym 44320 picorv32.cpu_state[3]
.sym 44321 picorv32.cpu_state[4]
.sym 44322 basesoc_picorv327[19]
.sym 44325 $abc$36456$n3858
.sym 44326 picorv32.reg_next_pc[18]
.sym 44328 picorv32.reg_out[18]
.sym 44331 picorv32.cpu_state[0]
.sym 44333 $abc$36456$n4846
.sym 44334 picorv32.irq_pending[20]
.sym 44337 picorv32.cpu_state[3]
.sym 44338 picorv32.cpu_state[4]
.sym 44339 basesoc_picorv327[22]
.sym 44340 $abc$36456$n7155
.sym 44343 $abc$36456$n4896
.sym 44344 $abc$36456$n4716_1
.sym 44345 picorv32.cpuregs_rs1[29]
.sym 44346 $abc$36456$n4898
.sym 44349 $abc$36456$n4716_1
.sym 44350 $abc$36456$n4832
.sym 44351 picorv32.cpuregs_rs1[18]
.sym 44352 $abc$36456$n4830
.sym 44355 $abc$36456$n2866
.sym 44356 picorv32.reg_next_pc[10]
.sym 44357 $abc$36456$n3898
.sym 44358 picorv32.irq_state[0]
.sym 44360 clk12_$glb_clk
.sym 44363 $abc$36456$n5933
.sym 44364 $abc$36456$n5935
.sym 44365 $abc$36456$n5937
.sym 44366 $abc$36456$n5939
.sym 44367 $abc$36456$n5941
.sym 44368 $abc$36456$n5943
.sym 44369 $abc$36456$n5945
.sym 44370 picorv32.decoded_imm[23]
.sym 44371 basesoc_picorv327[27]
.sym 44375 picorv32.cpuregs_rs1[26]
.sym 44376 picorv32.reg_out[29]
.sym 44378 picorv32.cpuregs_rs1[22]
.sym 44379 basesoc_picorv327[22]
.sym 44380 $abc$36456$n3022
.sym 44381 $abc$36456$n7155
.sym 44382 picorv32.cpu_state[3]
.sym 44383 $abc$36456$n3080
.sym 44384 $abc$36456$n4852
.sym 44385 $abc$36456$n3852
.sym 44386 picorv32.cpuregs_rs1[16]
.sym 44387 picorv32.cpu_state[0]
.sym 44388 $abc$36456$n3930_1
.sym 44389 picorv32.reg_next_pc[24]
.sym 44390 picorv32.reg_next_pc[18]
.sym 44391 picorv32.reg_next_pc[23]
.sym 44392 $abc$36456$n3830
.sym 44395 $abc$36456$n4872
.sym 44396 $abc$36456$n5953
.sym 44397 picorv32.cpuregs_rs1[19]
.sym 44403 picorv32.cpu_state[0]
.sym 44404 picorv32.cpuregs_rs1[19]
.sym 44405 $abc$36456$n3430
.sym 44406 $abc$36456$n3858
.sym 44407 basesoc_picorv327[31]
.sym 44408 $abc$36456$n4905
.sym 44409 picorv32.cpu_state[4]
.sym 44410 $abc$36456$n7164
.sym 44411 picorv32.cpuregs_rs1[27]
.sym 44412 $abc$36456$n4716_1
.sym 44413 $abc$36456$n4836
.sym 44414 $abc$36456$n4886
.sym 44415 $abc$36456$n4884
.sym 44416 $abc$36456$n7163
.sym 44417 $abc$36456$n4261
.sym 44418 $abc$36456$n3860_1
.sym 44419 $abc$36456$n2866
.sym 44420 $abc$36456$n3894_1
.sym 44421 $abc$36456$n4838
.sym 44423 picorv32.irq_state[0]
.sym 44426 picorv32.reg_next_pc[19]
.sym 44427 picorv32.reg_next_pc[9]
.sym 44428 picorv32.irq_mask[30]
.sym 44429 picorv32.cpu_state[3]
.sym 44431 picorv32.reg_next_pc[2]
.sym 44432 $abc$36456$n3859_1
.sym 44433 picorv32.irq_pending[30]
.sym 44434 picorv32.reg_out[19]
.sym 44436 $abc$36456$n4886
.sym 44437 picorv32.cpuregs_rs1[27]
.sym 44438 $abc$36456$n4716_1
.sym 44439 $abc$36456$n4884
.sym 44442 $abc$36456$n3894_1
.sym 44443 $abc$36456$n2866
.sym 44444 picorv32.reg_next_pc[9]
.sym 44445 picorv32.irq_state[0]
.sym 44448 $abc$36456$n3860_1
.sym 44449 $abc$36456$n3858
.sym 44450 $abc$36456$n3859_1
.sym 44451 picorv32.reg_next_pc[2]
.sym 44454 picorv32.cpu_state[3]
.sym 44455 basesoc_picorv327[31]
.sym 44456 $abc$36456$n7164
.sym 44457 picorv32.cpu_state[4]
.sym 44460 $abc$36456$n3430
.sym 44461 $abc$36456$n4261
.sym 44462 picorv32.irq_mask[30]
.sym 44463 $abc$36456$n4905
.sym 44466 picorv32.cpu_state[3]
.sym 44467 picorv32.cpu_state[0]
.sym 44468 picorv32.irq_pending[30]
.sym 44469 $abc$36456$n7163
.sym 44473 picorv32.reg_next_pc[19]
.sym 44474 picorv32.reg_out[19]
.sym 44475 $abc$36456$n3858
.sym 44478 picorv32.cpuregs_rs1[19]
.sym 44479 $abc$36456$n4716_1
.sym 44480 $abc$36456$n4836
.sym 44481 $abc$36456$n4838
.sym 44483 clk12_$glb_clk
.sym 44485 $abc$36456$n5947
.sym 44486 $abc$36456$n5949
.sym 44487 $abc$36456$n5951
.sym 44488 $abc$36456$n5953
.sym 44489 $abc$36456$n5955
.sym 44490 $abc$36456$n5957
.sym 44491 $abc$36456$n5959
.sym 44492 $abc$36456$n5961
.sym 44497 picorv32.reg_next_pc[6]
.sym 44498 picorv32.irq_state[1]
.sym 44499 picorv32.reg_pc[4]
.sym 44500 $abc$36456$n2866
.sym 44501 picorv32.reg_next_pc[8]
.sym 44502 picorv32.latched_stalu
.sym 44503 basesoc_picorv327[31]
.sym 44504 $abc$36456$n7163
.sym 44505 picorv32.cpu_state[4]
.sym 44506 $abc$36456$n7164
.sym 44507 picorv32.reg_next_pc[4]
.sym 44508 picorv32.cpu_state[4]
.sym 44510 picorv32.reg_pc[21]
.sym 44511 $abc$36456$n3918_1
.sym 44512 picorv32.reg_next_pc[19]
.sym 44513 $abc$36456$n5939
.sym 44514 $abc$36456$n231
.sym 44515 $abc$36456$n5941
.sym 44516 picorv32.irq_state[0]
.sym 44517 $abc$36456$n5943
.sym 44518 picorv32.latched_stalu
.sym 44519 picorv32.irq_pending[30]
.sym 44520 picorv32.reg_out[25]
.sym 44526 $abc$36456$n4369_1
.sym 44528 picorv32.reg_next_pc[15]
.sym 44529 $abc$36456$n3918_1
.sym 44530 picorv32.reg_next_pc[10]
.sym 44532 $abc$36456$n2866
.sym 44533 $abc$36456$n4890
.sym 44534 $abc$36456$n3860_1
.sym 44536 picorv32.cpuregs_rs1[28]
.sym 44537 $abc$36456$n4892
.sym 44539 $abc$36456$n4368_1
.sym 44540 $abc$36456$n2866
.sym 44542 $abc$36456$n5555
.sym 44543 picorv32.irq_state[0]
.sym 44545 $abc$36456$n3898
.sym 44546 $abc$36456$n4716_1
.sym 44547 $abc$36456$n5957
.sym 44548 $abc$36456$n3930_1
.sym 44549 picorv32.reg_next_pc[24]
.sym 44550 $abc$36456$n5963
.sym 44551 $abc$36456$n3938_1
.sym 44552 $abc$36456$n5967
.sym 44553 $abc$36456$n3858
.sym 44554 $abc$36456$n4367_1
.sym 44555 $abc$36456$n231
.sym 44556 $abc$36456$n5975
.sym 44559 $abc$36456$n3930_1
.sym 44560 $abc$36456$n2866
.sym 44561 $abc$36456$n5555
.sym 44562 $abc$36456$n5963
.sym 44565 $abc$36456$n5975
.sym 44566 $abc$36456$n231
.sym 44567 $abc$36456$n4367_1
.sym 44571 $abc$36456$n3858
.sym 44572 $abc$36456$n3918_1
.sym 44573 picorv32.reg_next_pc[15]
.sym 44574 $abc$36456$n3860_1
.sym 44577 $abc$36456$n4890
.sym 44578 $abc$36456$n4716_1
.sym 44579 picorv32.cpuregs_rs1[28]
.sym 44580 $abc$36456$n4892
.sym 44583 $abc$36456$n4369_1
.sym 44584 picorv32.reg_next_pc[24]
.sym 44585 $abc$36456$n4368_1
.sym 44586 picorv32.irq_state[0]
.sym 44589 $abc$36456$n5957
.sym 44590 $abc$36456$n2866
.sym 44591 $abc$36456$n3918_1
.sym 44592 $abc$36456$n5555
.sym 44595 $abc$36456$n3938_1
.sym 44596 $abc$36456$n2866
.sym 44597 $abc$36456$n5555
.sym 44598 $abc$36456$n5967
.sym 44601 $abc$36456$n3898
.sym 44602 $abc$36456$n3858
.sym 44603 $abc$36456$n3860_1
.sym 44604 picorv32.reg_next_pc[10]
.sym 44606 clk12_$glb_clk
.sym 44608 $abc$36456$n5963
.sym 44609 $abc$36456$n5965
.sym 44610 $abc$36456$n5967
.sym 44611 $abc$36456$n5969
.sym 44612 $abc$36456$n5971
.sym 44613 $abc$36456$n5973
.sym 44614 $abc$36456$n5975
.sym 44615 $abc$36456$n5977
.sym 44620 picorv32.reg_next_pc[2]
.sym 44621 $abc$36456$n5959
.sym 44623 picorv32.reg_pc[14]
.sym 44624 picorv32.cpuregs_rs1[28]
.sym 44626 $abc$36456$n5228
.sym 44627 $abc$36456$n4368_1
.sym 44628 picorv32.reg_out[28]
.sym 44629 $abc$36456$n3894_1
.sym 44630 $abc$36456$n3860_1
.sym 44632 $abc$36456$n4716_1
.sym 44633 $abc$36456$n5228
.sym 44637 picorv32.reg_next_pc[27]
.sym 44639 $abc$36456$n3858
.sym 44640 picorv32.reg_pc[17]
.sym 44643 $abc$36456$n5213
.sym 44649 picorv32.reg_out[27]
.sym 44650 $abc$36456$n3860_1
.sym 44653 $abc$36456$n3938_1
.sym 44654 $abc$36456$n3858
.sym 44655 picorv32.reg_next_pc[19]
.sym 44656 picorv32.cpuregs_rs1[25]
.sym 44657 $abc$36456$n4379_1
.sym 44661 picorv32.reg_next_pc[27]
.sym 44663 picorv32.alu_out_q[27]
.sym 44664 picorv32.reg_next_pc[20]
.sym 44665 $abc$36456$n4872
.sym 44666 $abc$36456$n5965
.sym 44669 picorv32.irq_state[0]
.sym 44670 $abc$36456$n2866
.sym 44672 $abc$36456$n4874
.sym 44674 $abc$36456$n5981
.sym 44676 $abc$36456$n4716_1
.sym 44677 $abc$36456$n4378
.sym 44678 picorv32.latched_stalu
.sym 44679 $abc$36456$n231
.sym 44680 $abc$36456$n4377_1
.sym 44682 picorv32.reg_next_pc[19]
.sym 44683 $abc$36456$n5965
.sym 44684 picorv32.irq_state[0]
.sym 44685 $abc$36456$n231
.sym 44694 $abc$36456$n4377_1
.sym 44695 $abc$36456$n4378
.sym 44696 $abc$36456$n5981
.sym 44697 $abc$36456$n231
.sym 44700 $abc$36456$n4874
.sym 44701 $abc$36456$n4716_1
.sym 44702 picorv32.cpuregs_rs1[25]
.sym 44703 $abc$36456$n4872
.sym 44706 picorv32.irq_state[0]
.sym 44707 $abc$36456$n4379_1
.sym 44709 picorv32.reg_next_pc[27]
.sym 44712 $abc$36456$n3860_1
.sym 44713 picorv32.reg_next_pc[20]
.sym 44714 $abc$36456$n3858
.sym 44715 $abc$36456$n3938_1
.sym 44724 picorv32.alu_out_q[27]
.sym 44725 picorv32.reg_out[27]
.sym 44726 $abc$36456$n2866
.sym 44727 picorv32.latched_stalu
.sym 44729 clk12_$glb_clk
.sym 44731 $abc$36456$n5979
.sym 44732 $abc$36456$n5981
.sym 44733 $abc$36456$n5983
.sym 44734 $abc$36456$n5985
.sym 44735 $abc$36456$n5987
.sym 44736 $abc$36456$n5989
.sym 44737 $abc$36456$n4382_1
.sym 44738 $abc$36456$n3962_1
.sym 44740 picorv32.reg_pc[24]
.sym 44743 $abc$36456$n4379_1
.sym 44744 picorv32.reg_pc[20]
.sym 44745 $abc$36456$n3032
.sym 44746 $abc$36456$n5969
.sym 44747 $abc$36456$n5249
.sym 44749 picorv32.cpuregs_wrdata[27]
.sym 44751 picorv32.reg_next_pc[19]
.sym 44752 $abc$36456$n4894
.sym 44753 picorv32.reg_pc[18]
.sym 44764 $abc$36456$n3970_1
.sym 44772 $abc$36456$n3069
.sym 44773 picorv32.reg_next_pc[25]
.sym 44774 picorv32.alu_out_q[31]
.sym 44775 picorv32.irq_mask[30]
.sym 44776 picorv32.irq_state[0]
.sym 44778 picorv32.reg_next_pc[26]
.sym 44779 $abc$36456$n3858
.sym 44780 $abc$36456$n2866
.sym 44781 picorv32.alu_out_q[25]
.sym 44782 picorv32.irq_state[1]
.sym 44783 picorv32.reg_out[25]
.sym 44784 picorv32.latched_stalu
.sym 44785 picorv32.alu_out_q[26]
.sym 44786 $abc$36456$n231
.sym 44787 $abc$36456$n5977
.sym 44788 $abc$36456$n5979
.sym 44790 picorv32.reg_out[31]
.sym 44792 picorv32.reg_out[26]
.sym 44796 $abc$36456$n3070
.sym 44797 $abc$36456$n4372_1
.sym 44798 $abc$36456$n4371_1
.sym 44799 $abc$36456$n3088
.sym 44800 $abc$36456$n4375_1
.sym 44801 picorv32.irq_pending[30]
.sym 44803 $abc$36456$n4374_1
.sym 44805 picorv32.reg_out[31]
.sym 44806 picorv32.latched_stalu
.sym 44807 picorv32.alu_out_q[31]
.sym 44808 $abc$36456$n3858
.sym 44811 picorv32.reg_next_pc[25]
.sym 44812 $abc$36456$n3069
.sym 44813 picorv32.irq_state[1]
.sym 44814 picorv32.irq_state[0]
.sym 44817 picorv32.alu_out_q[25]
.sym 44818 picorv32.latched_stalu
.sym 44819 picorv32.reg_out[25]
.sym 44820 $abc$36456$n2866
.sym 44823 $abc$36456$n231
.sym 44824 $abc$36456$n4374_1
.sym 44825 $abc$36456$n4375_1
.sym 44826 $abc$36456$n5979
.sym 44829 picorv32.irq_state[0]
.sym 44830 $abc$36456$n3070
.sym 44831 picorv32.reg_next_pc[26]
.sym 44832 picorv32.irq_state[1]
.sym 44836 picorv32.irq_pending[30]
.sym 44837 picorv32.irq_mask[30]
.sym 44841 $abc$36456$n4372_1
.sym 44842 $abc$36456$n4371_1
.sym 44843 $abc$36456$n5977
.sym 44844 $abc$36456$n231
.sym 44847 $abc$36456$n2866
.sym 44848 picorv32.reg_out[26]
.sym 44849 picorv32.latched_stalu
.sym 44850 picorv32.alu_out_q[26]
.sym 44851 $abc$36456$n3088
.sym 44852 clk12_$glb_clk
.sym 44853 $abc$36456$n232_$glb_sr
.sym 44866 $abc$36456$n3982_1
.sym 44867 picorv32.reg_next_pc[25]
.sym 44869 $abc$36456$n2866
.sym 44870 picorv32.reg_next_pc[20]
.sym 44871 $abc$36456$n2866
.sym 44874 $abc$36456$n2866
.sym 44875 $abc$36456$n3858
.sym 44876 picorv32.irq_state[0]
.sym 44877 picorv32.alu_out_q[25]
.sym 44878 $abc$36456$n5555
.sym 44879 picorv32.reg_out[26]
.sym 44885 picorv32.irq_pending[30]
.sym 44886 $abc$36456$n4382_1
.sym 44887 picorv32.reg_next_pc[23]
.sym 44987 picorv32.reg_next_pc[26]
.sym 44990 picorv32.reg_next_pc[28]
.sym 45078 $abc$36456$n126
.sym 45079 $abc$36456$n122
.sym 45092 basesoc_uart_phy_rx_busy
.sym 45110 $abc$36456$n3107
.sym 45121 $abc$36456$n2741
.sym 45141 basesoc_dat_w[1]
.sym 45171 basesoc_dat_w[1]
.sym 45198 $abc$36456$n2741
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45205 basesoc_uart_phy_storage[6]
.sym 45206 basesoc_uart_phy_storage[26]
.sym 45210 basesoc_uart_phy_storage[28]
.sym 45212 basesoc_uart_phy_storage[30]
.sym 45219 basesoc_uart_phy_storage[14]
.sym 45223 basesoc_uart_phy_storage[12]
.sym 45226 basesoc_dat_w[4]
.sym 45246 $abc$36456$n13
.sym 45248 $abc$36456$n2739
.sym 45258 $abc$36456$n11
.sym 45259 $abc$36456$n122
.sym 45269 basesoc_uart_phy_storage[6]
.sym 45270 basesoc_uart_phy_tx_busy
.sym 45271 basesoc_uart_phy_storage[26]
.sym 45274 basesoc_uart_phy_storage[9]
.sym 45283 $abc$36456$n3917
.sym 45292 $abc$36456$n3919
.sym 45294 $abc$36456$n3923
.sym 45295 $abc$36456$n3925
.sym 45296 $abc$36456$n3927
.sym 45297 $abc$36456$n3929
.sym 45310 basesoc_uart_phy_rx_busy
.sym 45321 basesoc_uart_phy_rx_busy
.sym 45323 $abc$36456$n3917
.sym 45329 $abc$36456$n3929
.sym 45330 basesoc_uart_phy_rx_busy
.sym 45333 basesoc_uart_phy_rx_busy
.sym 45334 $abc$36456$n3925
.sym 45340 $abc$36456$n3919
.sym 45342 basesoc_uart_phy_rx_busy
.sym 45352 basesoc_uart_phy_rx_busy
.sym 45354 $abc$36456$n3923
.sym 45357 $abc$36456$n3927
.sym 45359 basesoc_uart_phy_rx_busy
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 45365 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 45366 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 45367 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 45368 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 45369 basesoc_uart_phy_storage[1]
.sym 45370 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 45371 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 45375 $abc$36456$n2822
.sym 45376 basesoc_timer0_reload_storage[24]
.sym 45381 basesoc_uart_phy_storage[30]
.sym 45385 basesoc_uart_phy_storage[26]
.sym 45388 basesoc_uart_phy_storage[12]
.sym 45390 basesoc_uart_phy_storage[9]
.sym 45394 $abc$36456$n2745
.sym 45397 $abc$36456$n4036
.sym 45398 basesoc_uart_phy_storage[8]
.sym 45405 basesoc_uart_phy_storage[4]
.sym 45406 basesoc_uart_phy_storage[3]
.sym 45407 basesoc_uart_phy_storage[2]
.sym 45408 basesoc_uart_phy_storage[0]
.sym 45412 basesoc_uart_phy_storage[5]
.sym 45413 basesoc_uart_phy_storage[6]
.sym 45414 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 45415 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 45416 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 45417 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 45419 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 45420 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 45425 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 45426 basesoc_uart_phy_storage[1]
.sym 45430 basesoc_uart_phy_storage[7]
.sym 45436 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 45437 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 45439 basesoc_uart_phy_storage[0]
.sym 45440 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 45443 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 45445 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 45446 basesoc_uart_phy_storage[1]
.sym 45447 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 45449 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 45451 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 45452 basesoc_uart_phy_storage[2]
.sym 45453 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 45455 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 45457 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 45458 basesoc_uart_phy_storage[3]
.sym 45459 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 45461 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 45463 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 45464 basesoc_uart_phy_storage[4]
.sym 45465 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 45467 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 45469 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 45470 basesoc_uart_phy_storage[5]
.sym 45471 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 45473 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 45475 basesoc_uart_phy_storage[6]
.sym 45476 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 45477 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 45479 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 45481 basesoc_uart_phy_storage[7]
.sym 45482 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 45483 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 45488 $abc$36456$n4014
.sym 45489 $abc$36456$n4016
.sym 45490 $abc$36456$n4018
.sym 45491 $abc$36456$n4020
.sym 45492 $abc$36456$n4022
.sym 45493 $abc$36456$n4024
.sym 45494 $abc$36456$n4026
.sym 45495 array_muxed0[12]
.sym 45498 array_muxed0[12]
.sym 45499 $abc$36456$n2741
.sym 45500 $abc$36456$n2709
.sym 45501 csrbank2_bitbang0_w[1]
.sym 45502 basesoc_uart_phy_storage[0]
.sym 45503 basesoc_dat_w[2]
.sym 45504 basesoc_ctrl_reset_reset_r
.sym 45505 basesoc_ctrl_storage[26]
.sym 45506 basesoc_dat_w[1]
.sym 45508 basesoc_uart_phy_storage[5]
.sym 45509 basesoc_uart_phy_storage[4]
.sym 45511 basesoc_uart_phy_storage[7]
.sym 45513 basesoc_uart_phy_storage[23]
.sym 45515 basesoc_uart_phy_storage[3]
.sym 45516 basesoc_uart_phy_storage[7]
.sym 45518 basesoc_uart_phy_storage[19]
.sym 45519 $abc$36456$n3222
.sym 45520 basesoc_dat_w[4]
.sym 45522 basesoc_uart_phy_storage[28]
.sym 45523 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 45528 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 45530 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 45531 basesoc_uart_phy_storage[9]
.sym 45533 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 45535 basesoc_uart_phy_storage[14]
.sym 45536 basesoc_uart_phy_storage[13]
.sym 45537 basesoc_uart_phy_storage[12]
.sym 45539 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 45540 basesoc_uart_phy_storage[10]
.sym 45541 basesoc_uart_phy_storage[15]
.sym 45542 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 45543 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 45545 basesoc_uart_phy_storage[11]
.sym 45548 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 45558 basesoc_uart_phy_storage[8]
.sym 45559 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 45560 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 45562 basesoc_uart_phy_storage[8]
.sym 45563 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 45564 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 45566 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 45568 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 45569 basesoc_uart_phy_storage[9]
.sym 45570 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 45572 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 45574 basesoc_uart_phy_storage[10]
.sym 45575 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 45576 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 45578 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 45580 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 45581 basesoc_uart_phy_storage[11]
.sym 45582 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 45584 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 45586 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 45587 basesoc_uart_phy_storage[12]
.sym 45588 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 45590 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 45592 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 45593 basesoc_uart_phy_storage[13]
.sym 45594 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 45596 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 45598 basesoc_uart_phy_storage[14]
.sym 45599 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 45600 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 45602 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 45604 basesoc_uart_phy_storage[15]
.sym 45605 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 45606 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 45610 $abc$36456$n4028
.sym 45611 $abc$36456$n4030
.sym 45612 $abc$36456$n4032
.sym 45613 $abc$36456$n4034
.sym 45614 $abc$36456$n4036
.sym 45615 $abc$36456$n4038
.sym 45616 $abc$36456$n4040
.sym 45617 $abc$36456$n4042
.sym 45618 basesoc_uart_phy_storage[13]
.sym 45619 array_muxed0[5]
.sym 45620 array_muxed0[5]
.sym 45622 basesoc_uart_phy_storage[5]
.sym 45623 basesoc_uart_phy_tx_busy
.sym 45624 basesoc_dat_w[5]
.sym 45625 basesoc_uart_phy_storage[0]
.sym 45626 $abc$36456$n5244_1
.sym 45627 $abc$36456$n3231
.sym 45628 basesoc_uart_phy_storage[10]
.sym 45630 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 45631 basesoc_uart_phy_storage[2]
.sym 45634 clk12
.sym 45635 basesoc_uart_phy_storage[15]
.sym 45636 array_muxed1[4]
.sym 45637 basesoc_uart_phy_storage[11]
.sym 45638 basesoc_ctrl_reset_reset_r
.sym 45641 spiflash_bus_dat_r[7]
.sym 45642 $abc$36456$n3324
.sym 45644 $abc$36456$n2739
.sym 45646 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 45651 basesoc_uart_phy_storage[20]
.sym 45652 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 45654 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 45655 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 45656 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 45658 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 45659 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 45660 basesoc_uart_phy_storage[16]
.sym 45663 basesoc_uart_phy_storage[21]
.sym 45665 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 45666 basesoc_uart_phy_storage[17]
.sym 45669 basesoc_uart_phy_storage[22]
.sym 45673 basesoc_uart_phy_storage[23]
.sym 45678 basesoc_uart_phy_storage[19]
.sym 45679 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 45680 basesoc_uart_phy_storage[18]
.sym 45683 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 45685 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 45686 basesoc_uart_phy_storage[16]
.sym 45687 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 45689 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 45691 basesoc_uart_phy_storage[17]
.sym 45692 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 45693 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 45695 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 45697 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 45698 basesoc_uart_phy_storage[18]
.sym 45699 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 45701 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 45703 basesoc_uart_phy_storage[19]
.sym 45704 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 45705 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 45707 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 45709 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 45710 basesoc_uart_phy_storage[20]
.sym 45711 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 45713 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 45715 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 45716 basesoc_uart_phy_storage[21]
.sym 45717 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 45719 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 45721 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 45722 basesoc_uart_phy_storage[22]
.sym 45723 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 45725 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 45727 basesoc_uart_phy_storage[23]
.sym 45728 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 45729 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 45733 $abc$36456$n4044
.sym 45734 $abc$36456$n4046
.sym 45735 $abc$36456$n4048
.sym 45736 $abc$36456$n4050
.sym 45737 $abc$36456$n4052
.sym 45738 $abc$36456$n4054
.sym 45739 $abc$36456$n4056
.sym 45740 $abc$36456$n4058
.sym 45745 $abc$36456$n3320
.sym 45746 basesoc_uart_phy_storage[16]
.sym 45747 basesoc_uart_phy_storage[13]
.sym 45748 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 45749 $abc$36456$n3230
.sym 45751 basesoc_uart_phy_storage[21]
.sym 45752 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 45754 $abc$36456$n3230
.sym 45755 basesoc_dat_w[1]
.sym 45756 $abc$36456$n4032
.sym 45758 $abc$36456$n3383
.sym 45759 basesoc_uart_phy_storage[31]
.sym 45760 adr[2]
.sym 45761 interface1_bank_bus_dat_r[0]
.sym 45764 basesoc_uart_phy_storage[31]
.sym 45766 basesoc_uart_phy_tx_busy
.sym 45767 basesoc_uart_phy_storage[18]
.sym 45768 basesoc_uart_phy_storage[26]
.sym 45769 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 45775 basesoc_uart_phy_storage[29]
.sym 45776 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 45777 basesoc_uart_phy_storage[30]
.sym 45779 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 45780 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 45781 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 45782 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 45783 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 45784 basesoc_uart_phy_storage[27]
.sym 45785 basesoc_uart_phy_storage[24]
.sym 45786 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 45787 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 45788 basesoc_uart_phy_storage[31]
.sym 45789 basesoc_uart_phy_storage[26]
.sym 45792 basesoc_uart_phy_storage[28]
.sym 45799 basesoc_uart_phy_storage[25]
.sym 45806 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 45808 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 45809 basesoc_uart_phy_storage[24]
.sym 45810 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 45812 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 45814 basesoc_uart_phy_storage[25]
.sym 45815 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 45816 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 45818 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 45820 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 45821 basesoc_uart_phy_storage[26]
.sym 45822 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 45824 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 45826 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 45827 basesoc_uart_phy_storage[27]
.sym 45828 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 45830 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 45832 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 45833 basesoc_uart_phy_storage[28]
.sym 45834 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 45836 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 45838 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 45839 basesoc_uart_phy_storage[29]
.sym 45840 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 45842 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 45844 basesoc_uart_phy_storage[30]
.sym 45845 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 45846 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 45848 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 45850 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 45851 basesoc_uart_phy_storage[31]
.sym 45852 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 45856 $abc$36456$n4060
.sym 45857 $abc$36456$n4062
.sym 45858 $abc$36456$n4064
.sym 45859 $abc$36456$n4066
.sym 45860 $abc$36456$n4068
.sym 45861 $abc$36456$n4070
.sym 45862 $abc$36456$n4072
.sym 45863 $abc$36456$n4074
.sym 45867 $abc$36456$n4013_1
.sym 45868 array_muxed0[4]
.sym 45870 $abc$36456$n2871
.sym 45872 basesoc_uart_phy_storage[27]
.sym 45873 array_muxed0[2]
.sym 45874 basesoc_uart_phy_tx_busy
.sym 45875 basesoc_uart_phy_storage[17]
.sym 45877 $abc$36456$n3224
.sym 45878 basesoc_uart_phy_storage[16]
.sym 45879 basesoc_uart_phy_storage[21]
.sym 45880 basesoc_uart_tx_fifo_wrport_we
.sym 45882 array_muxed0[5]
.sym 45886 adr[2]
.sym 45892 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 45898 $abc$36456$n3965
.sym 45902 basesoc_uart_phy_rx_busy
.sym 45908 array_muxed1[4]
.sym 45912 $abc$36456$n3978
.sym 45914 $abc$36456$n4062
.sym 45918 $abc$36456$n4070
.sym 45919 array_muxed0[2]
.sym 45924 $abc$36456$n4066
.sym 45926 basesoc_uart_phy_tx_busy
.sym 45933 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 45937 $abc$36456$n3978
.sym 45938 basesoc_uart_phy_rx_busy
.sym 45944 basesoc_uart_phy_tx_busy
.sym 45945 $abc$36456$n4062
.sym 45949 $abc$36456$n4066
.sym 45951 basesoc_uart_phy_tx_busy
.sym 45955 $abc$36456$n4070
.sym 45956 basesoc_uart_phy_tx_busy
.sym 45960 basesoc_uart_phy_rx_busy
.sym 45962 $abc$36456$n3965
.sym 45966 array_muxed1[4]
.sym 45975 array_muxed0[2]
.sym 45977 clk12_$glb_clk
.sym 45978 sys_rst_$glb_sr
.sym 45979 $abc$36456$n3913
.sym 45980 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 45981 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 45982 interface4_bank_bus_dat_r[4]
.sym 45983 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 45984 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 45985 basesoc_adr[13]
.sym 45986 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 45991 $abc$36456$n5254
.sym 45992 basesoc_dat_w[7]
.sym 45995 $abc$36456$n5241_1
.sym 45999 basesoc_dat_w[5]
.sym 46001 basesoc_dat_w[2]
.sym 46003 basesoc_uart_phy_storage[7]
.sym 46005 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 46008 sel_r
.sym 46009 $abc$36456$n3248
.sym 46012 basesoc_dat_w[4]
.sym 46013 $abc$36456$n2871
.sym 46020 $abc$36456$n3276
.sym 46021 interface1_bank_bus_dat_r[2]
.sym 46022 interface3_bank_bus_dat_r[1]
.sym 46026 interface4_bank_bus_dat_r[1]
.sym 46027 adr[2]
.sym 46028 $abc$36456$n3231
.sym 46029 sys_rst
.sym 46030 $abc$36456$n5244_1
.sym 46032 sel_r
.sym 46033 $abc$36456$n4568
.sym 46036 interface0_bank_bus_dat_r[2]
.sym 46037 $abc$36456$n5238_1
.sym 46039 $abc$36456$n5240_1
.sym 46040 $abc$36456$n5243_1
.sym 46043 $abc$36456$n5241_1
.sym 46044 $abc$36456$n4570
.sym 46045 $abc$36456$n4655
.sym 46049 $abc$36456$n5254
.sym 46053 interface4_bank_bus_dat_r[1]
.sym 46054 $abc$36456$n5241_1
.sym 46055 interface3_bank_bus_dat_r[1]
.sym 46056 $abc$36456$n5240_1
.sym 46059 sel_r
.sym 46061 $abc$36456$n4570
.sym 46062 $abc$36456$n4568
.sym 46065 $abc$36456$n5254
.sym 46066 $abc$36456$n5238_1
.sym 46067 $abc$36456$n4655
.sym 46068 sel_r
.sym 46071 $abc$36456$n5238_1
.sym 46072 $abc$36456$n4568
.sym 46074 $abc$36456$n4655
.sym 46077 $abc$36456$n4655
.sym 46078 $abc$36456$n4570
.sym 46079 $abc$36456$n4568
.sym 46080 sel_r
.sym 46089 $abc$36456$n3276
.sym 46090 $abc$36456$n3231
.sym 46091 sys_rst
.sym 46092 adr[2]
.sym 46095 $abc$36456$n5244_1
.sym 46096 interface0_bank_bus_dat_r[2]
.sym 46097 interface1_bank_bus_dat_r[2]
.sym 46098 $abc$36456$n5243_1
.sym 46100 clk12_$glb_clk
.sym 46101 sys_rst_$glb_sr
.sym 46102 $abc$36456$n3277
.sym 46103 $abc$36456$n3248
.sym 46104 $abc$36456$n5511_1
.sym 46105 $abc$36456$n3856
.sym 46106 $abc$36456$n3249
.sym 46107 $abc$36456$n5509
.sym 46108 basesoc_uart_phy_storage[7]
.sym 46109 $abc$36456$n3304
.sym 46110 basesoc_uart_phy_rx_busy
.sym 46111 interface1_bank_bus_dat_r[2]
.sym 46112 $abc$36456$n4027_1
.sym 46114 $PACKER_VCC_NET
.sym 46115 sys_rst
.sym 46117 interface4_bank_bus_dat_r[4]
.sym 46118 interface3_bank_bus_dat_r[1]
.sym 46119 basesoc_uart_phy_rx_busy
.sym 46121 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 46122 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 46123 $abc$36456$n2871
.sym 46124 $abc$36456$n3276
.sym 46125 basesoc_dat_w[7]
.sym 46127 array_muxed1[5]
.sym 46128 spiflash_bus_dat_r[7]
.sym 46133 basesoc_picorv323[1]
.sym 46136 $abc$36456$n2739
.sym 46137 clk12
.sym 46144 $abc$36456$n2891_1
.sym 46146 $abc$36456$n2892
.sym 46147 $abc$36456$n3276
.sym 46149 $abc$36456$n2869
.sym 46151 basesoc_dat_w[1]
.sym 46153 basesoc_bus_wishbone_dat_r[6]
.sym 46159 slave_sel_r[1]
.sym 46163 slave_sel_r[0]
.sym 46166 basesoc_uart_eventmanager_status_w[0]
.sym 46167 basesoc_adr[11]
.sym 46168 basesoc_adr[12]
.sym 46170 $abc$36456$n2822
.sym 46172 basesoc_ctrl_reset_reset_r
.sym 46173 spiflash_bus_dat_r[6]
.sym 46174 $abc$36456$n3304
.sym 46176 $abc$36456$n2869
.sym 46177 basesoc_uart_eventmanager_status_w[0]
.sym 46178 $abc$36456$n3276
.sym 46182 $abc$36456$n2892
.sym 46184 $abc$36456$n2891_1
.sym 46190 basesoc_ctrl_reset_reset_r
.sym 46194 basesoc_bus_wishbone_dat_r[6]
.sym 46195 slave_sel_r[0]
.sym 46196 spiflash_bus_dat_r[6]
.sym 46197 slave_sel_r[1]
.sym 46200 $abc$36456$n3304
.sym 46201 basesoc_adr[11]
.sym 46202 basesoc_adr[12]
.sym 46208 basesoc_dat_w[1]
.sym 46212 $abc$36456$n3304
.sym 46213 basesoc_adr[11]
.sym 46214 basesoc_adr[12]
.sym 46222 $abc$36456$n2822
.sym 46223 clk12_$glb_clk
.sym 46224 sys_rst_$glb_sr
.sym 46225 basesoc_adr[11]
.sym 46226 basesoc_adr[12]
.sym 46227 sel_r
.sym 46228 basesoc_adr[9]
.sym 46229 slave_sel_r[0]
.sym 46230 $abc$36456$n2872
.sym 46231 $abc$36456$n3383
.sym 46232 basesoc_adr[10]
.sym 46236 basesoc_picorv327[5]
.sym 46237 basesoc_uart_tx_fifo_wrport_we
.sym 46239 basesoc_uart_eventmanager_storage[1]
.sym 46241 $abc$36456$n2890
.sym 46242 basesoc_uart_eventmanager_pending_w[1]
.sym 46245 interface4_bank_bus_dat_r[1]
.sym 46249 basesoc_picorv323[2]
.sym 46251 basesoc_uart_phy_storage[31]
.sym 46252 basesoc_uart_eventmanager_status_w[0]
.sym 46253 $PACKER_VCC_NET
.sym 46254 $abc$36456$n3383
.sym 46255 basesoc_picorv323[0]
.sym 46258 basesoc_uart_eventmanager_status_w[0]
.sym 46260 array_muxed0[11]
.sym 46268 $abc$36456$n3012
.sym 46282 basesoc_adr[11]
.sym 46283 basesoc_adr[12]
.sym 46290 basesoc_picorv323[5]
.sym 46293 basesoc_picorv323[1]
.sym 46295 $abc$36456$n2872
.sym 46329 basesoc_adr[12]
.sym 46330 basesoc_adr[11]
.sym 46332 $abc$36456$n2872
.sym 46336 basesoc_picorv323[5]
.sym 46342 basesoc_picorv323[1]
.sym 46345 $abc$36456$n3012
.sym 46346 clk12_$glb_clk
.sym 46348 $abc$36456$n4500_1
.sym 46349 $abc$36456$n4448_1
.sym 46350 $abc$36456$n4449_1
.sym 46351 $abc$36456$n4499
.sym 46352 $abc$36456$n4445_1
.sym 46353 $abc$36456$n4447
.sym 46354 $abc$36456$n4446_1
.sym 46355 basesoc_uart_phy_storage[31]
.sym 46359 basesoc_picorv327[8]
.sym 46362 $abc$36456$n2911_1
.sym 46363 $abc$36456$n3386
.sym 46364 array_muxed0[7]
.sym 46371 sel_r
.sym 46375 array_muxed0[19]
.sym 46376 array_muxed0[12]
.sym 46377 basesoc_picorv327[9]
.sym 46378 array_muxed0[5]
.sym 46380 basesoc_picorv327[5]
.sym 46391 array_muxed0[19]
.sym 46393 spiflash_bus_dat_r[5]
.sym 46394 $abc$36456$n3393_1
.sym 46399 $abc$36456$n3386
.sym 46400 spiflash_bus_dat_r[6]
.sym 46402 $abc$36456$n3393_1
.sym 46408 spiflash_bus_dat_r[4]
.sym 46409 array_muxed0[20]
.sym 46411 array_muxed0[21]
.sym 46416 $abc$36456$n2974
.sym 46428 $abc$36456$n3393_1
.sym 46429 array_muxed0[21]
.sym 46430 $abc$36456$n3386
.sym 46431 spiflash_bus_dat_r[6]
.sym 46440 $abc$36456$n3386
.sym 46441 array_muxed0[20]
.sym 46442 $abc$36456$n3393_1
.sym 46443 spiflash_bus_dat_r[5]
.sym 46446 $abc$36456$n3393_1
.sym 46447 $abc$36456$n3386
.sym 46448 array_muxed0[19]
.sym 46449 spiflash_bus_dat_r[4]
.sym 46468 $abc$36456$n2974
.sym 46469 clk12_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 $abc$36456$n4551
.sym 46472 $abc$36456$n4498_1
.sym 46473 $abc$36456$n4502
.sym 46474 $abc$36456$n4503_1
.sym 46475 $abc$36456$n4456
.sym 46476 $abc$36456$n4455_1
.sym 46477 $abc$36456$n4457_1
.sym 46478 $abc$36456$n4504_1
.sym 46480 $abc$36456$n2973
.sym 46481 $abc$36456$n2973
.sym 46483 array_muxed0[6]
.sym 46484 spiflash_bus_dat_r[8]
.sym 46485 basesoc_we
.sym 46486 sys_rst
.sym 46487 slave_sel[2]
.sym 46488 array_muxed0[4]
.sym 46489 slave_sel[1]
.sym 46490 slave_sel_r[1]
.sym 46491 array_muxed0[2]
.sym 46492 basesoc_dat_w[7]
.sym 46493 $abc$36456$n3012
.sym 46495 basesoc_picorv327[17]
.sym 46496 $abc$36456$n4688
.sym 46497 array_muxed0[21]
.sym 46498 $abc$36456$n4045_1
.sym 46502 $abc$36456$n2974
.sym 46504 array_muxed0[12]
.sym 46505 basesoc_picorv327[13]
.sym 46506 array_muxed0[5]
.sym 46513 basesoc_picorv328[15]
.sym 46514 $abc$36456$n4454_1
.sym 46518 basesoc_picorv327[12]
.sym 46521 picorv32.mem_wordsize[2]
.sym 46522 basesoc_picorv327[7]
.sym 46523 $abc$36456$n3012
.sym 46524 $abc$36456$n4453
.sym 46526 basesoc_picorv327[11]
.sym 46527 basesoc_picorv323[0]
.sym 46530 basesoc_picorv323[7]
.sym 46532 basesoc_picorv327[8]
.sym 46533 basesoc_picorv323[1]
.sym 46534 basesoc_picorv323[1]
.sym 46537 basesoc_picorv327[9]
.sym 46539 $abc$36456$n4450
.sym 46540 basesoc_picorv327[10]
.sym 46542 picorv32.mem_wordsize[0]
.sym 46546 $abc$36456$n4453
.sym 46547 $abc$36456$n4450
.sym 46548 basesoc_picorv323[1]
.sym 46552 $abc$36456$n4454_1
.sym 46553 $abc$36456$n4453
.sym 46554 basesoc_picorv323[1]
.sym 46557 basesoc_picorv323[0]
.sym 46558 basesoc_picorv327[11]
.sym 46559 basesoc_picorv327[12]
.sym 46564 basesoc_picorv327[8]
.sym 46565 basesoc_picorv327[7]
.sym 46566 basesoc_picorv323[0]
.sym 46569 basesoc_picorv323[0]
.sym 46570 basesoc_picorv327[10]
.sym 46571 basesoc_picorv327[9]
.sym 46583 basesoc_picorv323[7]
.sym 46587 picorv32.mem_wordsize[0]
.sym 46588 basesoc_picorv323[7]
.sym 46589 basesoc_picorv328[15]
.sym 46590 picorv32.mem_wordsize[2]
.sym 46591 $abc$36456$n3012
.sym 46592 clk12_$glb_clk
.sym 46594 $abc$36456$n4554
.sym 46595 array_muxed0[19]
.sym 46596 $abc$36456$n4552_1
.sym 46597 $abc$36456$n4505
.sym 46598 $abc$36456$n4581
.sym 46599 $abc$36456$n4550_1
.sym 46600 $abc$36456$n4506_1
.sym 46601 $abc$36456$n4608
.sym 46606 array_muxed0[14]
.sym 46607 $abc$36456$n2998
.sym 46609 $abc$36456$n232
.sym 46610 $abc$36456$n4452_1
.sym 46611 $PACKER_VCC_NET
.sym 46612 $abc$36456$n3894
.sym 46613 $abc$36456$n4405
.sym 46614 basesoc_picorv327[12]
.sym 46615 $abc$36456$n4498_1
.sym 46617 picorv32.mem_wordsize[2]
.sym 46618 $abc$36456$n2953
.sym 46619 basesoc_picorv323[1]
.sym 46620 basesoc_picorv323[1]
.sym 46621 $abc$36456$n2994
.sym 46623 basesoc_picorv323[2]
.sym 46624 basesoc_picorv323[3]
.sym 46625 $abc$36456$n2973
.sym 46627 $abc$36456$n4400_1
.sym 46628 basesoc_picorv328[12]
.sym 46629 $abc$36456$n2989_1
.sym 46635 basesoc_picorv323[1]
.sym 46636 $abc$36456$n4033_1
.sym 46637 $abc$36456$n3026
.sym 46638 basesoc_picorv323[1]
.sym 46639 basesoc_picorv327[2]
.sym 46643 $abc$36456$n4415_1
.sym 46644 $abc$36456$n4420
.sym 46646 $abc$36456$n4417
.sym 46648 basesoc_picorv327[22]
.sym 46650 $abc$36456$n3894
.sym 46653 basesoc_picorv327[0]
.sym 46654 $abc$36456$n4013_1
.sym 46655 basesoc_picorv327[17]
.sym 46656 $abc$36456$n4416_1
.sym 46657 basesoc_picorv327[1]
.sym 46658 $abc$36456$n4043_1
.sym 46659 basesoc_picorv323[2]
.sym 46660 basesoc_picorv327[3]
.sym 46661 basesoc_picorv323[0]
.sym 46663 basesoc_picorv327[14]
.sym 46664 basesoc_picorv327[7]
.sym 46665 $abc$36456$n4027_1
.sym 46668 basesoc_picorv323[1]
.sym 46669 $abc$36456$n4416_1
.sym 46674 basesoc_picorv323[1]
.sym 46675 basesoc_picorv327[1]
.sym 46676 basesoc_picorv323[0]
.sym 46677 basesoc_picorv327[0]
.sym 46681 basesoc_picorv327[14]
.sym 46682 $abc$36456$n3894
.sym 46683 $abc$36456$n4027_1
.sym 46686 $abc$36456$n4013_1
.sym 46687 basesoc_picorv327[7]
.sym 46689 $abc$36456$n3894
.sym 46692 $abc$36456$n3894
.sym 46693 $abc$36456$n4033_1
.sym 46694 basesoc_picorv327[17]
.sym 46698 basesoc_picorv323[0]
.sym 46699 basesoc_picorv327[3]
.sym 46701 basesoc_picorv327[2]
.sym 46704 basesoc_picorv327[22]
.sym 46706 $abc$36456$n3894
.sym 46707 $abc$36456$n4043_1
.sym 46710 $abc$36456$n4415_1
.sym 46711 $abc$36456$n4417
.sym 46712 basesoc_picorv323[2]
.sym 46713 $abc$36456$n4420
.sym 46714 $abc$36456$n3026
.sym 46715 clk12_$glb_clk
.sym 46717 $abc$36456$n4553_1
.sym 46718 $abc$36456$n4582
.sym 46719 $abc$36456$n4511
.sym 46720 $abc$36456$n4509
.sym 46721 $abc$36456$n4612
.sym 46722 picorv32.alu_out_q[15]
.sym 46723 picorv32.alu_out_q[31]
.sym 46724 $abc$36456$n4555_1
.sym 46727 picorv32.cpu_state[4]
.sym 46729 $abc$36456$n2879
.sym 46730 $abc$36456$n3012
.sym 46732 $abc$36456$n4505
.sym 46735 $abc$36456$n4402
.sym 46736 array_muxed0[0]
.sym 46739 $abc$36456$n2985
.sym 46740 $abc$36456$n4033_1
.sym 46741 basesoc_picorv323[1]
.sym 46742 basesoc_picorv323[2]
.sym 46743 basesoc_picorv327[24]
.sym 46744 $PACKER_VCC_NET
.sym 46745 basesoc_picorv323[2]
.sym 46746 $PACKER_VCC_NET
.sym 46747 basesoc_picorv323[0]
.sym 46748 basesoc_picorv327[6]
.sym 46749 basesoc_picorv327[12]
.sym 46750 $abc$36456$n2932
.sym 46751 $abc$36456$n2879
.sym 46752 basesoc_picorv323[0]
.sym 46759 $abc$36456$n4408
.sym 46761 $abc$36456$n4407_1
.sym 46762 $abc$36456$n4419_1
.sym 46763 $abc$36456$n4416_1
.sym 46764 basesoc_picorv327[31]
.sym 46765 basesoc_picorv327[4]
.sym 46767 $abc$36456$n3894
.sym 46768 $abc$36456$n4045_1
.sym 46769 $abc$36456$n3026
.sym 46770 basesoc_picorv327[23]
.sym 46771 basesoc_picorv323[2]
.sym 46772 basesoc_picorv327[6]
.sym 46773 $abc$36456$n4414
.sym 46774 $abc$36456$n4418_1
.sym 46776 basesoc_picorv323[0]
.sym 46777 $abc$36456$n4417
.sym 46779 basesoc_picorv323[1]
.sym 46783 basesoc_picorv327[7]
.sym 46784 basesoc_picorv323[3]
.sym 46785 $abc$36456$n4401_1
.sym 46789 basesoc_picorv327[5]
.sym 46791 basesoc_picorv327[5]
.sym 46792 basesoc_picorv327[4]
.sym 46793 basesoc_picorv323[0]
.sym 46797 basesoc_picorv327[23]
.sym 46798 $abc$36456$n3894
.sym 46799 $abc$36456$n4045_1
.sym 46803 $abc$36456$n4401_1
.sym 46804 basesoc_picorv323[3]
.sym 46805 $abc$36456$n4414
.sym 46806 $abc$36456$n4407_1
.sym 46810 $abc$36456$n4419_1
.sym 46811 basesoc_picorv323[1]
.sym 46812 $abc$36456$n4418_1
.sym 46815 basesoc_picorv327[7]
.sym 46817 basesoc_picorv323[0]
.sym 46818 basesoc_picorv327[6]
.sym 46821 $abc$36456$n4416_1
.sym 46822 $abc$36456$n4418_1
.sym 46823 basesoc_picorv323[1]
.sym 46827 basesoc_picorv323[2]
.sym 46828 $abc$36456$n4408
.sym 46830 $abc$36456$n4417
.sym 46834 basesoc_picorv327[31]
.sym 46836 basesoc_picorv323[0]
.sym 46837 $abc$36456$n3026
.sym 46838 clk12_$glb_clk
.sym 46840 $abc$36456$n4489_1
.sym 46841 array_muxed0[27]
.sym 46842 array_muxed0[28]
.sym 46843 $abc$36456$n4428_1
.sym 46844 $abc$36456$n4432_1
.sym 46845 $abc$36456$n4425_1
.sym 46846 array_muxed0[10]
.sym 46847 $abc$36456$n4427_1
.sym 46848 $abc$36456$n4609
.sym 46850 $abc$36456$n3914_1
.sym 46851 $abc$36456$n4043_1
.sym 46853 $abc$36456$n3894
.sym 46854 $abc$36456$n2969
.sym 46855 $abc$36456$n3026
.sym 46856 $abc$36456$n2959
.sym 46858 basesoc_picorv327[10]
.sym 46859 $abc$36456$n3894
.sym 46862 basesoc_picorv327[25]
.sym 46864 basesoc_picorv327[9]
.sym 46866 $abc$36456$n4475
.sym 46867 $abc$36456$n4581
.sym 46868 $abc$36456$n4401_1
.sym 46869 basesoc_picorv327[30]
.sym 46870 picorv32.alu_out_q[4]
.sym 46871 $abc$36456$n2932
.sym 46872 basesoc_picorv327[5]
.sym 46873 basesoc_picorv323[1]
.sym 46874 $abc$36456$n4401_1
.sym 46875 basesoc_picorv323[4]
.sym 46881 $abc$36456$n4401_1
.sym 46884 $abc$36456$n4516_1
.sym 46885 basesoc_picorv323[3]
.sym 46886 $abc$36456$n4423
.sym 46887 $abc$36456$n4517
.sym 46889 $abc$36456$n4426_1
.sym 46890 $abc$36456$n2953
.sym 46891 $abc$36456$n4519
.sym 46892 basesoc_picorv323[1]
.sym 46893 basesoc_picorv323[3]
.sym 46895 $abc$36456$n3708_1
.sym 46900 $abc$36456$n4407_1
.sym 46902 $abc$36456$n4425_1
.sym 46903 $abc$36456$n4411
.sym 46905 basesoc_picorv323[2]
.sym 46908 $abc$36456$n4428_1
.sym 46909 $abc$36456$n4518_1
.sym 46910 $abc$36456$n4701_1
.sym 46911 $abc$36456$n4424_1
.sym 46912 $abc$36456$n4427_1
.sym 46914 basesoc_picorv323[3]
.sym 46915 $abc$36456$n4407_1
.sym 46916 $abc$36456$n4401_1
.sym 46917 $abc$36456$n4423
.sym 46921 $abc$36456$n4428_1
.sym 46922 $abc$36456$n4426_1
.sym 46923 basesoc_picorv323[1]
.sym 46926 $abc$36456$n2953
.sym 46928 $abc$36456$n4701_1
.sym 46929 $abc$36456$n3708_1
.sym 46932 $abc$36456$n4518_1
.sym 46933 $abc$36456$n4401_1
.sym 46934 basesoc_picorv323[3]
.sym 46935 $abc$36456$n4517
.sym 46938 $abc$36456$n4411
.sym 46939 basesoc_picorv323[2]
.sym 46941 $abc$36456$n4424_1
.sym 46944 $abc$36456$n4424_1
.sym 46945 $abc$36456$n4427_1
.sym 46946 basesoc_picorv323[2]
.sym 46951 $abc$36456$n4426_1
.sym 46952 basesoc_picorv323[1]
.sym 46953 $abc$36456$n4425_1
.sym 46956 $abc$36456$n4516_1
.sym 46958 $abc$36456$n4519
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$36456$n4590
.sym 46964 $abc$36456$n4577
.sym 46965 $abc$36456$n4575
.sym 46966 $abc$36456$n4436_1
.sym 46967 $abc$36456$n4587
.sym 46968 $abc$36456$n4521
.sym 46969 $abc$36456$n4589
.sym 46970 $abc$36456$n4578
.sym 46975 $abc$36456$n4561_1
.sym 46977 $abc$36456$n4423
.sym 46978 sys_rst
.sym 46979 $abc$36456$n4519
.sym 46982 basesoc_picorv327[25]
.sym 46987 $abc$36456$n4615
.sym 46988 $abc$36456$n4700
.sym 46989 basesoc_picorv327[13]
.sym 46990 $abc$36456$n4582
.sym 46991 $abc$36456$n4576
.sym 46992 picorv32.alu_out_q[15]
.sym 46993 $abc$36456$n3852
.sym 46994 $abc$36456$n4049_1
.sym 46995 picorv32.latched_stalu
.sym 46996 $abc$36456$n4023_1
.sym 46997 $abc$36456$n4045_1
.sym 46998 basesoc_picorv327[17]
.sym 47004 $abc$36456$n4489_1
.sym 47005 $abc$36456$n4492_1
.sym 47008 $abc$36456$n4518_1
.sym 47012 $abc$36456$n4489_1
.sym 47013 $abc$36456$n4488_1
.sym 47015 $abc$36456$n4487
.sym 47016 $abc$36456$n4491_1
.sym 47020 $abc$36456$n4543
.sym 47023 $abc$36456$n4436_1
.sym 47025 basesoc_picorv323[1]
.sym 47026 $abc$36456$n4475
.sym 47027 $abc$36456$n4490
.sym 47028 $abc$36456$n4401_1
.sym 47029 basesoc_picorv323[2]
.sym 47031 basesoc_picorv323[3]
.sym 47032 $abc$36456$n4540
.sym 47033 $abc$36456$n4521
.sym 47034 basesoc_picorv323[3]
.sym 47037 basesoc_picorv323[2]
.sym 47038 $abc$36456$n4491_1
.sym 47039 $abc$36456$n4489_1
.sym 47043 $abc$36456$n4436_1
.sym 47044 $abc$36456$n4475
.sym 47045 basesoc_picorv323[1]
.sym 47049 basesoc_picorv323[3]
.sym 47051 $abc$36456$n4487
.sym 47052 $abc$36456$n4490
.sym 47055 $abc$36456$n4489_1
.sym 47056 $abc$36456$n4488_1
.sym 47058 basesoc_picorv323[2]
.sym 47061 $abc$36456$n4521
.sym 47062 $abc$36456$n4401_1
.sym 47063 $abc$36456$n4518_1
.sym 47064 basesoc_picorv323[3]
.sym 47067 $abc$36456$n4540
.sym 47068 $abc$36456$n4543
.sym 47069 $abc$36456$n4401_1
.sym 47070 basesoc_picorv323[3]
.sym 47073 basesoc_picorv323[3]
.sym 47075 $abc$36456$n4475
.sym 47076 $abc$36456$n4490
.sym 47079 $abc$36456$n4491_1
.sym 47080 basesoc_picorv323[2]
.sym 47081 $abc$36456$n4492_1
.sym 47086 $abc$36456$n4602
.sym 47087 $abc$36456$n4604_1
.sym 47088 $abc$36456$n4546_1
.sym 47089 picorv32.alu_out_q[11]
.sym 47090 $abc$36456$n4605
.sym 47091 $abc$36456$n4541_1
.sym 47092 picorv32.alu_out_q[12]
.sym 47093 $abc$36456$n4545
.sym 47099 sys_rst
.sym 47100 picorv32.mem_wordsize[2]
.sym 47102 $abc$36456$n2989_1
.sym 47103 basesoc_picorv327[12]
.sym 47104 $abc$36456$n4486_1
.sym 47105 $abc$36456$n4405
.sym 47107 basesoc_picorv327[31]
.sym 47108 $abc$36456$n4405
.sym 47110 $abc$36456$n4406_1
.sym 47111 basesoc_picorv323[1]
.sym 47112 picorv32.reg_next_pc[11]
.sym 47113 $abc$36456$n2994
.sym 47114 $abc$36456$n3762
.sym 47115 basesoc_picorv323[2]
.sym 47117 $abc$36456$n2989_1
.sym 47118 $abc$36456$n2953
.sym 47119 basesoc_picorv328[12]
.sym 47120 basesoc_picorv323[3]
.sym 47121 $abc$36456$n3902
.sym 47127 picorv32.reg_out[4]
.sym 47128 $abc$36456$n4492_1
.sym 47130 picorv32.reg_out[6]
.sym 47131 $abc$36456$n3447
.sym 47132 $abc$36456$n4601_1
.sym 47133 $abc$36456$n4475
.sym 47134 $abc$36456$n4538_1
.sym 47135 $abc$36456$n4543
.sym 47139 basesoc_picorv323[2]
.sym 47141 $abc$36456$n2932
.sym 47142 picorv32.alu_out_q[4]
.sym 47143 $abc$36456$n4602
.sym 47146 basesoc_picorv323[3]
.sym 47147 $abc$36456$n4544_1
.sym 47148 $abc$36456$n4541_1
.sym 47149 basesoc_picorv327[1]
.sym 47155 picorv32.latched_stalu
.sym 47158 picorv32.alu_out_q[6]
.sym 47160 picorv32.alu_out_q[6]
.sym 47161 picorv32.latched_stalu
.sym 47163 picorv32.reg_out[6]
.sym 47167 $abc$36456$n3447
.sym 47168 $abc$36456$n2932
.sym 47169 basesoc_picorv327[1]
.sym 47172 picorv32.alu_out_q[4]
.sym 47173 picorv32.latched_stalu
.sym 47174 picorv32.reg_out[4]
.sym 47178 basesoc_picorv323[3]
.sym 47180 $abc$36456$n4543
.sym 47181 $abc$36456$n4544_1
.sym 47185 $abc$36456$n4492_1
.sym 47186 $abc$36456$n4475
.sym 47187 basesoc_picorv323[2]
.sym 47190 basesoc_picorv323[3]
.sym 47191 $abc$36456$n4475
.sym 47193 $abc$36456$n4544_1
.sym 47197 $abc$36456$n4601_1
.sym 47198 $abc$36456$n4602
.sym 47202 $abc$36456$n4538_1
.sym 47204 $abc$36456$n4541_1
.sym 47207 clk12_$glb_clk
.sym 47209 picorv32.alu_out_q[22]
.sym 47210 picorv32.mem_rdata_latched[23]
.sym 47211 $abc$36456$n4668_1
.sym 47212 picorv32.alu_out_q[26]
.sym 47213 $abc$36456$n4023_1
.sym 47214 picorv32.mem_rdata_q[23]
.sym 47215 $abc$36456$n4683_1
.sym 47216 $abc$36456$n3906
.sym 47221 picorv32.reg_out[3]
.sym 47222 por_rst
.sym 47224 picorv32.mem_wordsize[2]
.sym 47225 basesoc_picorv323[6]
.sym 47226 $abc$36456$n4583
.sym 47227 picorv32.mem_wordsize[2]
.sym 47228 picorv32.mem_rdata_q[8]
.sym 47229 $abc$36456$n4475
.sym 47231 $abc$36456$n3865_1
.sym 47232 $abc$36456$n4606
.sym 47233 basesoc_picorv327[12]
.sym 47234 picorv32.decoded_imm[12]
.sym 47235 $abc$36456$n4765_1
.sym 47236 $abc$36456$n2879
.sym 47237 basesoc_picorv323[1]
.sym 47238 $abc$36456$n2932
.sym 47239 basesoc_picorv323[0]
.sym 47241 basesoc_picorv323[2]
.sym 47242 picorv32.alu_out_q[22]
.sym 47243 $abc$36456$n2879
.sym 47244 picorv32.decoded_imm_uj[11]
.sym 47250 $abc$36456$n4754
.sym 47253 picorv32.reg_out[11]
.sym 47254 picorv32.reg_out[7]
.sym 47258 $abc$36456$n4700
.sym 47261 picorv32.alu_out_q[11]
.sym 47262 picorv32.alu_out_q[15]
.sym 47263 picorv32.reg_out[15]
.sym 47264 picorv32.reg_out[23]
.sym 47265 $abc$36456$n3852
.sym 47267 picorv32.alu_out_q[7]
.sym 47268 $abc$36456$n3858
.sym 47272 picorv32.reg_next_pc[11]
.sym 47273 picorv32.reg_next_pc[7]
.sym 47275 basesoc_picorv327[7]
.sym 47276 picorv32.latched_stalu
.sym 47278 $abc$36456$n4704_1
.sym 47280 picorv32.cpu_state[4]
.sym 47281 picorv32.reg_next_pc[23]
.sym 47283 picorv32.reg_out[7]
.sym 47285 $abc$36456$n3858
.sym 47286 picorv32.reg_next_pc[7]
.sym 47289 picorv32.latched_stalu
.sym 47290 picorv32.reg_out[7]
.sym 47291 picorv32.alu_out_q[7]
.sym 47296 $abc$36456$n4704_1
.sym 47297 $abc$36456$n3852
.sym 47298 $abc$36456$n4700
.sym 47301 picorv32.reg_out[11]
.sym 47302 picorv32.alu_out_q[11]
.sym 47303 picorv32.latched_stalu
.sym 47307 $abc$36456$n4754
.sym 47308 picorv32.cpu_state[4]
.sym 47309 basesoc_picorv327[7]
.sym 47313 picorv32.reg_out[23]
.sym 47314 $abc$36456$n3858
.sym 47316 picorv32.reg_next_pc[23]
.sym 47319 $abc$36456$n3858
.sym 47320 picorv32.reg_out[11]
.sym 47321 picorv32.reg_next_pc[11]
.sym 47325 picorv32.alu_out_q[15]
.sym 47327 picorv32.latched_stalu
.sym 47328 picorv32.reg_out[15]
.sym 47330 clk12_$glb_clk
.sym 47332 basesoc_picorv323[1]
.sym 47333 basesoc_picorv323[0]
.sym 47334 basesoc_picorv323[2]
.sym 47335 basesoc_picorv328[9]
.sym 47336 basesoc_picorv328[12]
.sym 47337 basesoc_picorv323[4]
.sym 47338 basesoc_picorv323[7]
.sym 47339 $abc$36456$n3910_1
.sym 47345 $abc$36456$n4686_1
.sym 47346 $abc$36456$n4645_1
.sym 47347 $abc$36456$n4659
.sym 47348 $abc$36456$n3858
.sym 47349 $abc$36456$n4663
.sym 47350 $PACKER_VCC_NET
.sym 47351 $abc$36456$n3441
.sym 47352 picorv32.reg_out[23]
.sym 47353 picorv32.latched_is_lh
.sym 47354 $abc$36456$n4754
.sym 47355 picorv32.mem_wordsize[0]
.sym 47356 picorv32.cpu_state[3]
.sym 47357 $PACKER_GND_NET
.sym 47358 picorv32.reg_next_pc[14]
.sym 47359 basesoc_picorv323[4]
.sym 47360 $abc$36456$n4055_1
.sym 47361 basesoc_picorv327[30]
.sym 47362 $abc$36456$n3914_1
.sym 47363 picorv32.reg_next_pc[12]
.sym 47364 basesoc_picorv327[5]
.sym 47365 basesoc_picorv323[1]
.sym 47366 picorv32.cpuregs_rs1[12]
.sym 47367 basesoc_picorv327[9]
.sym 47374 picorv32.mem_rdata_latched[23]
.sym 47375 picorv32.latched_stalu
.sym 47378 picorv32.mem_rdata_latched[20]
.sym 47382 picorv32.mem_rdata_q[17]
.sym 47383 picorv32.mem_wordsize[0]
.sym 47384 picorv32.reg_next_pc[14]
.sym 47385 picorv32.alu_out_q[14]
.sym 47387 $abc$36456$n2989_1
.sym 47390 $abc$36456$n2953
.sym 47393 picorv32.decoded_imm[0]
.sym 47397 $abc$36456$n3858
.sym 47398 picorv32.latched_is_lu
.sym 47401 picorv32.reg_out[14]
.sym 47403 $abc$36456$n2879
.sym 47404 picorv32.mem_rdata_q[20]
.sym 47406 picorv32.mem_rdata_q[17]
.sym 47407 $abc$36456$n2953
.sym 47409 $abc$36456$n2879
.sym 47412 $abc$36456$n3858
.sym 47414 picorv32.reg_out[14]
.sym 47415 picorv32.reg_next_pc[14]
.sym 47419 picorv32.mem_rdata_latched[23]
.sym 47426 picorv32.mem_rdata_latched[20]
.sym 47430 picorv32.decoded_imm[0]
.sym 47436 $abc$36456$n2879
.sym 47438 $abc$36456$n2989_1
.sym 47439 picorv32.mem_rdata_q[20]
.sym 47443 picorv32.mem_wordsize[0]
.sym 47444 picorv32.latched_is_lu
.sym 47445 $abc$36456$n2953
.sym 47448 picorv32.reg_out[14]
.sym 47450 picorv32.alu_out_q[14]
.sym 47451 picorv32.latched_stalu
.sym 47452 $abc$36456$n3030_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47455 $abc$36456$n4140
.sym 47456 picorv32.decoded_imm_uj[17]
.sym 47457 $abc$36456$n4041_1
.sym 47458 $abc$36456$n4103_1
.sym 47459 $abc$36456$n4115_1
.sym 47460 $abc$36456$n4116_1
.sym 47461 $abc$36456$n4102_1
.sym 47462 $abc$36456$n4141
.sym 47464 basesoc_picorv323[4]
.sym 47467 basesoc_picorv328[8]
.sym 47468 basesoc_picorv323[7]
.sym 47469 picorv32.mem_wordsize[0]
.sym 47470 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47471 picorv32.latched_stalu
.sym 47472 $abc$36456$n3784_1
.sym 47473 $abc$36456$n3780
.sym 47474 $abc$36456$n3764
.sym 47475 picorv32.alu_out_q[13]
.sym 47476 $abc$36456$n3774
.sym 47477 picorv32.is_slli_srli_srai
.sym 47478 basesoc_picorv323[2]
.sym 47479 picorv32.latched_stalu
.sym 47480 picorv32.decoded_imm_uj[3]
.sym 47481 picorv32.cpuregs_rs1[7]
.sym 47482 picorv32.reg_next_pc[7]
.sym 47483 $abc$36456$n4077
.sym 47484 $abc$36456$n3021
.sym 47485 basesoc_picorv327[13]
.sym 47486 $abc$36456$n4049_1
.sym 47487 picorv32.alu_out_q[30]
.sym 47488 picorv32.cpuregs_rs1[10]
.sym 47489 $abc$36456$n3910_1
.sym 47496 basesoc_picorv327[3]
.sym 47497 $abc$36456$n4818
.sym 47499 $abc$36456$n4706
.sym 47500 $abc$36456$n3852
.sym 47501 picorv32.mem_rdata_latched[17]
.sym 47502 picorv32.latched_is_lu
.sym 47504 picorv32.mem_wordsize[0]
.sym 47505 $abc$36456$n4705
.sym 47506 basesoc_picorv327[1]
.sym 47507 $abc$36456$n4765_1
.sym 47508 $abc$36456$n2932
.sym 47510 $abc$36456$n4825_1
.sym 47514 picorv32.cpu_state[4]
.sym 47515 $abc$36456$n2879
.sym 47516 picorv32.cpu_state[3]
.sym 47517 picorv32.cpu_state[0]
.sym 47518 $abc$36456$n2973
.sym 47519 picorv32.mem_rdata_q[19]
.sym 47520 picorv32.irq_pending[1]
.sym 47523 picorv32.decoded_imm[1]
.sym 47526 picorv32.mem_rdata_latched[19]
.sym 47529 basesoc_picorv327[3]
.sym 47531 picorv32.cpu_state[4]
.sym 47535 picorv32.mem_rdata_latched[17]
.sym 47541 picorv32.cpu_state[4]
.sym 47542 basesoc_picorv327[1]
.sym 47543 $abc$36456$n4705
.sym 47544 $abc$36456$n4706
.sym 47547 picorv32.irq_pending[1]
.sym 47548 picorv32.decoded_imm[1]
.sym 47549 picorv32.cpu_state[0]
.sym 47550 picorv32.cpu_state[3]
.sym 47553 picorv32.latched_is_lu
.sym 47554 $abc$36456$n2932
.sym 47556 picorv32.mem_wordsize[0]
.sym 47559 $abc$36456$n4818
.sym 47560 $abc$36456$n3852
.sym 47561 $abc$36456$n4825_1
.sym 47562 $abc$36456$n4765_1
.sym 47565 $abc$36456$n2973
.sym 47566 $abc$36456$n2879
.sym 47568 picorv32.mem_rdata_q[19]
.sym 47573 picorv32.mem_rdata_latched[19]
.sym 47576 clk12_$glb_clk
.sym 47578 $abc$36456$n4122_1
.sym 47579 $abc$36456$n4109_1
.sym 47580 $abc$36456$n4091_1
.sym 47581 $abc$36456$n4121_1
.sym 47582 $abc$36456$n4714
.sym 47583 $abc$36456$n5523_1
.sym 47584 $abc$36456$n5447_1
.sym 47585 $abc$36456$n4123_1
.sym 47586 $abc$36456$n5453_1
.sym 47590 $abc$36456$n4922
.sym 47591 $abc$36456$n4102_1
.sym 47592 basesoc_picorv327[1]
.sym 47595 $abc$36456$n3766
.sym 47596 picorv32.decoded_imm_uj[2]
.sym 47597 picorv32.cpuregs_rs1[6]
.sym 47598 picorv32.latched_is_lu
.sym 47599 $abc$36456$n5173
.sym 47601 $abc$36456$n3808
.sym 47603 picorv32.reg_next_pc[11]
.sym 47605 $abc$36456$n4059_1
.sym 47606 picorv32.irq_pending[1]
.sym 47607 $abc$36456$n7138
.sym 47610 $abc$36456$n4059_1
.sym 47611 $abc$36456$n5201
.sym 47612 $abc$36456$n5204
.sym 47613 $abc$36456$n3902
.sym 47619 picorv32.reg_next_pc[11]
.sym 47620 $abc$36456$n2959
.sym 47621 picorv32.cpu_state[2]
.sym 47622 $abc$36456$n3902
.sym 47623 picorv32.cpuregs_rs1[1]
.sym 47624 $abc$36456$n2866
.sym 47625 picorv32.mem_rdata_q[18]
.sym 47627 basesoc_picorv327[5]
.sym 47628 picorv32.cpu_state[3]
.sym 47629 $abc$36456$n2879
.sym 47630 $abc$36456$n4743_1
.sym 47631 $abc$36456$n7138
.sym 47632 picorv32.irq_pending[5]
.sym 47633 picorv32.mem_rdata_latched[19]
.sym 47634 $abc$36456$n3914_1
.sym 47636 picorv32.cpu_state[4]
.sym 47640 picorv32.cpu_state[0]
.sym 47642 picorv32.instr_maskirq
.sym 47643 $abc$36456$n4744
.sym 47644 picorv32.irq_state[0]
.sym 47645 picorv32.irq_mask[1]
.sym 47647 picorv32.reg_next_pc[14]
.sym 47652 picorv32.irq_pending[5]
.sym 47653 picorv32.cpu_state[0]
.sym 47658 picorv32.instr_maskirq
.sym 47659 picorv32.cpu_state[2]
.sym 47660 picorv32.irq_mask[1]
.sym 47661 picorv32.cpuregs_rs1[1]
.sym 47664 $abc$36456$n3914_1
.sym 47665 picorv32.reg_next_pc[14]
.sym 47666 picorv32.irq_state[0]
.sym 47667 $abc$36456$n2866
.sym 47670 basesoc_picorv327[5]
.sym 47672 picorv32.cpu_state[4]
.sym 47679 picorv32.mem_rdata_latched[19]
.sym 47682 $abc$36456$n2866
.sym 47683 picorv32.reg_next_pc[11]
.sym 47684 $abc$36456$n3902
.sym 47685 picorv32.irq_state[0]
.sym 47688 picorv32.cpu_state[3]
.sym 47689 $abc$36456$n4744
.sym 47690 $abc$36456$n4743_1
.sym 47691 $abc$36456$n7138
.sym 47694 $abc$36456$n2959
.sym 47695 picorv32.mem_rdata_q[18]
.sym 47696 $abc$36456$n2879
.sym 47698 $abc$36456$n3030_$glb_ce
.sym 47699 clk12_$glb_clk
.sym 47701 $abc$36456$n4152
.sym 47702 $abc$36456$n4051_1
.sym 47703 $abc$36456$n4331_1
.sym 47704 $abc$36456$n5527_1
.sym 47705 $abc$36456$n3978_1
.sym 47706 $abc$36456$n5219
.sym 47707 $abc$36456$n4153
.sym 47708 $abc$36456$n5207
.sym 47709 basesoc_picorv327[5]
.sym 47713 $abc$36456$n3168
.sym 47714 picorv32.reg_out[16]
.sym 47715 basesoc_picorv327[4]
.sym 47716 basesoc_picorv327[7]
.sym 47717 picorv32.cpuregs_rs1[5]
.sym 47719 $abc$36456$n3852
.sym 47720 $abc$36456$n4055_1
.sym 47721 $abc$36456$n4060_1
.sym 47722 $abc$36456$n4060_1
.sym 47723 picorv32.decoded_imm_uj[19]
.sym 47724 $abc$36456$n4091_1
.sym 47725 picorv32.reg_pc[2]
.sym 47726 picorv32.decoded_imm[12]
.sym 47727 $abc$36456$n5173
.sym 47728 $abc$36456$n5219
.sym 47729 picorv32.cpuregs_rs1[20]
.sym 47730 picorv32.decoded_imm_uj[19]
.sym 47731 picorv32.cpuregs_rs1[18]
.sym 47732 $abc$36456$n5207
.sym 47733 picorv32.reg_next_pc[14]
.sym 47734 picorv32.alu_out_q[22]
.sym 47735 picorv32.reg_pc[9]
.sym 47736 picorv32.cpuregs_wrdata[7]
.sym 47742 $abc$36456$n4903
.sym 47743 $abc$36456$n4332_1
.sym 47744 $abc$36456$n4824
.sym 47745 $abc$36456$n2866
.sym 47747 $abc$36456$n5951
.sym 47748 $abc$36456$n4314_1
.sym 47749 picorv32.mem_rdata_latched[18]
.sym 47750 $abc$36456$n3858
.sym 47751 $abc$36456$n3882_1
.sym 47752 $abc$36456$n4818
.sym 47753 $abc$36456$n2866
.sym 47754 $abc$36456$n4311_1
.sym 47755 $abc$36456$n3860_1
.sym 47757 $abc$36456$n4313_1
.sym 47759 picorv32.cpuregs_rs1[17]
.sym 47760 $abc$36456$n4331_1
.sym 47761 picorv32.reg_next_pc[6]
.sym 47763 $abc$36456$n4716_1
.sym 47764 $abc$36456$n3852
.sym 47766 $abc$36456$n5939
.sym 47767 $abc$36456$n4826
.sym 47768 $abc$36456$n4765_1
.sym 47769 picorv32.irq_state[0]
.sym 47770 $abc$36456$n3878_1
.sym 47771 $abc$36456$n231
.sym 47772 $abc$36456$n231
.sym 47773 $abc$36456$n4310_1
.sym 47775 $abc$36456$n4310_1
.sym 47776 $abc$36456$n4311_1
.sym 47777 $abc$36456$n2866
.sym 47778 $abc$36456$n3878_1
.sym 47781 $abc$36456$n4332_1
.sym 47782 $abc$36456$n4331_1
.sym 47783 $abc$36456$n5951
.sym 47784 $abc$36456$n231
.sym 47787 $abc$36456$n3860_1
.sym 47788 picorv32.reg_next_pc[6]
.sym 47789 $abc$36456$n3882_1
.sym 47790 $abc$36456$n3858
.sym 47793 $abc$36456$n231
.sym 47794 $abc$36456$n4313_1
.sym 47795 $abc$36456$n5939
.sym 47796 $abc$36456$n4314_1
.sym 47799 $abc$36456$n3852
.sym 47800 $abc$36456$n4818
.sym 47801 $abc$36456$n4903
.sym 47802 $abc$36456$n4765_1
.sym 47805 $abc$36456$n4716_1
.sym 47806 $abc$36456$n4824
.sym 47807 picorv32.cpuregs_rs1[17]
.sym 47808 $abc$36456$n4826
.sym 47814 picorv32.mem_rdata_latched[18]
.sym 47817 $abc$36456$n2866
.sym 47818 picorv32.irq_state[0]
.sym 47819 picorv32.reg_next_pc[6]
.sym 47820 $abc$36456$n3882_1
.sym 47822 clk12_$glb_clk
.sym 47824 $abc$36456$n5467
.sym 47825 $abc$36456$n4198
.sym 47826 basesoc_picorv328[28]
.sym 47827 $abc$36456$n4185
.sym 47828 $abc$36456$n4304_1
.sym 47829 $abc$36456$n4178
.sym 47830 $abc$36456$n5531_1
.sym 47831 $abc$36456$n4177
.sym 47832 basesoc_picorv327[8]
.sym 47836 $abc$36456$n3858
.sym 47837 $abc$36456$n3030
.sym 47838 picorv32.reg_out[17]
.sym 47839 $abc$36456$n2866
.sym 47840 picorv32.mem_rdata_q[15]
.sym 47841 $abc$36456$n3113
.sym 47842 basesoc_picorv327[8]
.sym 47843 basesoc_picorv327[18]
.sym 47844 picorv32.cpuregs_wrdata[6]
.sym 47845 picorv32.cpu_state[2]
.sym 47846 basesoc_picorv327[19]
.sym 47847 picorv32.decoded_imm[0]
.sym 47848 basesoc_picorv327[30]
.sym 47849 $abc$36456$n4055_1
.sym 47850 picorv32.reg_next_pc[12]
.sym 47851 $abc$36456$n7153
.sym 47852 $abc$36456$n3978_1
.sym 47853 $abc$36456$n4091_1
.sym 47854 picorv32.reg_next_pc[14]
.sym 47855 picorv32.cpu_state[4]
.sym 47856 $abc$36456$n5225
.sym 47857 $PACKER_GND_NET
.sym 47858 $abc$36456$n3174
.sym 47859 picorv32.cpu_state[3]
.sym 47865 picorv32.latched_rd[5]
.sym 47866 $abc$36456$n3873_1
.sym 47869 $abc$36456$n3886
.sym 47870 $abc$36456$n2866
.sym 47871 $abc$36456$n4307_1
.sym 47872 picorv32.instr_setq
.sym 47873 $abc$36456$n4317_1
.sym 47875 $abc$36456$n4308_1
.sym 47876 $abc$36456$n3168
.sym 47877 $abc$36456$n4902
.sym 47878 $abc$36456$n2866
.sym 47879 $abc$36456$n3860_1
.sym 47880 picorv32.reg_next_pc[14]
.sym 47881 $abc$36456$n231
.sym 47882 $abc$36456$n5935
.sym 47884 $abc$36456$n5941
.sym 47885 $abc$36456$n4716_1
.sym 47886 picorv32.reg_next_pc[4]
.sym 47887 picorv32.cpuregs_rs1[30]
.sym 47888 picorv32.reg_next_pc[7]
.sym 47889 picorv32.cpu_state[2]
.sym 47890 picorv32.irq_state[0]
.sym 47893 $abc$36456$n4904
.sym 47894 $abc$36456$n3858
.sym 47895 $abc$36456$n3914_1
.sym 47896 $abc$36456$n4316_1
.sym 47898 $abc$36456$n3858
.sym 47899 $abc$36456$n3914_1
.sym 47900 picorv32.reg_next_pc[14]
.sym 47901 $abc$36456$n3860_1
.sym 47904 picorv32.instr_setq
.sym 47905 picorv32.latched_rd[5]
.sym 47906 picorv32.cpu_state[2]
.sym 47907 $abc$36456$n3168
.sym 47910 $abc$36456$n231
.sym 47911 $abc$36456$n5935
.sym 47912 $abc$36456$n4307_1
.sym 47913 $abc$36456$n4308_1
.sym 47916 $abc$36456$n4317_1
.sym 47917 $abc$36456$n4316_1
.sym 47918 $abc$36456$n5941
.sym 47919 $abc$36456$n231
.sym 47922 picorv32.cpuregs_rs1[30]
.sym 47923 $abc$36456$n4902
.sym 47924 $abc$36456$n4716_1
.sym 47925 $abc$36456$n4904
.sym 47928 $abc$36456$n3860_1
.sym 47929 $abc$36456$n3858
.sym 47930 picorv32.reg_next_pc[7]
.sym 47931 $abc$36456$n3886
.sym 47934 picorv32.irq_state[0]
.sym 47935 $abc$36456$n3873_1
.sym 47936 $abc$36456$n2866
.sym 47937 picorv32.reg_next_pc[4]
.sym 47940 picorv32.reg_next_pc[7]
.sym 47941 picorv32.irq_state[0]
.sym 47942 $abc$36456$n2866
.sym 47943 $abc$36456$n3886
.sym 47945 clk12_$glb_clk
.sym 47947 $abc$36456$n5492_1
.sym 47948 $abc$36456$n4183
.sym 47949 $abc$36456$n4254_1
.sym 47950 $abc$36456$n4822_1
.sym 47951 $abc$36456$n4184
.sym 47952 $abc$36456$n4255
.sym 47953 $abc$36456$n4253_1
.sym 47954 picorv32.reg_pc[7]
.sym 47955 picorv32.decoded_imm[8]
.sym 47959 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47960 $abc$36456$n3816
.sym 47961 $abc$36456$n5204
.sym 47962 $abc$36456$n3790
.sym 47963 $abc$36456$n3810
.sym 47964 $abc$36456$n4177
.sym 47965 picorv32.cpuregs_wrdata[4]
.sym 47966 $abc$36456$n3796_1
.sym 47967 picorv32.cpuregs_wrdata[7]
.sym 47968 picorv32.instr_setq
.sym 47969 $abc$36456$n3806_1
.sym 47970 basesoc_picorv328[28]
.sym 47971 picorv32.latched_stalu
.sym 47972 picorv32.reg_next_pc[4]
.sym 47973 $abc$36456$n4049_1
.sym 47974 picorv32.reg_next_pc[7]
.sym 47975 picorv32.reg_pc[2]
.sym 47976 $abc$36456$n4834_1
.sym 47977 $abc$36456$n3910_1
.sym 47978 $abc$36456$n4077
.sym 47979 $abc$36456$n3852
.sym 47980 basesoc_picorv327[23]
.sym 47981 $abc$36456$n5195
.sym 47982 picorv32.reg_next_pc[29]
.sym 47988 picorv32.reg_next_pc[4]
.sym 47989 basesoc_picorv327[20]
.sym 47990 $abc$36456$n3852
.sym 47991 picorv32.mem_rdata_latched[18]
.sym 47993 picorv32.reg_out[22]
.sym 47994 $abc$36456$n4765_1
.sym 47995 basesoc_picorv327[17]
.sym 47997 picorv32.latched_stalu
.sym 47999 picorv32.irq_state[0]
.sym 48000 $abc$36456$n3873_1
.sym 48002 $abc$36456$n7150
.sym 48003 picorv32.reg_out[22]
.sym 48004 picorv32.alu_out_q[22]
.sym 48006 picorv32.cpu_state[4]
.sym 48007 $abc$36456$n4873
.sym 48009 $abc$36456$n4818
.sym 48011 $abc$36456$n7153
.sym 48012 $abc$36456$n3858
.sym 48015 picorv32.reg_next_pc[22]
.sym 48017 $PACKER_GND_NET
.sym 48019 picorv32.cpu_state[3]
.sym 48021 picorv32.cpu_state[3]
.sym 48022 $abc$36456$n7150
.sym 48023 picorv32.cpu_state[4]
.sym 48024 basesoc_picorv327[17]
.sym 48027 $abc$36456$n3858
.sym 48028 picorv32.reg_next_pc[4]
.sym 48029 $abc$36456$n3873_1
.sym 48030 picorv32.irq_state[0]
.sym 48033 picorv32.reg_next_pc[22]
.sym 48035 picorv32.reg_out[22]
.sym 48036 $abc$36456$n3858
.sym 48039 basesoc_picorv327[20]
.sym 48040 picorv32.cpu_state[3]
.sym 48041 $abc$36456$n7153
.sym 48042 picorv32.cpu_state[4]
.sym 48045 $abc$36456$n4765_1
.sym 48046 $abc$36456$n4873
.sym 48047 $abc$36456$n3852
.sym 48048 $abc$36456$n4818
.sym 48054 $PACKER_GND_NET
.sym 48057 picorv32.latched_stalu
.sym 48059 picorv32.alu_out_q[22]
.sym 48060 picorv32.reg_out[22]
.sym 48063 picorv32.mem_rdata_latched[18]
.sym 48067 $abc$36456$n3030_$glb_ce
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$36456$n4852
.sym 48071 $abc$36456$n4259_1
.sym 48072 $abc$36456$n4242_1
.sym 48073 $abc$36456$n4261
.sym 48074 $abc$36456$n4260_1
.sym 48075 $abc$36456$n4876
.sym 48076 $abc$36456$n4870
.sym 48077 $abc$36456$n4049_1
.sym 48083 basesoc_picorv327[20]
.sym 48085 basesoc_picorv327[29]
.sym 48086 $abc$36456$n5195
.sym 48087 picorv32.decoded_imm[17]
.sym 48089 picorv32.cpu_state[0]
.sym 48090 $abc$36456$n5173
.sym 48091 picorv32.reg_out[22]
.sym 48092 $abc$36456$n4872
.sym 48093 picorv32.reg_pc[16]
.sym 48094 picorv32.reg_pc[8]
.sym 48095 picorv32.reg_next_pc[11]
.sym 48096 $abc$36456$n4059_1
.sym 48097 $abc$36456$n5204
.sym 48099 picorv32.cpuregs_rs1[30]
.sym 48100 picorv32.reg_pc[31]
.sym 48101 picorv32.reg_next_pc[22]
.sym 48102 $abc$36456$n5955
.sym 48103 $abc$36456$n5201
.sym 48104 picorv32.reg_pc[7]
.sym 48105 $abc$36456$n3902
.sym 48111 $abc$36456$n231
.sym 48112 picorv32.alu_out_q[18]
.sym 48114 $abc$36456$n5937
.sym 48115 picorv32.reg_next_pc[5]
.sym 48116 $abc$36456$n3468_1
.sym 48117 $abc$36456$n3946_1
.sym 48118 basesoc_picorv327[18]
.sym 48119 $abc$36456$n7151
.sym 48120 picorv32.cpu_state[4]
.sym 48121 $abc$36456$n3080
.sym 48122 $abc$36456$n3036
.sym 48123 $abc$36456$n4716_1
.sym 48124 picorv32.decoded_rd[5]
.sym 48125 picorv32.cpuregs_rs1[23]
.sym 48126 $abc$36456$n2866
.sym 48127 picorv32.latched_branch
.sym 48129 $abc$36456$n5555
.sym 48130 $abc$36456$n3174
.sym 48131 picorv32.latched_stalu
.sym 48132 picorv32.cpu_state[0]
.sym 48133 $abc$36456$n3044_1
.sym 48134 picorv32.reg_next_pc[22]
.sym 48135 picorv32.irq_state[0]
.sym 48136 picorv32.reg_out[18]
.sym 48137 $abc$36456$n3910_1
.sym 48140 basesoc_picorv327[23]
.sym 48141 $abc$36456$n5953
.sym 48142 picorv32.cpu_state[3]
.sym 48144 picorv32.cpu_state[3]
.sym 48145 $abc$36456$n7151
.sym 48146 picorv32.cpu_state[4]
.sym 48147 basesoc_picorv327[18]
.sym 48150 picorv32.irq_state[0]
.sym 48151 $abc$36456$n231
.sym 48152 $abc$36456$n5937
.sym 48153 picorv32.reg_next_pc[5]
.sym 48156 picorv32.cpu_state[4]
.sym 48157 $abc$36456$n4716_1
.sym 48158 basesoc_picorv327[23]
.sym 48159 picorv32.cpuregs_rs1[23]
.sym 48163 picorv32.reg_out[18]
.sym 48164 picorv32.alu_out_q[18]
.sym 48165 picorv32.latched_stalu
.sym 48168 picorv32.decoded_rd[5]
.sym 48169 $abc$36456$n3174
.sym 48170 $abc$36456$n3044_1
.sym 48171 picorv32.cpu_state[0]
.sym 48174 $abc$36456$n3468_1
.sym 48175 $abc$36456$n231
.sym 48176 $abc$36456$n3080
.sym 48177 picorv32.latched_branch
.sym 48180 $abc$36456$n2866
.sym 48181 picorv32.reg_next_pc[22]
.sym 48182 $abc$36456$n3946_1
.sym 48183 picorv32.irq_state[0]
.sym 48186 $abc$36456$n3910_1
.sym 48187 $abc$36456$n5555
.sym 48188 $abc$36456$n5953
.sym 48189 $abc$36456$n2866
.sym 48190 $abc$36456$n3036
.sym 48191 clk12_$glb_clk
.sym 48193 picorv32.reg_next_pc[4]
.sym 48194 picorv32.reg_next_pc[7]
.sym 48195 $abc$36456$n4900
.sym 48196 $abc$36456$n4888
.sym 48197 picorv32.reg_next_pc[6]
.sym 48198 picorv32.reg_next_pc[8]
.sym 48199 picorv32.reg_pc[8]
.sym 48200 $abc$36456$n3934_1
.sym 48202 picorv32.cpu_state[4]
.sym 48205 $abc$36456$n4060_1
.sym 48206 basesoc_picorv327[25]
.sym 48207 $abc$36456$n3830
.sym 48208 $abc$36456$n3036
.sym 48209 $abc$36456$n5225
.sym 48210 picorv32.reg_out[29]
.sym 48211 picorv32.reg_next_pc[5]
.sym 48212 picorv32.reg_next_pc[15]
.sym 48213 picorv32.cpuregs_rs1[23]
.sym 48214 picorv32.cpuregs_rs1[31]
.sym 48215 $abc$36456$n7151
.sym 48216 picorv32.alu_out_q[18]
.sym 48217 picorv32.reg_pc[2]
.sym 48219 picorv32.reg_pc[9]
.sym 48220 $abc$36456$n3930_1
.sym 48221 basesoc_picorv327[31]
.sym 48223 $abc$36456$n4876
.sym 48224 picorv32.reg_next_pc[14]
.sym 48225 $abc$36456$n3946_1
.sym 48226 basesoc_picorv327[24]
.sym 48227 picorv32.cpuregs_rs1[18]
.sym 48228 $abc$36456$n5219
.sym 48239 picorv32.reg_pc[6]
.sym 48241 picorv32.reg_pc[5]
.sym 48249 picorv32.reg_pc[4]
.sym 48254 picorv32.reg_pc[3]
.sym 48256 picorv32.reg_pc[2]
.sym 48258 $abc$36456$n6781
.sym 48262 picorv32.reg_pc[8]
.sym 48264 picorv32.reg_pc[7]
.sym 48265 picorv32.reg_pc[9]
.sym 48266 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 48268 $abc$36456$n6781
.sym 48269 picorv32.reg_pc[2]
.sym 48272 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 48274 picorv32.reg_pc[3]
.sym 48276 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 48278 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 48281 picorv32.reg_pc[4]
.sym 48282 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 48284 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 48287 picorv32.reg_pc[5]
.sym 48288 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 48290 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 48292 picorv32.reg_pc[6]
.sym 48294 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 48296 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 48299 picorv32.reg_pc[7]
.sym 48300 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 48302 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 48304 picorv32.reg_pc[8]
.sym 48306 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 48308 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 48310 picorv32.reg_pc[9]
.sym 48312 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 48316 picorv32.reg_next_pc[11]
.sym 48317 $abc$36456$n5216
.sym 48318 picorv32.reg_pc[12]
.sym 48319 $abc$36456$n5210
.sym 48320 picorv32.reg_pc[11]
.sym 48321 picorv32.reg_pc[15]
.sym 48322 picorv32.reg_pc[2]
.sym 48323 picorv32.reg_pc[9]
.sym 48328 $abc$36456$n3858
.sym 48329 picorv32.reg_next_pc[18]
.sym 48330 $abc$36456$n5213
.sym 48331 picorv32.decoded_imm_uj[2]
.sym 48332 picorv32.alu_out_q[19]
.sym 48333 $abc$36456$n3858
.sym 48334 picorv32.decoded_imm[29]
.sym 48335 $abc$36456$n3884_1
.sym 48336 picorv32.decoded_imm[31]
.sym 48337 picorv32.reg_pc[5]
.sym 48339 $abc$36456$n2866
.sym 48340 $abc$36456$n5240
.sym 48341 $abc$36456$n5225
.sym 48343 picorv32.reg_next_pc[22]
.sym 48344 $abc$36456$n3978_1
.sym 48346 picorv32.reg_next_pc[12]
.sym 48347 picorv32.reg_pc[25]
.sym 48348 picorv32.reg_pc[8]
.sym 48349 $abc$36456$n3978_1
.sym 48350 picorv32.reg_next_pc[14]
.sym 48351 picorv32.reg_pc[29]
.sym 48352 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 48358 picorv32.reg_pc[16]
.sym 48359 picorv32.reg_pc[10]
.sym 48363 picorv32.reg_pc[14]
.sym 48375 picorv32.reg_pc[12]
.sym 48377 picorv32.reg_pc[11]
.sym 48383 picorv32.reg_pc[13]
.sym 48385 picorv32.reg_pc[17]
.sym 48386 picorv32.reg_pc[15]
.sym 48389 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 48392 picorv32.reg_pc[10]
.sym 48393 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 48395 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 48397 picorv32.reg_pc[11]
.sym 48399 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 48401 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 48404 picorv32.reg_pc[12]
.sym 48405 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 48407 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 48410 picorv32.reg_pc[13]
.sym 48411 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 48413 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 48416 picorv32.reg_pc[14]
.sym 48417 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 48419 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 48421 picorv32.reg_pc[15]
.sym 48423 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 48425 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 48427 picorv32.reg_pc[16]
.sym 48429 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 48431 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 48434 picorv32.reg_pc[17]
.sym 48435 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 48439 picorv32.reg_pc[18]
.sym 48440 picorv32.reg_next_pc[12]
.sym 48441 $abc$36456$n3966_1
.sym 48442 picorv32.reg_next_pc[14]
.sym 48443 $abc$36456$n5237
.sym 48444 $abc$36456$n5249
.sym 48445 $abc$36456$n5240
.sym 48446 picorv32.reg_pc[19]
.sym 48452 picorv32.reg_next_pc[10]
.sym 48453 picorv32.reg_pc[10]
.sym 48454 picorv32.reg_next_pc[13]
.sym 48455 $abc$36456$n3970_1
.sym 48457 picorv32.reg_next_pc[2]
.sym 48458 picorv32.reg_next_pc[9]
.sym 48459 $abc$36456$n3868_1
.sym 48460 $abc$36456$n3904_1
.sym 48461 $abc$36456$n5189
.sym 48462 picorv32.reg_pc[16]
.sym 48463 picorv32.alu_out_q[26]
.sym 48464 $abc$36456$n5237
.sym 48465 $abc$36456$n5264
.sym 48466 picorv32.reg_next_pc[29]
.sym 48469 picorv32.reg_pc[13]
.sym 48471 picorv32.reg_pc[2]
.sym 48472 picorv32.reg_out[27]
.sym 48474 $abc$36456$n3860_1
.sym 48475 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 48482 picorv32.reg_pc[24]
.sym 48484 picorv32.reg_pc[20]
.sym 48485 picorv32.reg_pc[21]
.sym 48488 picorv32.reg_pc[23]
.sym 48490 picorv32.reg_pc[22]
.sym 48496 picorv32.reg_pc[18]
.sym 48503 picorv32.reg_pc[19]
.sym 48507 picorv32.reg_pc[25]
.sym 48512 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 48515 picorv32.reg_pc[18]
.sym 48516 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 48518 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 48521 picorv32.reg_pc[19]
.sym 48522 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 48524 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 48527 picorv32.reg_pc[20]
.sym 48528 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 48530 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 48533 picorv32.reg_pc[21]
.sym 48534 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 48536 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 48538 picorv32.reg_pc[22]
.sym 48540 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 48542 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 48545 picorv32.reg_pc[23]
.sym 48546 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 48548 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 48551 picorv32.reg_pc[24]
.sym 48552 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 48554 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 48556 picorv32.reg_pc[25]
.sym 48558 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 48562 $abc$36456$n5276
.sym 48563 picorv32.reg_next_pc[22]
.sym 48564 $abc$36456$n5273
.sym 48565 picorv32.reg_pc[27]
.sym 48566 $abc$36456$n3958_1
.sym 48567 picorv32.reg_next_pc[20]
.sym 48568 picorv32.reg_pc[31]
.sym 48569 $abc$36456$n5264
.sym 48574 picorv32.reg_pc[23]
.sym 48575 picorv32.latched_stalu
.sym 48576 picorv32.reg_pc[22]
.sym 48577 $abc$36456$n3916_1
.sym 48578 $abc$36456$n4384
.sym 48579 $abc$36456$n5243
.sym 48580 $abc$36456$n5555
.sym 48581 picorv32.reg_next_pc[18]
.sym 48583 picorv32.cpu_state[0]
.sym 48584 picorv32.reg_next_pc[23]
.sym 48585 picorv32.reg_next_pc[24]
.sym 48591 picorv32.reg_pc[31]
.sym 48593 $abc$36456$n5973
.sym 48597 picorv32.reg_next_pc[22]
.sym 48598 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 48603 picorv32.latched_stalu
.sym 48604 picorv32.reg_pc[28]
.sym 48605 $abc$36456$n5983
.sym 48606 $abc$36456$n3858
.sym 48609 $abc$36456$n2866
.sym 48612 picorv32.reg_pc[26]
.sym 48613 picorv32.reg_pc[30]
.sym 48621 picorv32.reg_pc[29]
.sym 48622 picorv32.reg_pc[27]
.sym 48623 picorv32.alu_out_q[26]
.sym 48624 picorv32.reg_out[26]
.sym 48627 $abc$36456$n3970_1
.sym 48631 $abc$36456$n5555
.sym 48633 picorv32.reg_pc[31]
.sym 48635 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 48638 picorv32.reg_pc[26]
.sym 48639 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 48641 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 48644 picorv32.reg_pc[27]
.sym 48645 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 48647 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 48649 picorv32.reg_pc[28]
.sym 48651 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 48653 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 48655 picorv32.reg_pc[29]
.sym 48657 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 48659 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 48661 picorv32.reg_pc[30]
.sym 48663 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 48668 picorv32.reg_pc[31]
.sym 48669 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 48672 $abc$36456$n2866
.sym 48673 $abc$36456$n5555
.sym 48674 $abc$36456$n5983
.sym 48675 $abc$36456$n3970_1
.sym 48678 $abc$36456$n3858
.sym 48679 picorv32.latched_stalu
.sym 48680 picorv32.reg_out[26]
.sym 48681 picorv32.alu_out_q[26]
.sym 48688 picorv32.reg_next_pc[27]
.sym 48691 picorv32.reg_next_pc[30]
.sym 48697 picorv32.reg_pc[21]
.sym 48698 picorv32.reg_pc[28]
.sym 48699 picorv32.reg_pc[30]
.sym 48701 picorv32.reg_next_pc[19]
.sym 48702 picorv32.irq_state[0]
.sym 48703 picorv32.reg_out[25]
.sym 48704 $abc$36456$n5276
.sym 48706 $abc$36456$n3940_1
.sym 48707 picorv32.latched_stalu
.sym 48708 picorv32.reg_pc[26]
.sym 48712 $abc$36456$n5985
.sym 48715 $abc$36456$n5243
.sym 48810 clk12
.sym 48816 $abc$36456$n5228
.sym 48817 $abc$36456$n3980_1
.sym 48819 picorv32.reg_next_pc[27]
.sym 48822 picorv32.reg_pc[17]
.sym 48882 $abc$36456$n3107
.sym 48897 $abc$36456$n3107
.sym 48909 basesoc_uart_phy_storage[14]
.sym 48914 basesoc_uart_phy_storage[12]
.sym 48921 basesoc_uart_phy_storage[28]
.sym 48925 basesoc_uart_phy_storage[30]
.sym 48941 $abc$36456$n229
.sym 48966 $abc$36456$n13
.sym 48968 $abc$36456$n2739
.sym 48969 $abc$36456$n11
.sym 48991 $abc$36456$n11
.sym 48995 $abc$36456$n13
.sym 49029 $abc$36456$n2739
.sym 49030 clk12_$glb_clk
.sym 49034 serial_rx
.sym 49040 basesoc_timer0_reload_storage[24]
.sym 49043 basesoc_timer0_reload_storage[26]
.sym 49049 basesoc_uart_phy_storage[12]
.sym 49070 basesoc_uart_phy_storage[14]
.sym 49071 $abc$36456$n126
.sym 49074 $abc$36456$n122
.sym 49081 basesoc_uart_phy_storage[12]
.sym 49101 $abc$36456$n2743
.sym 49114 basesoc_dat_w[6]
.sym 49121 basesoc_dat_w[4]
.sym 49122 $abc$36456$n126
.sym 49131 $abc$36456$n2745
.sym 49138 basesoc_dat_w[2]
.sym 49146 $abc$36456$n126
.sym 49153 basesoc_dat_w[2]
.sym 49176 basesoc_dat_w[4]
.sym 49188 basesoc_dat_w[6]
.sym 49192 $abc$36456$n2745
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 csrbank2_bitbang0_w[0]
.sym 49196 csrbank2_bitbang0_w[1]
.sym 49197 spiflash_mosi
.sym 49198 $abc$36456$n2743
.sym 49199 $abc$36456$n2741
.sym 49200 csrbank2_bitbang0_w[2]
.sym 49201 $abc$36456$n5041
.sym 49202 $abc$36456$n4936_1
.sym 49208 basesoc_dat_w[6]
.sym 49209 basesoc_uart_phy_storage[28]
.sym 49217 basesoc_dat_w[4]
.sym 49218 $abc$36456$n3222
.sym 49219 $abc$36456$n4028
.sym 49221 $abc$36456$n3248
.sym 49223 basesoc_ctrl_reset_reset_r
.sym 49224 basesoc_dat_w[2]
.sym 49225 $abc$36456$n4034
.sym 49226 $abc$36456$n2901
.sym 49227 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 49228 basesoc_uart_phy_storage[14]
.sym 49229 $abc$36456$n4038
.sym 49230 $abc$36456$n2966
.sym 49237 $abc$36456$n4014
.sym 49240 $abc$36456$n4020
.sym 49241 $abc$36456$n4022
.sym 49242 $abc$36456$n4024
.sym 49246 $abc$36456$n4016
.sym 49247 $abc$36456$n4018
.sym 49248 $abc$36456$n122
.sym 49250 basesoc_uart_phy_tx_busy
.sym 49252 $abc$36456$n4036
.sym 49270 basesoc_uart_phy_tx_busy
.sym 49271 $abc$36456$n4036
.sym 49275 basesoc_uart_phy_tx_busy
.sym 49277 $abc$36456$n4014
.sym 49281 $abc$36456$n4020
.sym 49282 basesoc_uart_phy_tx_busy
.sym 49287 basesoc_uart_phy_tx_busy
.sym 49289 $abc$36456$n4022
.sym 49294 basesoc_uart_phy_tx_busy
.sym 49295 $abc$36456$n4018
.sym 49299 $abc$36456$n122
.sym 49305 $abc$36456$n4024
.sym 49308 basesoc_uart_phy_tx_busy
.sym 49311 basesoc_uart_phy_tx_busy
.sym 49313 $abc$36456$n4016
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 interface5_bank_bus_dat_r[2]
.sym 49319 interface2_bank_bus_dat_r[1]
.sym 49320 interface2_bank_bus_dat_r[0]
.sym 49321 interface2_bank_bus_dat_r[2]
.sym 49322 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 49323 $abc$36456$n5244_1
.sym 49324 basesoc_uart_phy_storage[10]
.sym 49325 $abc$36456$n4931_1
.sym 49330 basesoc_ctrl_reset_reset_r
.sym 49331 $abc$36456$n138
.sym 49332 basesoc_ctrl_reset_reset_r
.sym 49333 spiflash_bus_dat_r[7]
.sym 49335 $abc$36456$n9
.sym 49336 basesoc_ctrl_storage[27]
.sym 49337 $abc$36456$n11
.sym 49338 array_muxed1[4]
.sym 49339 $abc$36456$n13
.sym 49340 csrbank2_bitbang_en0_w
.sym 49341 $abc$36456$n3324
.sym 49342 adr[0]
.sym 49344 $abc$36456$n2743
.sym 49345 $abc$36456$n126
.sym 49347 sys_rst
.sym 49349 $abc$36456$n3228
.sym 49350 basesoc_uart_phy_storage[4]
.sym 49351 $abc$36456$n122
.sym 49352 array_muxed0[1]
.sym 49353 basesoc_uart_phy_storage[14]
.sym 49359 basesoc_uart_phy_storage[6]
.sym 49360 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 49361 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 49362 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 49363 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 49364 basesoc_uart_phy_storage[5]
.sym 49365 basesoc_uart_phy_storage[0]
.sym 49369 basesoc_uart_phy_storage[2]
.sym 49370 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 49372 basesoc_uart_phy_storage[1]
.sym 49373 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 49374 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 49376 basesoc_uart_phy_storage[4]
.sym 49380 basesoc_uart_phy_storage[3]
.sym 49384 basesoc_uart_phy_storage[7]
.sym 49387 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 49391 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 49393 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 49394 basesoc_uart_phy_storage[0]
.sym 49397 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 49399 basesoc_uart_phy_storage[1]
.sym 49400 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 49401 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 49403 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 49405 basesoc_uart_phy_storage[2]
.sym 49406 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 49407 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 49409 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 49411 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 49412 basesoc_uart_phy_storage[3]
.sym 49413 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 49415 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 49417 basesoc_uart_phy_storage[4]
.sym 49418 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 49419 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 49421 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 49423 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 49424 basesoc_uart_phy_storage[5]
.sym 49425 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 49427 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 49429 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 49430 basesoc_uart_phy_storage[6]
.sym 49431 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 49433 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 49435 basesoc_uart_phy_storage[7]
.sym 49436 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 49437 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 49441 $abc$36456$n4942
.sym 49442 $abc$36456$n2745
.sym 49443 $abc$36456$n4927_1
.sym 49444 basesoc_uart_phy_storage[8]
.sym 49445 basesoc_uart_phy_storage[20]
.sym 49447 $abc$36456$n4568
.sym 49448 $abc$36456$n4943_1
.sym 49453 $abc$36456$n3383
.sym 49454 $abc$36456$n130
.sym 49455 basesoc_uart_phy_storage[26]
.sym 49456 interface1_bank_bus_dat_r[0]
.sym 49458 slave_sel_r[2]
.sym 49460 $PACKER_GND_NET
.sym 49461 basesoc_uart_phy_tx_busy
.sym 49463 basesoc_uart_phy_tx_busy
.sym 49465 interface2_bank_bus_dat_r[0]
.sym 49471 $abc$36456$n2870
.sym 49474 $abc$36456$n4942
.sym 49476 $abc$36456$n2745
.sym 49477 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 49482 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 49484 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 49485 basesoc_uart_phy_storage[9]
.sym 49488 basesoc_uart_phy_storage[10]
.sym 49489 basesoc_uart_phy_storage[13]
.sym 49490 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 49491 basesoc_uart_phy_storage[12]
.sym 49492 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 49496 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 49498 basesoc_uart_phy_storage[15]
.sym 49499 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 49507 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 49508 basesoc_uart_phy_storage[11]
.sym 49509 basesoc_uart_phy_storage[8]
.sym 49510 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 49513 basesoc_uart_phy_storage[14]
.sym 49514 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 49516 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 49517 basesoc_uart_phy_storage[8]
.sym 49518 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 49520 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 49522 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 49523 basesoc_uart_phy_storage[9]
.sym 49524 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 49526 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 49528 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 49529 basesoc_uart_phy_storage[10]
.sym 49530 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 49532 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 49534 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 49535 basesoc_uart_phy_storage[11]
.sym 49536 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 49538 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 49540 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 49541 basesoc_uart_phy_storage[12]
.sym 49542 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 49544 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 49546 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 49547 basesoc_uart_phy_storage[13]
.sym 49548 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 49550 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 49552 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 49553 basesoc_uart_phy_storage[14]
.sym 49554 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 49556 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 49558 basesoc_uart_phy_storage[15]
.sym 49559 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 49560 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 49564 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 49565 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 49566 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 49567 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 49568 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 49569 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 49570 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 49571 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 49574 $abc$36456$n3894
.sym 49576 $abc$36456$n3320
.sym 49577 basesoc_uart_tx_fifo_wrport_we
.sym 49578 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 49579 basesoc_uart_phy_storage[8]
.sym 49580 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 49581 basesoc_uart_phy_storage[27]
.sym 49582 $abc$36456$n3317
.sym 49584 $abc$36456$n3230
.sym 49585 $abc$36456$n2745
.sym 49586 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 49587 $abc$36456$n3230
.sym 49588 $abc$36456$n4927_1
.sym 49589 interface0_bank_bus_dat_r[1]
.sym 49593 interface4_bank_bus_dat_r[2]
.sym 49594 basesoc_we
.sym 49596 $abc$36456$n5237_1
.sym 49597 array_muxed0[14]
.sym 49598 $abc$36456$n4943_1
.sym 49600 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 49605 basesoc_uart_phy_storage[17]
.sym 49609 basesoc_uart_phy_storage[20]
.sym 49610 basesoc_uart_phy_storage[16]
.sym 49613 basesoc_uart_phy_storage[23]
.sym 49614 basesoc_uart_phy_storage[19]
.sym 49617 basesoc_uart_phy_storage[21]
.sym 49621 basesoc_uart_phy_storage[22]
.sym 49624 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 49627 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 49628 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 49629 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 49630 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 49631 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 49632 basesoc_uart_phy_storage[18]
.sym 49633 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 49634 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 49637 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 49639 basesoc_uart_phy_storage[16]
.sym 49640 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 49641 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 49643 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 49645 basesoc_uart_phy_storage[17]
.sym 49646 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 49647 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 49649 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 49651 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 49652 basesoc_uart_phy_storage[18]
.sym 49653 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 49655 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 49657 basesoc_uart_phy_storage[19]
.sym 49658 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 49659 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 49661 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 49663 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 49664 basesoc_uart_phy_storage[20]
.sym 49665 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 49667 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 49669 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 49670 basesoc_uart_phy_storage[21]
.sym 49671 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 49673 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 49675 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 49676 basesoc_uart_phy_storage[22]
.sym 49677 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 49679 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 49681 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 49682 basesoc_uart_phy_storage[23]
.sym 49683 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 49687 basesoc_uart_phy_uart_clk_rxen
.sym 49688 interface5_bank_bus_dat_r[6]
.sym 49689 $abc$36456$n5237_1
.sym 49690 basesoc_uart_phy_storage[25]
.sym 49691 $abc$36456$n5254
.sym 49692 $abc$36456$n5241_1
.sym 49693 $abc$36456$n4928_1
.sym 49694 interface5_bank_bus_dat_r[1]
.sym 49699 basesoc_uart_phy_storage[23]
.sym 49700 basesoc_uart_phy_storage[19]
.sym 49702 basesoc_dat_w[3]
.sym 49705 $abc$36456$n2871
.sym 49707 $abc$36456$n3222
.sym 49708 $abc$36456$n3248
.sym 49709 basesoc_dat_w[4]
.sym 49710 $abc$36456$n3224
.sym 49711 basesoc_dat_w[2]
.sym 49713 $abc$36456$n3248
.sym 49715 basesoc_ctrl_reset_reset_r
.sym 49716 array_muxed0[0]
.sym 49718 array_muxed0[13]
.sym 49722 $abc$36456$n2901
.sym 49723 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 49730 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 49731 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 49732 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 49733 basesoc_uart_phy_storage[29]
.sym 49735 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 49737 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 49738 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 49739 basesoc_uart_phy_storage[27]
.sym 49740 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 49741 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 49742 basesoc_uart_phy_storage[31]
.sym 49743 basesoc_uart_phy_storage[26]
.sym 49747 basesoc_uart_phy_storage[25]
.sym 49748 basesoc_uart_phy_storage[24]
.sym 49749 basesoc_uart_phy_storage[30]
.sym 49753 basesoc_uart_phy_storage[28]
.sym 49760 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 49762 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 49763 basesoc_uart_phy_storage[24]
.sym 49764 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 49766 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 49768 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 49769 basesoc_uart_phy_storage[25]
.sym 49770 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 49772 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 49774 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 49775 basesoc_uart_phy_storage[26]
.sym 49776 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 49778 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 49780 basesoc_uart_phy_storage[27]
.sym 49781 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 49782 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 49784 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 49786 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 49787 basesoc_uart_phy_storage[28]
.sym 49788 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 49790 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 49792 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 49793 basesoc_uart_phy_storage[29]
.sym 49794 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 49796 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 49798 basesoc_uart_phy_storage[30]
.sym 49799 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 49800 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 49802 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 49804 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 49805 basesoc_uart_phy_storage[31]
.sym 49806 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 49810 $abc$36456$n3276
.sym 49812 interface4_bank_bus_dat_r[2]
.sym 49813 interface4_bank_bus_dat_r[5]
.sym 49814 $abc$36456$n5252_1
.sym 49815 $abc$36456$n3280
.sym 49816 interface4_bank_bus_dat_r[3]
.sym 49817 interface4_bank_bus_dat_r[0]
.sym 49822 interface3_bank_bus_dat_r[0]
.sym 49823 basesoc_ctrl_reset_reset_r
.sym 49825 basesoc_uart_phy_storage[27]
.sym 49827 array_muxed1[4]
.sym 49829 basesoc_uart_phy_storage[29]
.sym 49832 basesoc_ctrl_reset_reset_r
.sym 49834 basesoc_uart_phy_storage[24]
.sym 49835 adr[0]
.sym 49836 basesoc_uart_phy_storage[25]
.sym 49837 sys_rst
.sym 49838 basesoc_adr[13]
.sym 49839 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 49841 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 49842 $abc$36456$n3913
.sym 49843 sys_rst
.sym 49844 array_muxed0[1]
.sym 49846 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 49851 $abc$36456$n3277
.sym 49853 $abc$36456$n4064
.sym 49855 $abc$36456$n4068
.sym 49857 $abc$36456$n4072
.sym 49859 $abc$36456$n4060
.sym 49865 basesoc_uart_phy_tx_busy
.sym 49866 $abc$36456$n4074
.sym 49870 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 49875 $abc$36456$n2869
.sym 49878 array_muxed0[13]
.sym 49887 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 49892 basesoc_uart_phy_tx_busy
.sym 49893 $abc$36456$n4072
.sym 49897 $abc$36456$n4060
.sym 49899 basesoc_uart_phy_tx_busy
.sym 49902 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 49903 $abc$36456$n3277
.sym 49904 $abc$36456$n2869
.sym 49908 $abc$36456$n4064
.sym 49911 basesoc_uart_phy_tx_busy
.sym 49916 basesoc_uart_phy_tx_busy
.sym 49917 $abc$36456$n4074
.sym 49920 array_muxed0[13]
.sym 49926 basesoc_uart_phy_tx_busy
.sym 49929 $abc$36456$n4068
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49934 $abc$36456$n3275
.sym 49935 $abc$36456$n5513_1
.sym 49936 interface4_bank_bus_dat_r[7]
.sym 49937 $abc$36456$n5510_1
.sym 49938 interface4_bank_bus_dat_r[6]
.sym 49939 $abc$36456$n4955_1
.sym 49940 interface4_bank_bus_dat_r[1]
.sym 49943 basesoc_picorv323[0]
.sym 49946 interface4_bank_bus_dat_r[3]
.sym 49947 $PACKER_VCC_NET
.sym 49949 adr[2]
.sym 49951 interface1_bank_bus_dat_r[3]
.sym 49953 basesoc_uart_phy_tx_busy
.sym 49961 basesoc_uart_phy_storage[7]
.sym 49963 basesoc_picorv323[0]
.sym 49964 $abc$36456$n2870
.sym 49967 $abc$36456$n2815
.sym 49968 $abc$36456$n2745
.sym 49974 basesoc_adr[11]
.sym 49975 basesoc_adr[12]
.sym 49976 basesoc_uart_eventmanager_storage[0]
.sym 49978 $abc$36456$n3249
.sym 49979 basesoc_uart_eventmanager_storage[1]
.sym 49980 basesoc_uart_eventmanager_pending_w[1]
.sym 49981 adr[2]
.sym 49985 basesoc_adr[9]
.sym 49987 $abc$36456$n5509
.sym 49988 basesoc_adr[13]
.sym 49989 basesoc_adr[10]
.sym 49993 basesoc_dat_w[7]
.sym 49995 adr[0]
.sym 49997 basesoc_uart_eventmanager_pending_w[0]
.sym 50001 $abc$36456$n2739
.sym 50002 $abc$36456$n5510_1
.sym 50003 basesoc_uart_eventmanager_status_w[0]
.sym 50005 basesoc_uart_eventmanager_pending_w[0]
.sym 50007 basesoc_adr[9]
.sym 50008 basesoc_adr[13]
.sym 50009 $abc$36456$n3249
.sym 50014 basesoc_adr[9]
.sym 50015 basesoc_adr[13]
.sym 50016 $abc$36456$n3249
.sym 50019 $abc$36456$n5509
.sym 50020 $abc$36456$n5510_1
.sym 50021 basesoc_uart_eventmanager_status_w[0]
.sym 50022 adr[2]
.sym 50025 basesoc_uart_eventmanager_pending_w[0]
.sym 50026 basesoc_uart_eventmanager_pending_w[1]
.sym 50027 basesoc_uart_eventmanager_storage[1]
.sym 50028 basesoc_uart_eventmanager_storage[0]
.sym 50031 basesoc_adr[10]
.sym 50032 basesoc_adr[12]
.sym 50033 basesoc_adr[11]
.sym 50037 adr[2]
.sym 50038 basesoc_uart_eventmanager_storage[0]
.sym 50039 adr[0]
.sym 50040 basesoc_uart_eventmanager_pending_w[0]
.sym 50044 basesoc_dat_w[7]
.sym 50049 basesoc_adr[13]
.sym 50050 basesoc_adr[10]
.sym 50052 basesoc_adr[9]
.sym 50053 $abc$36456$n2739
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50061 $abc$36456$n2816
.sym 50063 basesoc_uart_eventmanager_pending_w[0]
.sym 50067 clk12
.sym 50069 adr[2]
.sym 50073 $abc$36456$n2979_1
.sym 50077 adr[2]
.sym 50081 basesoc_picorv323[1]
.sym 50082 array_muxed0[10]
.sym 50083 $abc$36456$n3856
.sym 50084 basesoc_picorv327[1]
.sym 50086 basesoc_uart_rx_fifo_readable
.sym 50087 array_muxed0[27]
.sym 50088 $PACKER_VCC_NET
.sym 50089 array_muxed0[14]
.sym 50090 array_muxed0[9]
.sym 50091 basesoc_picorv327[6]
.sym 50100 basesoc_adr[9]
.sym 50102 $abc$36456$n2872
.sym 50108 array_muxed0[10]
.sym 50110 basesoc_adr[13]
.sym 50113 basesoc_adr[11]
.sym 50114 basesoc_adr[12]
.sym 50115 array_muxed0[11]
.sym 50116 array_muxed0[9]
.sym 50121 array_muxed0[12]
.sym 50125 slave_sel[0]
.sym 50128 basesoc_adr[10]
.sym 50132 array_muxed0[11]
.sym 50138 array_muxed0[12]
.sym 50142 basesoc_adr[11]
.sym 50143 $abc$36456$n2872
.sym 50145 basesoc_adr[12]
.sym 50150 array_muxed0[9]
.sym 50157 slave_sel[0]
.sym 50160 basesoc_adr[9]
.sym 50161 basesoc_adr[13]
.sym 50163 basesoc_adr[10]
.sym 50167 basesoc_adr[12]
.sym 50168 basesoc_adr[11]
.sym 50169 $abc$36456$n2872
.sym 50173 array_muxed0[10]
.sym 50177 clk12_$glb_clk
.sym 50178 sys_rst_$glb_sr
.sym 50181 regs0
.sym 50183 slave_sel[0]
.sym 50184 slave_sel[2]
.sym 50185 slave_sel[1]
.sym 50190 $abc$36456$n4041_1
.sym 50192 $abc$36456$n232
.sym 50193 array_muxed0[5]
.sym 50194 eventmanager_status_w[1]
.sym 50196 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 50199 $abc$36456$n2974
.sym 50201 array_muxed0[12]
.sym 50203 array_muxed0[0]
.sym 50206 basesoc_picorv327[3]
.sym 50209 $abc$36456$n3026
.sym 50213 basesoc_picorv327[4]
.sym 50220 basesoc_picorv327[4]
.sym 50222 basesoc_dat_w[7]
.sym 50226 basesoc_picorv323[1]
.sym 50228 $abc$36456$n4500_1
.sym 50230 basesoc_picorv327[3]
.sym 50232 basesoc_picorv323[2]
.sym 50233 $abc$36456$n4447
.sym 50234 $abc$36456$n4446_1
.sym 50235 basesoc_picorv323[0]
.sym 50236 $abc$36456$n4501_1
.sym 50237 basesoc_picorv327[5]
.sym 50238 $abc$36456$n2745
.sym 50239 $abc$36456$n4450
.sym 50244 basesoc_picorv327[1]
.sym 50245 basesoc_picorv327[2]
.sym 50246 $abc$36456$n4449_1
.sym 50251 basesoc_picorv327[6]
.sym 50253 basesoc_picorv323[1]
.sym 50255 $abc$36456$n4447
.sym 50256 $abc$36456$n4449_1
.sym 50259 $abc$36456$n4450
.sym 50260 basesoc_picorv323[1]
.sym 50261 $abc$36456$n4449_1
.sym 50265 basesoc_picorv327[6]
.sym 50267 basesoc_picorv323[0]
.sym 50268 basesoc_picorv327[5]
.sym 50271 basesoc_picorv323[2]
.sym 50273 $abc$36456$n4500_1
.sym 50274 $abc$36456$n4501_1
.sym 50277 $abc$36456$n4447
.sym 50279 basesoc_picorv323[1]
.sym 50280 $abc$36456$n4446_1
.sym 50283 basesoc_picorv327[3]
.sym 50284 basesoc_picorv327[4]
.sym 50286 basesoc_picorv323[0]
.sym 50289 basesoc_picorv327[2]
.sym 50291 basesoc_picorv323[0]
.sym 50292 basesoc_picorv327[1]
.sym 50296 basesoc_dat_w[7]
.sym 50299 $abc$36456$n2745
.sym 50300 clk12_$glb_clk
.sym 50301 sys_rst_$glb_sr
.sym 50302 $abc$36456$n4532_1
.sym 50303 $abc$36456$n4463
.sym 50304 $abc$36456$n4533
.sym 50305 $abc$36456$n4451_1
.sym 50306 array_muxed0[14]
.sym 50307 $abc$36456$n4531
.sym 50308 $abc$36456$n4444
.sym 50309 $abc$36456$n4443_1
.sym 50312 $abc$36456$n4051_1
.sym 50314 $abc$36456$n2960_1
.sym 50315 $abc$36456$n3447
.sym 50316 $abc$36456$n2989_1
.sym 50318 $abc$36456$n2994
.sym 50319 basesoc_we
.sym 50320 basesoc_picorv323[2]
.sym 50321 $abc$36456$n2833
.sym 50322 $abc$36456$n2973
.sym 50323 $abc$36456$n2953
.sym 50325 $abc$36456$n2974_1
.sym 50326 picorv32.alu_out_q[7]
.sym 50327 array_muxed0[28]
.sym 50328 basesoc_picorv327[18]
.sym 50329 $abc$36456$n4531
.sym 50330 basesoc_picorv323[4]
.sym 50331 basesoc_picorv327[2]
.sym 50332 $abc$36456$n4031_1
.sym 50333 basesoc_picorv323[5]
.sym 50334 slave_sel[1]
.sym 50335 array_muxed0[1]
.sym 50336 $abc$36456$n4401_1
.sym 50337 basesoc_picorv323[4]
.sym 50345 $abc$36456$n4454_1
.sym 50347 $abc$36456$n4456
.sym 50351 $abc$36456$n4501_1
.sym 50354 $abc$36456$n4499
.sym 50357 $abc$36456$n4457_1
.sym 50358 $abc$36456$n4504_1
.sym 50360 basesoc_picorv327[16]
.sym 50361 $abc$36456$n4502
.sym 50362 $abc$36456$n4503_1
.sym 50363 basesoc_picorv327[14]
.sym 50364 basesoc_picorv323[1]
.sym 50365 basesoc_picorv323[1]
.sym 50367 basesoc_picorv327[15]
.sym 50368 basesoc_picorv323[0]
.sym 50369 basesoc_picorv323[3]
.sym 50370 basesoc_picorv327[13]
.sym 50372 basesoc_picorv323[2]
.sym 50373 basesoc_picorv323[0]
.sym 50374 $abc$36456$n4464_1
.sym 50376 basesoc_picorv323[2]
.sym 50377 $abc$36456$n4503_1
.sym 50379 $abc$36456$n4501_1
.sym 50382 basesoc_picorv323[3]
.sym 50383 $abc$36456$n4499
.sym 50385 $abc$36456$n4502
.sym 50388 $abc$36456$n4504_1
.sym 50390 basesoc_picorv323[2]
.sym 50391 $abc$36456$n4503_1
.sym 50395 $abc$36456$n4454_1
.sym 50396 basesoc_picorv323[1]
.sym 50397 $abc$36456$n4456
.sym 50400 basesoc_picorv327[14]
.sym 50402 basesoc_picorv327[13]
.sym 50403 basesoc_picorv323[0]
.sym 50406 $abc$36456$n4457_1
.sym 50407 basesoc_picorv323[1]
.sym 50409 $abc$36456$n4456
.sym 50413 basesoc_picorv327[16]
.sym 50414 basesoc_picorv323[0]
.sym 50415 basesoc_picorv327[15]
.sym 50419 basesoc_picorv323[1]
.sym 50420 $abc$36456$n4457_1
.sym 50421 $abc$36456$n4464_1
.sym 50425 $abc$36456$n4549_1
.sym 50426 $abc$36456$n4465_1
.sym 50427 $abc$36456$n4556_1
.sym 50428 $abc$36456$n4401_1
.sym 50429 $abc$36456$n4508_1
.sym 50430 $abc$36456$n4507
.sym 50431 picorv32.alu_out_q[7]
.sym 50432 $abc$36456$n4464_1
.sym 50433 $abc$36456$n2999
.sym 50436 basesoc_picorv327[16]
.sym 50438 basesoc_uart_tx_fifo_do_read
.sym 50440 $abc$36456$n2879
.sym 50441 $abc$36456$n2932
.sym 50443 $PACKER_VCC_NET
.sym 50444 basesoc_picorv323[2]
.sym 50445 basesoc_picorv323[1]
.sym 50446 basesoc_uart_phy_sink_ready
.sym 50448 array_muxed0[4]
.sym 50449 basesoc_picorv327[14]
.sym 50450 basesoc_picorv327[21]
.sym 50451 $abc$36456$n4405
.sym 50453 basesoc_picorv327[15]
.sym 50455 basesoc_picorv327[21]
.sym 50456 basesoc_picorv323[0]
.sym 50457 basesoc_picorv328[8]
.sym 50458 basesoc_picorv323[2]
.sym 50459 basesoc_picorv323[0]
.sym 50460 basesoc_picorv328[9]
.sym 50466 $abc$36456$n4551
.sym 50468 $abc$36456$n4502
.sym 50469 $abc$36456$n4509
.sym 50473 $abc$36456$n4504_1
.sym 50474 basesoc_picorv327[21]
.sym 50476 $abc$36456$n4552_1
.sym 50482 $abc$36456$n4554
.sym 50483 $abc$36456$n4510_1
.sym 50484 $abc$36456$n3026
.sym 50485 $abc$36456$n4401_1
.sym 50486 $abc$36456$n4508_1
.sym 50487 $abc$36456$n4507
.sym 50488 $abc$36456$n4506_1
.sym 50491 $abc$36456$n3894
.sym 50493 $abc$36456$n4041_1
.sym 50495 basesoc_picorv323[2]
.sym 50496 basesoc_picorv323[3]
.sym 50497 basesoc_picorv323[3]
.sym 50499 basesoc_picorv323[2]
.sym 50501 $abc$36456$n4508_1
.sym 50502 $abc$36456$n4510_1
.sym 50506 $abc$36456$n4041_1
.sym 50507 basesoc_picorv327[21]
.sym 50508 $abc$36456$n3894
.sym 50512 $abc$36456$n4504_1
.sym 50513 basesoc_picorv323[2]
.sym 50514 $abc$36456$n4507
.sym 50517 $abc$36456$n4509
.sym 50519 basesoc_picorv323[3]
.sym 50520 $abc$36456$n4506_1
.sym 50523 $abc$36456$n4502
.sym 50524 $abc$36456$n4401_1
.sym 50525 $abc$36456$n4506_1
.sym 50526 basesoc_picorv323[3]
.sym 50529 $abc$36456$n4552_1
.sym 50530 $abc$36456$n4551
.sym 50531 basesoc_picorv323[3]
.sym 50535 basesoc_picorv323[2]
.sym 50537 $abc$36456$n4508_1
.sym 50538 $abc$36456$n4507
.sym 50541 $abc$36456$n4401_1
.sym 50542 $abc$36456$n4554
.sym 50543 $abc$36456$n4552_1
.sym 50544 basesoc_picorv323[3]
.sym 50545 $abc$36456$n3026
.sym 50546 clk12_$glb_clk
.sym 50548 $abc$36456$n4471_1
.sym 50549 $abc$36456$n4510_1
.sym 50550 $abc$36456$n4527
.sym 50551 $abc$36456$n4476_1
.sym 50552 array_muxed0[1]
.sym 50553 $abc$36456$n4472
.sym 50554 $abc$36456$n4473_1
.sym 50555 $abc$36456$n4470_1
.sym 50558 $abc$36456$n3906
.sym 50560 $abc$36456$n2932
.sym 50561 basesoc_picorv323[1]
.sym 50562 $abc$36456$n3012
.sym 50563 $abc$36456$n4401_1
.sym 50565 basesoc_picorv323[4]
.sym 50567 $abc$36456$n3708_1
.sym 50568 $abc$36456$n4557
.sym 50570 $abc$36456$n4581
.sym 50571 $abc$36456$n5475
.sym 50572 basesoc_picorv327[29]
.sym 50573 array_muxed0[10]
.sym 50574 $abc$36456$n4401_1
.sym 50575 basesoc_picorv323[3]
.sym 50576 $abc$36456$n3856
.sym 50577 basesoc_picorv323[1]
.sym 50578 basesoc_picorv327[6]
.sym 50579 array_muxed0[27]
.sym 50581 basesoc_picorv323[7]
.sym 50582 basesoc_picorv323[3]
.sym 50583 basesoc_picorv328[9]
.sym 50589 $abc$36456$n4554
.sym 50590 $abc$36456$n4615
.sym 50592 $abc$36456$n4609
.sym 50595 basesoc_picorv323[1]
.sym 50596 $abc$36456$n4474_1
.sym 50597 $abc$36456$n4688
.sym 50598 basesoc_picorv323[2]
.sym 50599 basesoc_picorv323[3]
.sym 50602 $abc$36456$n4690
.sym 50604 $abc$36456$n4608
.sym 50605 $abc$36456$n4421_1
.sym 50606 $abc$36456$n4510_1
.sym 50609 $abc$36456$n4612
.sym 50611 $abc$36456$n4475
.sym 50612 $abc$36456$n4555_1
.sym 50615 $abc$36456$n4511
.sym 50616 $abc$36456$n4509
.sym 50617 $abc$36456$n4612
.sym 50619 $abc$36456$n4475
.sym 50622 $abc$36456$n4554
.sym 50623 basesoc_picorv323[3]
.sym 50624 $abc$36456$n4475
.sym 50625 $abc$36456$n4555_1
.sym 50628 $abc$36456$n4475
.sym 50630 basesoc_picorv323[3]
.sym 50631 $abc$36456$n4509
.sym 50634 basesoc_picorv323[1]
.sym 50635 $abc$36456$n4475
.sym 50637 $abc$36456$n4474_1
.sym 50640 $abc$36456$n4510_1
.sym 50642 $abc$36456$n4511
.sym 50643 basesoc_picorv323[2]
.sym 50647 $abc$36456$n4555_1
.sym 50648 $abc$36456$n4475
.sym 50649 basesoc_picorv323[3]
.sym 50652 $abc$36456$n4609
.sym 50653 $abc$36456$n4608
.sym 50654 $abc$36456$n4612
.sym 50655 $abc$36456$n4421_1
.sym 50658 $abc$36456$n4690
.sym 50659 $abc$36456$n4615
.sym 50660 $abc$36456$n4612
.sym 50661 $abc$36456$n4688
.sym 50664 $abc$36456$n4474_1
.sym 50665 basesoc_picorv323[2]
.sym 50667 basesoc_picorv323[1]
.sym 50669 clk12_$glb_clk
.sym 50671 array_muxed0[26]
.sym 50672 $abc$36456$n4563_1
.sym 50673 $abc$36456$n4649
.sym 50674 $abc$36456$n4525
.sym 50675 $abc$36456$n4422_1
.sym 50676 $abc$36456$n4519
.sym 50677 $abc$36456$n4562
.sym 50678 $abc$36456$n4560_1
.sym 50684 $abc$36456$n4615
.sym 50685 picorv32.alu_out_q[15]
.sym 50687 $abc$36456$n4582
.sym 50688 $abc$36456$n2998
.sym 50690 $abc$36456$n4690
.sym 50692 $abc$36456$n4688
.sym 50693 $abc$36456$n4412_1
.sym 50694 basesoc_picorv327[27]
.sym 50695 basesoc_picorv327[28]
.sym 50696 basesoc_picorv327[9]
.sym 50697 $abc$36456$n4475
.sym 50700 basesoc_picorv327[28]
.sym 50702 $abc$36456$n4005_1
.sym 50704 picorv32.alu_out_q[31]
.sym 50706 $abc$36456$n3026
.sym 50712 basesoc_picorv327[25]
.sym 50715 $abc$36456$n4429_1
.sym 50716 $abc$36456$n4432_1
.sym 50720 basesoc_picorv323[1]
.sym 50722 basesoc_picorv323[0]
.sym 50723 $abc$36456$n4428_1
.sym 50724 basesoc_picorv327[12]
.sym 50726 basesoc_picorv327[24]
.sym 50727 basesoc_picorv327[21]
.sym 50729 $abc$36456$n4051_1
.sym 50730 $abc$36456$n3026
.sym 50731 $abc$36456$n4049_1
.sym 50732 basesoc_picorv327[29]
.sym 50733 $abc$36456$n3894
.sym 50736 basesoc_picorv327[20]
.sym 50739 basesoc_picorv327[16]
.sym 50740 basesoc_picorv327[17]
.sym 50741 $abc$36456$n4023_1
.sym 50743 basesoc_picorv327[30]
.sym 50745 $abc$36456$n4432_1
.sym 50746 basesoc_picorv323[1]
.sym 50748 $abc$36456$n4429_1
.sym 50751 $abc$36456$n3894
.sym 50753 $abc$36456$n4049_1
.sym 50754 basesoc_picorv327[29]
.sym 50758 $abc$36456$n4051_1
.sym 50759 basesoc_picorv327[30]
.sym 50760 $abc$36456$n3894
.sym 50763 basesoc_picorv327[20]
.sym 50765 basesoc_picorv323[0]
.sym 50766 basesoc_picorv327[21]
.sym 50769 basesoc_picorv327[25]
.sym 50770 basesoc_picorv327[24]
.sym 50772 basesoc_picorv323[0]
.sym 50775 basesoc_picorv327[17]
.sym 50776 basesoc_picorv327[16]
.sym 50777 basesoc_picorv323[0]
.sym 50781 $abc$36456$n4023_1
.sym 50782 $abc$36456$n3894
.sym 50784 basesoc_picorv327[12]
.sym 50787 $abc$36456$n4429_1
.sym 50789 basesoc_picorv323[1]
.sym 50790 $abc$36456$n4428_1
.sym 50791 $abc$36456$n3026
.sym 50792 clk12_$glb_clk
.sym 50794 $abc$36456$n4520_1
.sym 50795 $abc$36456$n4592
.sym 50796 $abc$36456$n4434
.sym 50797 $abc$36456$n4431_1
.sym 50798 $abc$36456$n4430_1
.sym 50799 $abc$36456$n4522_1
.sym 50800 $abc$36456$n4491_1
.sym 50801 $abc$36456$n4433_1
.sym 50804 $abc$36456$n5219
.sym 50806 basesoc_picorv323[1]
.sym 50807 basesoc_picorv328[12]
.sym 50809 $abc$36456$n4429_1
.sym 50810 $abc$36456$n4400_1
.sym 50811 $abc$36456$n4405
.sym 50812 $abc$36456$n4399
.sym 50814 $abc$36456$n4406_1
.sym 50815 $abc$36456$n3894
.sym 50816 $abc$36456$n4615
.sym 50817 $abc$36456$n3711_1
.sym 50818 basesoc_picorv328[8]
.sym 50819 array_muxed0[28]
.sym 50820 basesoc_picorv323[5]
.sym 50821 basesoc_picorv323[4]
.sym 50823 $abc$36456$n4031_1
.sym 50824 basesoc_picorv327[10]
.sym 50825 basesoc_picorv328[28]
.sym 50826 picorv32.alu_out_q[7]
.sym 50827 picorv32.latched_stalu
.sym 50828 $abc$36456$n4560_1
.sym 50829 $abc$36456$n3858
.sym 50835 $abc$36456$n4421_1
.sym 50836 basesoc_picorv327[30]
.sym 50837 basesoc_picorv327[31]
.sym 50840 $abc$36456$n4579
.sym 50841 basesoc_picorv327[12]
.sym 50842 basesoc_picorv327[10]
.sym 50843 $abc$36456$n4405
.sym 50844 $abc$36456$n4577
.sym 50846 $abc$36456$n4591
.sym 50847 $abc$36456$n4588
.sym 50848 $abc$36456$n4405
.sym 50849 $abc$36456$n4576
.sym 50850 $abc$36456$n4427_1
.sym 50853 basesoc_picorv328[10]
.sym 50854 $abc$36456$n4431_1
.sym 50855 $abc$36456$n4406_1
.sym 50857 basesoc_picorv323[0]
.sym 50858 $abc$36456$n4578
.sym 50859 $abc$36456$n4590
.sym 50860 basesoc_picorv323[2]
.sym 50861 basesoc_picorv328[10]
.sym 50863 basesoc_picorv328[12]
.sym 50865 $abc$36456$n4589
.sym 50866 $abc$36456$n4404_1
.sym 50868 $abc$36456$n4406_1
.sym 50869 $abc$36456$n4405
.sym 50870 basesoc_picorv327[12]
.sym 50871 basesoc_picorv328[12]
.sym 50874 basesoc_picorv327[10]
.sym 50875 basesoc_picorv328[10]
.sym 50876 $abc$36456$n4578
.sym 50877 $abc$36456$n4404_1
.sym 50880 $abc$36456$n4421_1
.sym 50881 $abc$36456$n4579
.sym 50882 $abc$36456$n4577
.sym 50883 $abc$36456$n4576
.sym 50887 basesoc_picorv327[31]
.sym 50888 basesoc_picorv327[30]
.sym 50889 basesoc_picorv323[0]
.sym 50893 $abc$36456$n4589
.sym 50894 $abc$36456$n4591
.sym 50895 $abc$36456$n4588
.sym 50898 $abc$36456$n4431_1
.sym 50899 basesoc_picorv323[2]
.sym 50901 $abc$36456$n4427_1
.sym 50904 $abc$36456$n4404_1
.sym 50905 basesoc_picorv328[12]
.sym 50906 basesoc_picorv327[12]
.sym 50907 $abc$36456$n4590
.sym 50910 basesoc_picorv328[10]
.sym 50911 $abc$36456$n4405
.sym 50912 basesoc_picorv327[10]
.sym 50913 $abc$36456$n4406_1
.sym 50917 $abc$36456$n3865_1
.sym 50918 $abc$36456$n4565_1
.sym 50919 picorv32.alu_out_q[23]
.sym 50920 $abc$36456$n4005_1
.sym 50921 $abc$36456$n4673
.sym 50922 $abc$36456$n4635_1
.sym 50923 picorv32.alu_out_q[8]
.sym 50924 picorv32.alu_out_q[28]
.sym 50929 basesoc_picorv323[0]
.sym 50930 basesoc_picorv327[6]
.sym 50931 basesoc_picorv327[24]
.sym 50932 $abc$36456$n4591
.sym 50933 $PACKER_VCC_NET
.sym 50936 $abc$36456$n4579
.sym 50938 $abc$36456$n4435
.sym 50939 $abc$36456$n4421_1
.sym 50940 $abc$36456$n4402
.sym 50941 basesoc_picorv328[8]
.sym 50942 $abc$36456$n4405
.sym 50943 basesoc_picorv323[0]
.sym 50945 basesoc_picorv323[2]
.sym 50946 picorv32.alu_out_q[8]
.sym 50947 basesoc_picorv328[9]
.sym 50948 basesoc_picorv327[14]
.sym 50949 basesoc_picorv328[12]
.sym 50950 $abc$36456$n3865_1
.sym 50951 basesoc_picorv323[4]
.sym 50952 $abc$36456$n4404_1
.sym 50959 $abc$36456$n4404_1
.sym 50960 $abc$36456$n4581
.sym 50961 $abc$36456$n4547_1
.sym 50962 $abc$36456$n4606
.sym 50963 $abc$36456$n4603
.sym 50964 basesoc_picorv327[14]
.sym 50965 $abc$36456$n4582
.sym 50966 $abc$36456$n4405
.sym 50967 $abc$36456$n4592
.sym 50969 $abc$36456$n4542_1
.sym 50970 $abc$36456$n4587
.sym 50972 $abc$36456$n4583
.sym 50973 basesoc_picorv323[6]
.sym 50975 $abc$36456$n4406_1
.sym 50976 $abc$36456$n4546_1
.sym 50978 basesoc_picorv328[14]
.sym 50979 $abc$36456$n4421_1
.sym 50980 basesoc_picorv327[6]
.sym 50983 $abc$36456$n4604_1
.sym 50986 $abc$36456$n4605
.sym 50987 $abc$36456$n4421_1
.sym 50988 basesoc_picorv327[6]
.sym 50989 $abc$36456$n4545
.sym 50991 $abc$36456$n4606
.sym 50992 $abc$36456$n4603
.sym 50993 $abc$36456$n4604_1
.sym 50994 $abc$36456$n4421_1
.sym 50997 $abc$36456$n4605
.sym 50998 basesoc_picorv327[14]
.sym 50999 $abc$36456$n4404_1
.sym 51000 basesoc_picorv328[14]
.sym 51003 basesoc_picorv327[6]
.sym 51004 $abc$36456$n4405
.sym 51005 basesoc_picorv323[6]
.sym 51006 $abc$36456$n4406_1
.sym 51009 $abc$36456$n4583
.sym 51010 $abc$36456$n4581
.sym 51011 $abc$36456$n4582
.sym 51012 $abc$36456$n4421_1
.sym 51015 basesoc_picorv328[14]
.sym 51016 $abc$36456$n4406_1
.sym 51017 basesoc_picorv327[14]
.sym 51018 $abc$36456$n4405
.sym 51021 $abc$36456$n4547_1
.sym 51022 $abc$36456$n4542_1
.sym 51023 $abc$36456$n4421_1
.sym 51024 $abc$36456$n4545
.sym 51027 $abc$36456$n4592
.sym 51028 $abc$36456$n4421_1
.sym 51030 $abc$36456$n4587
.sym 51033 basesoc_picorv327[6]
.sym 51034 basesoc_picorv323[6]
.sym 51035 $abc$36456$n4404_1
.sym 51036 $abc$36456$n4546_1
.sym 51038 clk12_$glb_clk
.sym 51040 $abc$36456$n4669
.sym 51041 $abc$36456$n4670
.sym 51042 picorv32.alu_out_q[30]
.sym 51043 picorv32.alu_out_q[27]
.sym 51044 picorv32.alu_out_q[24]
.sym 51045 $abc$36456$n4029_1
.sym 51046 picorv32.alu_out_q[5]
.sym 51047 $abc$36456$n3950_1
.sym 51048 por_rst
.sym 51049 $abc$36456$n3894
.sym 51050 picorv32.alu_out_q[26]
.sym 51052 $PACKER_GND_NET
.sym 51053 $abc$36456$n4676
.sym 51054 picorv32.mem_rdata_q[9]
.sym 51055 $abc$36456$n4547_1
.sym 51056 basesoc_picorv323[4]
.sym 51057 $abc$36456$n4475
.sym 51058 $abc$36456$n4652_1
.sym 51059 $abc$36456$n3852
.sym 51061 $abc$36456$n4674_1
.sym 51063 $abc$36456$n4405
.sym 51064 basesoc_picorv328[11]
.sym 51065 basesoc_picorv323[7]
.sym 51066 $abc$36456$n4060_1
.sym 51067 picorv32.decoded_imm[1]
.sym 51068 $abc$36456$n2928
.sym 51069 basesoc_picorv323[1]
.sym 51070 picorv32.alu_out_q[21]
.sym 51071 picorv32.decoded_imm[13]
.sym 51072 picorv32.decoded_imm[0]
.sym 51074 basesoc_picorv323[3]
.sym 51075 basesoc_picorv328[9]
.sym 51082 $abc$36456$n4615
.sym 51086 $abc$36456$n4576
.sym 51087 $abc$36456$n4663
.sym 51088 $abc$36456$n4645_1
.sym 51090 $abc$36456$n4615
.sym 51091 $abc$36456$n4582
.sym 51094 basesoc_picorv323[4]
.sym 51095 picorv32.alu_out_q[12]
.sym 51096 $abc$36456$n2994
.sym 51097 picorv32.latched_stalu
.sym 51098 picorv32.mem_rdata_latched[23]
.sym 51099 $abc$36456$n3858
.sym 51100 picorv32.reg_next_pc[12]
.sym 51102 $abc$36456$n4603
.sym 51107 $abc$36456$n2879
.sym 51108 $abc$36456$n4542_1
.sym 51109 picorv32.reg_out[12]
.sym 51110 picorv32.mem_rdata_q[23]
.sym 51114 basesoc_picorv323[4]
.sym 51115 $abc$36456$n4615
.sym 51116 $abc$36456$n4542_1
.sym 51117 $abc$36456$n4645_1
.sym 51120 $abc$36456$n2879
.sym 51121 picorv32.mem_rdata_q[23]
.sym 51123 $abc$36456$n2994
.sym 51126 basesoc_picorv323[4]
.sym 51127 $abc$36456$n4582
.sym 51128 $abc$36456$n4615
.sym 51132 $abc$36456$n4576
.sym 51133 $abc$36456$n4663
.sym 51134 $abc$36456$n4615
.sym 51135 basesoc_picorv323[4]
.sym 51139 picorv32.reg_out[12]
.sym 51140 $abc$36456$n3858
.sym 51141 picorv32.reg_next_pc[12]
.sym 51144 picorv32.mem_rdata_latched[23]
.sym 51150 basesoc_picorv323[4]
.sym 51151 $abc$36456$n4615
.sym 51153 $abc$36456$n4603
.sym 51156 picorv32.reg_out[12]
.sym 51157 picorv32.latched_stalu
.sym 51158 picorv32.alu_out_q[12]
.sym 51161 clk12_$glb_clk
.sym 51163 basesoc_picorv328[10]
.sym 51164 basesoc_picorv328[13]
.sym 51165 basesoc_picorv328[15]
.sym 51166 basesoc_picorv323[3]
.sym 51167 basesoc_picorv328[8]
.sym 51168 basesoc_picorv323[5]
.sym 51169 basesoc_picorv328[11]
.sym 51170 $abc$36456$n3878_1
.sym 51174 sys_rst
.sym 51175 basesoc_picorv327[27]
.sym 51176 picorv32.mem_rdata_latched[21]
.sym 51177 picorv32.mem_rdata_q[23]
.sym 51178 $abc$36456$n4534_1
.sym 51179 picorv32.mem_rdata_latched[23]
.sym 51181 $abc$36456$n3852
.sym 51182 basesoc_picorv327[17]
.sym 51183 $abc$36456$n4684
.sym 51184 $abc$36456$n3852
.sym 51186 picorv32.alu_out_q[30]
.sym 51187 basesoc_picorv327[28]
.sym 51188 basesoc_picorv327[9]
.sym 51189 basesoc_picorv328[27]
.sym 51190 basesoc_picorv323[5]
.sym 51191 picorv32.decoded_imm[11]
.sym 51192 picorv32.is_lui_auipc_jal
.sym 51193 $abc$36456$n3910_1
.sym 51194 picorv32.decoded_imm_uj[17]
.sym 51195 $abc$36456$n4055_1
.sym 51196 picorv32.decoded_imm[14]
.sym 51198 basesoc_picorv327[7]
.sym 51207 picorv32.alu_out_q[13]
.sym 51209 picorv32.decoded_imm[12]
.sym 51210 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51211 picorv32.is_lui_auipc_jal
.sym 51213 $abc$36456$n3768
.sym 51215 picorv32.decoded_imm[2]
.sym 51217 $abc$36456$n3762
.sym 51218 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51219 $abc$36456$n3756
.sym 51221 picorv32.reg_out[13]
.sym 51223 picorv32.decoded_imm[4]
.sym 51224 picorv32.latched_stalu
.sym 51225 picorv32.decoded_imm[7]
.sym 51227 picorv32.decoded_imm[1]
.sym 51229 $abc$36456$n3772
.sym 51231 $abc$36456$n3752
.sym 51232 picorv32.decoded_imm[0]
.sym 51233 $abc$36456$n3758
.sym 51234 picorv32.decoded_imm[9]
.sym 51235 $abc$36456$n3778
.sym 51237 $abc$36456$n3756
.sym 51238 picorv32.is_lui_auipc_jal
.sym 51239 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51240 picorv32.decoded_imm[1]
.sym 51243 picorv32.decoded_imm[0]
.sym 51244 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51245 picorv32.is_lui_auipc_jal
.sym 51246 $abc$36456$n3752
.sym 51249 picorv32.decoded_imm[2]
.sym 51250 picorv32.is_lui_auipc_jal
.sym 51251 $abc$36456$n3758
.sym 51252 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51255 picorv32.decoded_imm[9]
.sym 51256 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51257 picorv32.is_lui_auipc_jal
.sym 51258 $abc$36456$n3772
.sym 51261 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51262 picorv32.is_lui_auipc_jal
.sym 51263 $abc$36456$n3778
.sym 51264 picorv32.decoded_imm[12]
.sym 51267 picorv32.is_lui_auipc_jal
.sym 51268 $abc$36456$n3762
.sym 51269 picorv32.decoded_imm[4]
.sym 51270 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51273 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51274 picorv32.is_lui_auipc_jal
.sym 51275 $abc$36456$n3768
.sym 51276 picorv32.decoded_imm[7]
.sym 51279 picorv32.reg_out[13]
.sym 51281 picorv32.alu_out_q[13]
.sym 51282 picorv32.latched_stalu
.sym 51283 $abc$36456$n3107_$glb_ce
.sym 51284 clk12_$glb_clk
.sym 51286 $abc$36456$n3942_1
.sym 51287 $abc$36456$n4134_1
.sym 51288 $abc$36456$n4135_1
.sym 51289 basesoc_picorv328[14]
.sym 51290 $abc$36456$n4298_1
.sym 51291 $abc$36456$n4142_1
.sym 51292 $abc$36456$n5453_1
.sym 51293 basesoc_picorv328[27]
.sym 51295 basesoc_picorv323[5]
.sym 51296 picorv32.reg_next_pc[8]
.sym 51298 picorv32.mem_rdata_q[11]
.sym 51299 $abc$36456$n4406_1
.sym 51300 picorv32.mem_rdata_latched[24]
.sym 51301 basesoc_picorv323[3]
.sym 51302 basesoc_picorv323[0]
.sym 51303 $PACKER_VCC_NET
.sym 51304 $abc$36456$n3760_1
.sym 51305 basesoc_picorv328[10]
.sym 51306 basesoc_picorv328[9]
.sym 51307 picorv32.is_lui_auipc_jal
.sym 51308 picorv32.mem_rdata_q[7]
.sym 51309 basesoc_picorv328[15]
.sym 51310 $abc$36456$n4115_1
.sym 51311 $abc$36456$n4298_1
.sym 51312 basesoc_picorv328[28]
.sym 51313 $abc$36456$n3858
.sym 51314 basesoc_picorv328[8]
.sym 51315 basesoc_picorv327[10]
.sym 51316 basesoc_picorv323[5]
.sym 51317 basesoc_picorv323[4]
.sym 51318 picorv32.decoded_imm[10]
.sym 51319 $abc$36456$n4031_1
.sym 51320 $abc$36456$n3878_1
.sym 51321 $abc$36456$n4919
.sym 51327 $abc$36456$n4055_1
.sym 51332 $abc$36456$n4116_1
.sym 51334 $abc$36456$n4141
.sym 51335 picorv32.cpuregs_rs1[6]
.sym 51336 picorv32.reg_out[21]
.sym 51337 $abc$36456$n3858
.sym 51338 $abc$36456$n4060_1
.sym 51339 basesoc_picorv327[5]
.sym 51341 picorv32.cpuregs_rs1[12]
.sym 51343 picorv32.mem_rdata_latched[17]
.sym 51345 basesoc_picorv327[11]
.sym 51346 $abc$36456$n4103_1
.sym 51347 $abc$36456$n3021
.sym 51348 picorv32.cpuregs_rs1[8]
.sym 51349 picorv32.reg_next_pc[21]
.sym 51350 basesoc_picorv327[13]
.sym 51351 basesoc_picorv327[9]
.sym 51355 $abc$36456$n4059_1
.sym 51358 basesoc_picorv327[7]
.sym 51360 $abc$36456$n4055_1
.sym 51361 $abc$36456$n4141
.sym 51362 $abc$36456$n3021
.sym 51363 picorv32.cpuregs_rs1[12]
.sym 51367 picorv32.mem_rdata_latched[17]
.sym 51372 picorv32.reg_next_pc[21]
.sym 51373 $abc$36456$n3858
.sym 51374 picorv32.reg_out[21]
.sym 51378 basesoc_picorv327[5]
.sym 51379 $abc$36456$n4060_1
.sym 51380 $abc$36456$n4059_1
.sym 51381 basesoc_picorv327[7]
.sym 51384 $abc$36456$n3021
.sym 51385 $abc$36456$n4116_1
.sym 51386 $abc$36456$n4055_1
.sym 51387 picorv32.cpuregs_rs1[8]
.sym 51390 basesoc_picorv327[9]
.sym 51391 basesoc_picorv327[7]
.sym 51392 $abc$36456$n4059_1
.sym 51393 $abc$36456$n4060_1
.sym 51396 $abc$36456$n3021
.sym 51397 picorv32.cpuregs_rs1[6]
.sym 51398 $abc$36456$n4055_1
.sym 51399 $abc$36456$n4103_1
.sym 51402 $abc$36456$n4059_1
.sym 51403 basesoc_picorv327[11]
.sym 51404 basesoc_picorv327[13]
.sym 51405 $abc$36456$n4060_1
.sym 51406 $abc$36456$n3030_$glb_ce
.sym 51407 clk12_$glb_clk
.sym 51409 basesoc_picorv327[9]
.sym 51410 basesoc_picorv327[4]
.sym 51411 $abc$36456$n4090_1
.sym 51412 $abc$36456$n5437
.sym 51413 $abc$36456$n3168
.sym 51414 $abc$36456$n4088_1
.sym 51415 basesoc_picorv327[30]
.sym 51416 $abc$36456$n4089_1
.sym 51418 $abc$36456$n5451_1
.sym 51421 basesoc_picorv328[17]
.sym 51422 picorv32.reg_out[21]
.sym 51423 picorv32.decoded_imm_uj[11]
.sym 51424 $abc$36456$n3021
.sym 51425 picorv32.decoded_imm_uj[17]
.sym 51426 $abc$36456$n3786_1
.sym 51427 $abc$36456$n3802_1
.sym 51429 $abc$36456$n3812
.sym 51430 $abc$36456$n4134_1
.sym 51431 basesoc_picorv327[12]
.sym 51432 $abc$36456$n3804
.sym 51433 picorv32.cpu_state[2]
.sym 51434 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 51435 picorv32.reg_next_pc[21]
.sym 51436 $abc$36456$n5207
.sym 51437 picorv32.decoded_imm[9]
.sym 51438 picorv32.reg_next_pc[30]
.sym 51440 picorv32.decoded_imm[2]
.sym 51442 picorv32.reg_pc[12]
.sym 51443 $abc$36456$n3865_1
.sym 51444 picorv32.reg_pc[7]
.sym 51450 $abc$36456$n4077
.sym 51451 picorv32.cpu_state[2]
.sym 51452 $abc$36456$n4091_1
.sym 51453 $abc$36456$n4060_1
.sym 51455 picorv32.cpuregs_rs1[9]
.sym 51456 picorv32.decoded_imm[2]
.sym 51457 $abc$36456$n4123_1
.sym 51458 $abc$36456$n4055_1
.sym 51459 $abc$36456$n3021
.sym 51460 $abc$36456$n4091_1
.sym 51461 picorv32.cpuregs_rs1[2]
.sym 51464 picorv32.cpuregs_rs1[7]
.sym 51465 $abc$36456$n4055_1
.sym 51466 $abc$36456$n4122_1
.sym 51467 $abc$36456$n4059_1
.sym 51468 picorv32.reg_pc[7]
.sym 51469 $abc$36456$n5173
.sym 51470 picorv32.reg_pc[2]
.sym 51471 picorv32.cpu_state[3]
.sym 51472 basesoc_picorv327[8]
.sym 51473 $abc$36456$n3040
.sym 51475 basesoc_picorv327[10]
.sym 51476 picorv32.is_lui_auipc_jal
.sym 51477 $abc$36456$n4121_1
.sym 51478 picorv32.reg_pc[2]
.sym 51480 picorv32.reg_pc[9]
.sym 51481 $abc$36456$n4919
.sym 51483 basesoc_picorv327[10]
.sym 51484 $abc$36456$n4059_1
.sym 51485 basesoc_picorv327[8]
.sym 51486 $abc$36456$n4060_1
.sym 51489 picorv32.cpuregs_rs1[7]
.sym 51490 $abc$36456$n4055_1
.sym 51491 $abc$36456$n4091_1
.sym 51492 picorv32.reg_pc[7]
.sym 51495 $abc$36456$n4077
.sym 51496 picorv32.cpu_state[2]
.sym 51501 picorv32.cpuregs_rs1[9]
.sym 51502 $abc$36456$n3021
.sym 51503 $abc$36456$n4055_1
.sym 51504 $abc$36456$n4122_1
.sym 51507 picorv32.decoded_imm[2]
.sym 51508 picorv32.cpu_state[3]
.sym 51509 picorv32.reg_pc[2]
.sym 51513 picorv32.reg_pc[2]
.sym 51514 $abc$36456$n4077
.sym 51515 picorv32.is_lui_auipc_jal
.sym 51516 picorv32.cpuregs_rs1[2]
.sym 51519 $abc$36456$n4919
.sym 51520 $abc$36456$n4123_1
.sym 51521 $abc$36456$n4121_1
.sym 51522 $abc$36456$n5173
.sym 51525 $abc$36456$n3040
.sym 51526 $abc$36456$n4091_1
.sym 51527 picorv32.reg_pc[9]
.sym 51528 $abc$36456$n4919
.sym 51532 basesoc_picorv327[19]
.sym 51533 $abc$36456$n5198
.sym 51534 $abc$36456$n4117_1
.sym 51535 $abc$36456$n5528_1
.sym 51536 $abc$36456$n4031_1
.sym 51537 $abc$36456$n4129_1
.sym 51538 basesoc_picorv327[8]
.sym 51539 $abc$36456$n5445_1
.sym 51541 $abc$36456$n4917
.sym 51543 clk12
.sym 51544 $abc$36456$n4055_1
.sym 51545 basesoc_picorv327[30]
.sym 51546 $abc$36456$n5523_1
.sym 51548 picorv32.instr_maskirq
.sym 51550 $abc$36456$n4091_1
.sym 51551 basesoc_picorv327[9]
.sym 51552 picorv32.cpuregs_rs1[13]
.sym 51553 $abc$36456$n4055_1
.sym 51554 picorv32.instr_lui
.sym 51555 basesoc_picorv327[5]
.sym 51556 $abc$36456$n5492_1
.sym 51557 picorv32.reg_pc[20]
.sym 51558 picorv32.reg_pc[2]
.sym 51559 $abc$36456$n3040
.sym 51560 picorv32.reg_pc[8]
.sym 51561 $abc$36456$n4060_1
.sym 51562 $abc$36456$n7136
.sym 51563 picorv32.decoded_imm[13]
.sym 51564 basesoc_picorv327[30]
.sym 51565 picorv32.decoded_imm[26]
.sym 51566 picorv32.cpu_state[0]
.sym 51567 $abc$36456$n3040
.sym 51573 picorv32.cpuregs_rs1[10]
.sym 51574 picorv32.alu_out_q[30]
.sym 51577 $abc$36456$n3021
.sym 51578 $abc$36456$n3858
.sym 51579 $abc$36456$n2866
.sym 51581 $abc$36456$n4077
.sym 51583 picorv32.is_lui_auipc_jal
.sym 51584 picorv32.latched_stalu
.sym 51585 $abc$36456$n4060_1
.sym 51586 basesoc_picorv327[15]
.sym 51587 $abc$36456$n4153
.sym 51588 $abc$36456$n4059_1
.sym 51589 $abc$36456$n3860_1
.sym 51590 picorv32.cpuregs_rs1[14]
.sym 51591 picorv32.reg_next_pc[8]
.sym 51592 basesoc_picorv327[13]
.sym 51595 picorv32.reg_next_pc[12]
.sym 51596 $abc$36456$n3890
.sym 51597 picorv32.irq_state[0]
.sym 51598 picorv32.reg_next_pc[30]
.sym 51601 picorv32.reg_out[30]
.sym 51602 $abc$36456$n4055_1
.sym 51603 $abc$36456$n3906
.sym 51604 picorv32.reg_pc[10]
.sym 51606 $abc$36456$n4055_1
.sym 51607 picorv32.cpuregs_rs1[14]
.sym 51608 $abc$36456$n3021
.sym 51609 $abc$36456$n4153
.sym 51612 $abc$36456$n3858
.sym 51614 picorv32.reg_out[30]
.sym 51615 picorv32.reg_next_pc[30]
.sym 51618 picorv32.reg_next_pc[12]
.sym 51619 $abc$36456$n3906
.sym 51620 $abc$36456$n2866
.sym 51621 picorv32.irq_state[0]
.sym 51624 picorv32.is_lui_auipc_jal
.sym 51625 picorv32.cpuregs_rs1[10]
.sym 51626 $abc$36456$n4077
.sym 51627 picorv32.reg_pc[10]
.sym 51631 picorv32.alu_out_q[30]
.sym 51632 picorv32.latched_stalu
.sym 51633 picorv32.reg_out[30]
.sym 51636 $abc$36456$n3858
.sym 51637 $abc$36456$n3860_1
.sym 51638 $abc$36456$n3906
.sym 51639 picorv32.reg_next_pc[12]
.sym 51642 $abc$36456$n4059_1
.sym 51643 $abc$36456$n4060_1
.sym 51644 basesoc_picorv327[15]
.sym 51645 basesoc_picorv327[13]
.sym 51648 $abc$36456$n3890
.sym 51649 picorv32.reg_next_pc[8]
.sym 51650 $abc$36456$n3858
.sym 51651 $abc$36456$n3860_1
.sym 51656 $abc$36456$n7136
.sym 51657 $abc$36456$n7137
.sym 51658 $abc$36456$n7138
.sym 51659 $abc$36456$n7139
.sym 51660 $abc$36456$n7140
.sym 51661 $abc$36456$n7141
.sym 51662 $abc$36456$n7142
.sym 51663 $abc$36456$n3030
.sym 51664 $abc$36456$n4925
.sym 51667 $abc$36456$n4077
.sym 51668 basesoc_picorv327[8]
.sym 51669 picorv32.is_lui_auipc_jal
.sym 51670 picorv32.latched_stalu
.sym 51671 basesoc_picorv327[13]
.sym 51672 $abc$36456$n3852
.sym 51673 $abc$36456$n3021
.sym 51674 picorv32.mem_rdata_q[18]
.sym 51675 picorv32.decoded_imm_uj[3]
.sym 51676 $abc$36456$n5198
.sym 51677 basesoc_picorv327[23]
.sym 51678 picorv32.instr_lui
.sym 51679 basesoc_picorv327[28]
.sym 51681 basesoc_picorv327[21]
.sym 51682 picorv32.reg_pc[14]
.sym 51683 picorv32.irq_state[0]
.sym 51685 $abc$36456$n3910_1
.sym 51686 $abc$36456$n4091_1
.sym 51687 picorv32.decoded_imm[11]
.sym 51688 picorv32.reg_pc[21]
.sym 51689 picorv32.reg_out[16]
.sym 51690 picorv32.reg_pc[10]
.sym 51696 basesoc_picorv327[19]
.sym 51697 $abc$36456$n4059_1
.sym 51698 picorv32.is_lui_auipc_jal
.sym 51699 picorv32.reg_pc[21]
.sym 51701 $abc$36456$n4178
.sym 51702 $abc$36456$n3021
.sym 51703 $abc$36456$n3810
.sym 51704 picorv32.cpuregs_rs1[20]
.sym 51705 $abc$36456$n4183
.sym 51706 picorv32.cpuregs_rs1[18]
.sym 51707 $abc$36456$n4929
.sym 51708 picorv32.reg_next_pc[3]
.sym 51709 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51710 $abc$36456$n5173
.sym 51712 $abc$36456$n4055_1
.sym 51715 $abc$36456$n4185
.sym 51716 picorv32.irq_state[0]
.sym 51717 picorv32.reg_pc[20]
.sym 51718 $abc$36456$n3865_1
.sym 51719 $abc$36456$n3040
.sym 51720 $abc$36456$n2866
.sym 51721 basesoc_picorv327[17]
.sym 51722 $abc$36456$n4060_1
.sym 51723 $abc$36456$n4077
.sym 51724 $abc$36456$n4091_1
.sym 51725 picorv32.reg_pc[19]
.sym 51726 picorv32.decoded_imm[28]
.sym 51727 picorv32.cpuregs_rs1[21]
.sym 51729 $abc$36456$n4183
.sym 51730 $abc$36456$n5173
.sym 51731 $abc$36456$n4929
.sym 51732 $abc$36456$n4185
.sym 51735 $abc$36456$n4091_1
.sym 51736 picorv32.cpuregs_rs1[21]
.sym 51737 picorv32.reg_pc[21]
.sym 51738 $abc$36456$n4055_1
.sym 51741 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51742 picorv32.decoded_imm[28]
.sym 51743 picorv32.is_lui_auipc_jal
.sym 51744 $abc$36456$n3810
.sym 51747 $abc$36456$n4091_1
.sym 51748 $abc$36456$n4929
.sym 51749 $abc$36456$n3040
.sym 51750 picorv32.reg_pc[19]
.sym 51753 picorv32.irq_state[0]
.sym 51754 picorv32.reg_next_pc[3]
.sym 51755 $abc$36456$n3865_1
.sym 51756 $abc$36456$n2866
.sym 51759 $abc$36456$n4059_1
.sym 51760 basesoc_picorv327[19]
.sym 51761 $abc$36456$n4060_1
.sym 51762 basesoc_picorv327[17]
.sym 51765 $abc$36456$n4077
.sym 51766 picorv32.cpuregs_rs1[20]
.sym 51767 picorv32.is_lui_auipc_jal
.sym 51768 picorv32.reg_pc[20]
.sym 51771 picorv32.cpuregs_rs1[18]
.sym 51772 $abc$36456$n4055_1
.sym 51773 $abc$36456$n4178
.sym 51774 $abc$36456$n3021
.sym 51775 $abc$36456$n3107_$glb_ce
.sym 51776 clk12_$glb_clk
.sym 51778 $abc$36456$n7143
.sym 51779 $abc$36456$n7144
.sym 51780 $abc$36456$n7145
.sym 51781 $abc$36456$n7146
.sym 51782 $abc$36456$n7147
.sym 51783 $abc$36456$n7148
.sym 51784 $abc$36456$n7149
.sym 51785 $abc$36456$n7150
.sym 51786 $abc$36456$n4173
.sym 51787 basesoc_picorv327[22]
.sym 51790 picorv32.irq_pending[1]
.sym 51791 picorv32.reg_pc[8]
.sym 51792 $abc$36456$n5204
.sym 51793 $abc$36456$n7138
.sym 51794 picorv32.is_lui_auipc_jal
.sym 51795 $abc$36456$n4929
.sym 51796 picorv32.reg_next_pc[3]
.sym 51797 $abc$36456$n4171
.sym 51798 $abc$36456$n3021
.sym 51799 $abc$36456$n3800_1
.sym 51800 $abc$36456$n5201
.sym 51801 $abc$36456$n4059_1
.sym 51802 picorv32.reg_pc[3]
.sym 51803 basesoc_picorv328[28]
.sym 51804 $abc$36456$n7158
.sym 51805 picorv32.reg_pc[13]
.sym 51806 picorv32.decoded_imm[14]
.sym 51807 $abc$36456$n3858
.sym 51808 picorv32.reg_pc[30]
.sym 51809 picorv32.reg_pc[9]
.sym 51810 picorv32.reg_next_pc[6]
.sym 51812 picorv32.decoded_imm[28]
.sym 51813 $abc$36456$n4261
.sym 51819 basesoc_picorv327[16]
.sym 51820 $abc$36456$n4091_1
.sym 51822 basesoc_picorv327[31]
.sym 51823 basesoc_picorv327[20]
.sym 51825 basesoc_picorv327[29]
.sym 51826 picorv32.cpu_state[3]
.sym 51827 $abc$36456$n3021
.sym 51828 $abc$36456$n4940
.sym 51829 $abc$36456$n3040
.sym 51830 picorv32.cpu_state[4]
.sym 51831 $abc$36456$n4060_1
.sym 51832 $abc$36456$n4055_1
.sym 51833 $abc$36456$n4253_1
.sym 51834 picorv32.reg_pc[30]
.sym 51835 $abc$36456$n5173
.sym 51836 picorv32.cpuregs_rs1[30]
.sym 51837 $abc$36456$n4254_1
.sym 51839 $abc$36456$n4184
.sym 51840 $abc$36456$n4255
.sym 51841 $abc$36456$n4059_1
.sym 51842 basesoc_picorv327[18]
.sym 51847 picorv32.cpuregs_rs1[19]
.sym 51848 $abc$36456$n5204
.sym 51849 $abc$36456$n7149
.sym 51852 $abc$36456$n5173
.sym 51853 $abc$36456$n4253_1
.sym 51854 $abc$36456$n4940
.sym 51855 $abc$36456$n4255
.sym 51858 $abc$36456$n3021
.sym 51859 $abc$36456$n4184
.sym 51860 picorv32.cpuregs_rs1[19]
.sym 51861 $abc$36456$n4055_1
.sym 51864 $abc$36456$n4059_1
.sym 51865 basesoc_picorv327[31]
.sym 51866 basesoc_picorv327[29]
.sym 51867 $abc$36456$n4060_1
.sym 51870 picorv32.cpu_state[3]
.sym 51871 basesoc_picorv327[16]
.sym 51872 $abc$36456$n7149
.sym 51873 picorv32.cpu_state[4]
.sym 51876 basesoc_picorv327[20]
.sym 51877 $abc$36456$n4060_1
.sym 51878 $abc$36456$n4059_1
.sym 51879 basesoc_picorv327[18]
.sym 51882 $abc$36456$n3040
.sym 51883 $abc$36456$n4940
.sym 51884 $abc$36456$n4091_1
.sym 51885 picorv32.reg_pc[30]
.sym 51888 $abc$36456$n4254_1
.sym 51889 $abc$36456$n3021
.sym 51890 $abc$36456$n4055_1
.sym 51891 picorv32.cpuregs_rs1[30]
.sym 51895 $abc$36456$n5204
.sym 51898 $abc$36456$n3048_$glb_ce
.sym 51899 clk12_$glb_clk
.sym 51900 $abc$36456$n232_$glb_sr
.sym 51901 $abc$36456$n7151
.sym 51902 $abc$36456$n7152
.sym 51903 $abc$36456$n7153
.sym 51904 $abc$36456$n7154
.sym 51905 $abc$36456$n7155
.sym 51906 $abc$36456$n7156
.sym 51907 $abc$36456$n7157
.sym 51908 $abc$36456$n7158
.sym 51909 basesoc_picorv327[16]
.sym 51913 $abc$36456$n3021
.sym 51914 picorv32.decoded_imm[10]
.sym 51915 picorv32.mem_rdata_q[20]
.sym 51916 basesoc_picorv327[31]
.sym 51917 basesoc_picorv327[24]
.sym 51918 $abc$36456$n5173
.sym 51919 picorv32.decoded_imm_uj[19]
.sym 51920 $abc$36456$n7143
.sym 51921 $abc$36456$n5207
.sym 51922 picorv32.decoded_imm[12]
.sym 51923 $abc$36456$n5219
.sym 51924 $abc$36456$n4940
.sym 51925 $abc$36456$n4882
.sym 51926 $abc$36456$n3868_1
.sym 51927 $abc$36456$n5216
.sym 51928 $abc$36456$n5207
.sym 51929 picorv32.reg_pc[12]
.sym 51930 basesoc_picorv327[29]
.sym 51931 picorv32.reg_next_pc[21]
.sym 51932 picorv32.reg_pc[19]
.sym 51933 picorv32.reg_pc[11]
.sym 51934 picorv32.reg_next_pc[30]
.sym 51935 picorv32.reg_pc[15]
.sym 51936 picorv32.reg_pc[7]
.sym 51943 basesoc_picorv327[30]
.sym 51944 picorv32.cpu_state[4]
.sym 51945 $abc$36456$n4261
.sym 51946 basesoc_picorv327[29]
.sym 51947 basesoc_picorv327[27]
.sym 51948 $abc$36456$n4062_1
.sym 51949 picorv32.cpu_state[3]
.sym 51951 picorv32.cpu_state[3]
.sym 51952 picorv32.cpu_state[4]
.sym 51953 basesoc_picorv327[21]
.sym 51954 basesoc_picorv327[25]
.sym 51955 $abc$36456$n4060_1
.sym 51956 $abc$36456$n4091_1
.sym 51957 picorv32.reg_next_pc[29]
.sym 51958 basesoc_picorv327[31]
.sym 51961 $abc$36456$n4059_1
.sym 51962 $abc$36456$n3022
.sym 51963 basesoc_picorv327[24]
.sym 51964 $abc$36456$n7158
.sym 51965 picorv32.reg_pc[31]
.sym 51967 $abc$36456$n3858
.sym 51968 picorv32.reg_out[29]
.sym 51969 $abc$36456$n7154
.sym 51970 $abc$36456$n4260_1
.sym 51972 $abc$36456$n7157
.sym 51975 $abc$36456$n7154
.sym 51976 picorv32.cpu_state[4]
.sym 51977 basesoc_picorv327[21]
.sym 51978 picorv32.cpu_state[3]
.sym 51981 $abc$36456$n4261
.sym 51982 $abc$36456$n4060_1
.sym 51983 $abc$36456$n4260_1
.sym 51984 $abc$36456$n3022
.sym 51987 basesoc_picorv327[29]
.sym 51988 $abc$36456$n4059_1
.sym 51989 $abc$36456$n4060_1
.sym 51990 basesoc_picorv327[27]
.sym 51995 basesoc_picorv327[30]
.sym 51996 picorv32.cpu_state[4]
.sym 51999 basesoc_picorv327[31]
.sym 52000 picorv32.reg_pc[31]
.sym 52001 $abc$36456$n4062_1
.sym 52002 $abc$36456$n4091_1
.sym 52005 picorv32.cpu_state[4]
.sym 52006 picorv32.cpu_state[3]
.sym 52007 basesoc_picorv327[25]
.sym 52008 $abc$36456$n7158
.sym 52011 picorv32.cpu_state[4]
.sym 52012 $abc$36456$n7157
.sym 52013 picorv32.cpu_state[3]
.sym 52014 basesoc_picorv327[24]
.sym 52017 picorv32.reg_out[29]
.sym 52018 $abc$36456$n3858
.sym 52020 picorv32.reg_next_pc[29]
.sym 52024 $abc$36456$n7159
.sym 52025 $abc$36456$n7160
.sym 52026 $abc$36456$n7161
.sym 52027 $abc$36456$n7162
.sym 52028 $abc$36456$n7163
.sym 52029 $abc$36456$n7164
.sym 52030 $abc$36456$n4882
.sym 52031 $abc$36456$n4894
.sym 52033 picorv32.cpu_state[3]
.sym 52036 picorv32.cpuregs_rs1[29]
.sym 52037 picorv32.latched_stalu
.sym 52038 picorv32.cpu_state[3]
.sym 52039 $abc$36456$n4069_1
.sym 52040 $abc$36456$n4259_1
.sym 52041 picorv32.cpuregs_rs1[28]
.sym 52042 $abc$36456$n4242_1
.sym 52043 picorv32.decoded_imm[21]
.sym 52044 picorv32.cpu_state[4]
.sym 52045 picorv32.cpu_state[3]
.sym 52046 picorv32.cpuregs_rs1[27]
.sym 52047 $abc$36456$n7153
.sym 52048 picorv32.reg_pc[18]
.sym 52049 picorv32.reg_pc[2]
.sym 52050 picorv32.alu_out_q[27]
.sym 52051 picorv32.reg_pc[22]
.sym 52052 picorv32.reg_pc[8]
.sym 52053 picorv32.reg_pc[20]
.sym 52054 $abc$36456$n3934_1
.sym 52055 picorv32.decoded_imm_uj[18]
.sym 52057 picorv32.cpu_state[0]
.sym 52059 $abc$36456$n3858
.sym 52065 $abc$36456$n3884_1
.sym 52066 picorv32.cpu_state[3]
.sym 52067 picorv32.reg_out[19]
.sym 52068 $abc$36456$n3875_1
.sym 52070 $abc$36456$n5201
.sym 52071 basesoc_picorv327[27]
.sym 52072 $abc$36456$n5204
.sym 52073 picorv32.latched_stalu
.sym 52074 $abc$36456$n3892_1
.sym 52076 $abc$36456$n5195
.sym 52078 $abc$36456$n3888_1
.sym 52080 picorv32.alu_out_q[19]
.sym 52082 $abc$36456$n7160
.sym 52084 $abc$36456$n7162
.sym 52086 $abc$36456$n3868_1
.sym 52087 picorv32.cpu_state[4]
.sym 52088 $abc$36456$n5207
.sym 52090 basesoc_picorv327[29]
.sym 52098 $abc$36456$n5195
.sym 52099 $abc$36456$n3868_1
.sym 52101 $abc$36456$n3875_1
.sym 52104 $abc$36456$n5204
.sym 52106 $abc$36456$n3868_1
.sym 52107 $abc$36456$n3888_1
.sym 52110 basesoc_picorv327[29]
.sym 52111 picorv32.cpu_state[3]
.sym 52112 picorv32.cpu_state[4]
.sym 52113 $abc$36456$n7162
.sym 52116 picorv32.cpu_state[3]
.sym 52117 basesoc_picorv327[27]
.sym 52118 $abc$36456$n7160
.sym 52119 picorv32.cpu_state[4]
.sym 52123 $abc$36456$n3868_1
.sym 52124 $abc$36456$n3884_1
.sym 52125 $abc$36456$n5201
.sym 52128 $abc$36456$n5207
.sym 52129 $abc$36456$n3892_1
.sym 52130 $abc$36456$n3868_1
.sym 52135 $abc$36456$n5207
.sym 52140 picorv32.latched_stalu
.sym 52141 picorv32.reg_out[19]
.sym 52143 picorv32.alu_out_q[19]
.sym 52144 $abc$36456$n3048_$glb_ce
.sym 52145 clk12_$glb_clk
.sym 52146 $abc$36456$n232_$glb_sr
.sym 52147 $abc$36456$n4365_1
.sym 52148 picorv32.reg_pc[10]
.sym 52149 $abc$36456$n4047_1
.sym 52150 $abc$36456$n4358_1
.sym 52151 $abc$36456$n4368_1
.sym 52152 $abc$36456$n3970_1
.sym 52153 $abc$36456$n3954_1
.sym 52154 picorv32.reg_pc[14]
.sym 52159 $abc$36456$n3046
.sym 52160 picorv32.cpu_state[3]
.sym 52161 picorv32.cpu_state[3]
.sym 52162 $abc$36456$n5195
.sym 52163 picorv32.reg_out[19]
.sym 52164 $abc$36456$n3875_1
.sym 52165 $abc$36456$n3860_1
.sym 52166 $abc$36456$n3888_1
.sym 52167 basesoc_picorv327[27]
.sym 52168 picorv32.reg_pc[13]
.sym 52169 picorv32.latched_stalu
.sym 52170 $abc$36456$n3892_1
.sym 52171 picorv32.irq_state[0]
.sym 52173 $abc$36456$n3868_1
.sym 52174 picorv32.irq_state[0]
.sym 52177 picorv32.reg_pc[27]
.sym 52178 picorv32.reg_pc[14]
.sym 52179 picorv32.reg_pc[31]
.sym 52180 picorv32.reg_pc[21]
.sym 52181 $abc$36456$n5246
.sym 52182 picorv32.reg_pc[10]
.sym 52188 picorv32.reg_next_pc[9]
.sym 52190 $abc$36456$n3902
.sym 52191 $abc$36456$n3868_1
.sym 52193 $abc$36456$n5189
.sym 52196 picorv32.reg_next_pc[11]
.sym 52198 $abc$36456$n3904_1
.sym 52199 $abc$36456$n5210
.sym 52204 $abc$36456$n3860_1
.sym 52205 $abc$36456$n5219
.sym 52208 $abc$36456$n5228
.sym 52211 $abc$36456$n3858
.sym 52212 $abc$36456$n3860_1
.sym 52213 $abc$36456$n5216
.sym 52219 $abc$36456$n3894_1
.sym 52222 $abc$36456$n3904_1
.sym 52223 $abc$36456$n5216
.sym 52224 $abc$36456$n3868_1
.sym 52227 $abc$36456$n3858
.sym 52228 $abc$36456$n3902
.sym 52229 picorv32.reg_next_pc[11]
.sym 52230 $abc$36456$n3860_1
.sym 52236 $abc$36456$n5219
.sym 52239 $abc$36456$n3858
.sym 52240 picorv32.reg_next_pc[9]
.sym 52241 $abc$36456$n3860_1
.sym 52242 $abc$36456$n3894_1
.sym 52245 $abc$36456$n5216
.sym 52252 $abc$36456$n5228
.sym 52260 $abc$36456$n5189
.sym 52266 $abc$36456$n5210
.sym 52267 $abc$36456$n3048_$glb_ce
.sym 52268 clk12_$glb_clk
.sym 52269 $abc$36456$n232_$glb_sr
.sym 52270 picorv32.reg_next_pc[23]
.sym 52271 picorv32.reg_pc[22]
.sym 52272 picorv32.reg_pc[20]
.sym 52273 $abc$36456$n5246
.sym 52274 picorv32.reg_pc[23]
.sym 52275 $abc$36456$n4384
.sym 52276 $abc$36456$n5252
.sym 52277 picorv32.reg_next_pc[21]
.sym 52284 picorv32.reg_pc[15]
.sym 52285 $abc$36456$n4358_1
.sym 52286 $abc$36456$n5216
.sym 52287 picorv32.reg_pc[14]
.sym 52288 picorv32.latched_stalu
.sym 52289 $abc$36456$n4365_1
.sym 52290 $abc$36456$n5210
.sym 52291 $abc$36456$n3876_1
.sym 52292 picorv32.reg_pc[11]
.sym 52293 $abc$36456$n3048
.sym 52297 $abc$36456$n3858
.sym 52300 picorv32.reg_pc[30]
.sym 52303 $abc$36456$n3858
.sym 52305 picorv32.reg_pc[9]
.sym 52311 picorv32.reg_next_pc[18]
.sym 52312 picorv32.reg_next_pc[22]
.sym 52313 $abc$36456$n5219
.sym 52316 $abc$36456$n5225
.sym 52317 $abc$36456$n5240
.sym 52319 $abc$36456$n3908_1
.sym 52320 $abc$36456$n3946_1
.sym 52321 $abc$36456$n3930_1
.sym 52322 picorv32.alu_out_q[27]
.sym 52323 picorv32.latched_stalu
.sym 52325 $abc$36456$n3916_1
.sym 52326 $abc$36456$n3934_1
.sym 52327 $abc$36456$n3858
.sym 52329 $abc$36456$n3858
.sym 52331 $abc$36456$n5237
.sym 52332 picorv32.reg_next_pc[19]
.sym 52333 $abc$36456$n3868_1
.sym 52335 picorv32.reg_out[27]
.sym 52337 $abc$36456$n3860_1
.sym 52346 $abc$36456$n5237
.sym 52351 $abc$36456$n5219
.sym 52352 $abc$36456$n3908_1
.sym 52353 $abc$36456$n3868_1
.sym 52356 picorv32.alu_out_q[27]
.sym 52357 picorv32.reg_out[27]
.sym 52358 $abc$36456$n3858
.sym 52359 picorv32.latched_stalu
.sym 52362 $abc$36456$n3916_1
.sym 52364 $abc$36456$n5225
.sym 52365 $abc$36456$n3868_1
.sym 52368 $abc$36456$n3858
.sym 52369 $abc$36456$n3860_1
.sym 52370 picorv32.reg_next_pc[18]
.sym 52371 $abc$36456$n3930_1
.sym 52374 picorv32.reg_next_pc[22]
.sym 52375 $abc$36456$n3858
.sym 52376 $abc$36456$n3860_1
.sym 52377 $abc$36456$n3946_1
.sym 52380 $abc$36456$n3934_1
.sym 52381 picorv32.reg_next_pc[19]
.sym 52382 $abc$36456$n3858
.sym 52383 $abc$36456$n3860_1
.sym 52387 $abc$36456$n5240
.sym 52390 $abc$36456$n3048_$glb_ce
.sym 52391 clk12_$glb_clk
.sym 52392 $abc$36456$n232_$glb_sr
.sym 52394 picorv32.reg_pc[30]
.sym 52395 picorv32.reg_next_pc[25]
.sym 52396 $abc$36456$n5258
.sym 52397 picorv32.reg_pc[21]
.sym 52398 picorv32.reg_next_pc[19]
.sym 52399 picorv32.reg_pc[25]
.sym 52400 $abc$36456$n5267
.sym 52401 $abc$36456$n5237
.sym 52405 picorv32.reg_next_pc[18]
.sym 52406 $abc$36456$n5252
.sym 52407 $abc$36456$n5249
.sym 52408 $abc$36456$n5408
.sym 52410 $abc$36456$n4347_1
.sym 52412 $abc$36456$n5243
.sym 52415 $abc$36456$n3908_1
.sym 52416 picorv32.cpu_state[0]
.sym 52418 picorv32.reg_next_pc[30]
.sym 52427 picorv32.reg_next_pc[21]
.sym 52428 picorv32.reg_pc[19]
.sym 52434 $abc$36456$n5276
.sym 52436 $abc$36456$n3966_1
.sym 52437 picorv32.reg_next_pc[27]
.sym 52439 picorv32.latched_stalu
.sym 52440 picorv32.reg_next_pc[30]
.sym 52441 $abc$36456$n3860_1
.sym 52442 $abc$36456$n3978_1
.sym 52443 picorv32.reg_out[25]
.sym 52444 $abc$36456$n3940_1
.sym 52447 $abc$36456$n5249
.sym 52448 $abc$36456$n3948_1
.sym 52450 picorv32.reg_next_pc[31]
.sym 52451 picorv32.alu_out_q[25]
.sym 52457 $abc$36456$n5264
.sym 52458 $abc$36456$n3982_1
.sym 52460 $abc$36456$n5243
.sym 52463 $abc$36456$n3858
.sym 52465 $abc$36456$n3868_1
.sym 52467 picorv32.reg_next_pc[31]
.sym 52468 $abc$36456$n3982_1
.sym 52470 $abc$36456$n3860_1
.sym 52474 $abc$36456$n5249
.sym 52475 $abc$36456$n3948_1
.sym 52476 $abc$36456$n3868_1
.sym 52479 picorv32.reg_next_pc[30]
.sym 52480 $abc$36456$n3860_1
.sym 52481 $abc$36456$n3858
.sym 52482 $abc$36456$n3978_1
.sym 52487 $abc$36456$n5264
.sym 52491 picorv32.reg_out[25]
.sym 52492 picorv32.alu_out_q[25]
.sym 52493 $abc$36456$n3858
.sym 52494 picorv32.latched_stalu
.sym 52497 $abc$36456$n5243
.sym 52499 $abc$36456$n3940_1
.sym 52500 $abc$36456$n3868_1
.sym 52503 $abc$36456$n5276
.sym 52509 picorv32.reg_next_pc[27]
.sym 52511 $abc$36456$n3860_1
.sym 52512 $abc$36456$n3966_1
.sym 52513 $abc$36456$n3048_$glb_ce
.sym 52514 clk12_$glb_clk
.sym 52515 $abc$36456$n232_$glb_sr
.sym 52516 picorv32.reg_next_pc[31]
.sym 52519 picorv32.reg_next_pc[28]
.sym 52528 $abc$36456$n5276
.sym 52529 picorv32.reg_pc[25]
.sym 52530 picorv32.reg_pc[29]
.sym 52531 $abc$36456$n5416
.sym 52532 $abc$36456$n3962_1
.sym 52533 $abc$36456$n5267
.sym 52534 $abc$36456$n5273
.sym 52536 $abc$36456$n3948_1
.sym 52537 $abc$36456$n5240
.sym 52538 $abc$36456$n5270
.sym 52561 $abc$36456$n3980_1
.sym 52564 $abc$36456$n5264
.sym 52567 $abc$36456$n5273
.sym 52568 $abc$36456$n3968_1
.sym 52588 $abc$36456$n3868_1
.sym 52608 $abc$36456$n5264
.sym 52609 $abc$36456$n3868_1
.sym 52611 $abc$36456$n3968_1
.sym 52626 $abc$36456$n3980_1
.sym 52627 $abc$36456$n5273
.sym 52628 $abc$36456$n3868_1
.sym 52636 $abc$36456$n3048_$glb_ce
.sym 52637 clk12_$glb_clk
.sym 52638 $abc$36456$n232_$glb_sr
.sym 52646 sys_rst
.sym 52647 $abc$36456$n5237
.sym 52650 $abc$36456$n3968_1
.sym 52651 picorv32.reg_next_pc[29]
.sym 52652 $abc$36456$n5264
.sym 52670 $abc$36456$n3868_1
.sym 52683 sys_rst
.sym 52700 sys_rst
.sym 52712 $abc$36456$n3048
.sym 52713 $abc$36456$n229
.sym 52728 $abc$36456$n229
.sym 52741 $abc$36456$n134
.sym 52760 serial_rx
.sym 52783 $abc$36456$n2741
.sym 52804 basesoc_dat_w[4]
.sym 52805 basesoc_dat_w[6]
.sym 52822 basesoc_dat_w[6]
.sym 52851 basesoc_dat_w[4]
.sym 52860 $abc$36456$n2741
.sym 52861 clk12_$glb_clk
.sym 52862 sys_rst_$glb_sr
.sym 52868 basesoc_uart_phy_storage[0]
.sym 52869 basesoc_uart_phy_storage[4]
.sym 52874 basesoc_uart_phy_storage[5]
.sym 52883 basesoc_uart_phy_storage[14]
.sym 52898 basesoc_uart_phy_storage[0]
.sym 52899 basesoc_dat_w[6]
.sym 52908 basesoc_dat_w[5]
.sym 52911 $abc$36456$n2743
.sym 52915 $abc$36456$n2739
.sym 52916 basesoc_uart_phy_storage[0]
.sym 52918 $abc$36456$n2741
.sym 52921 basesoc_timer0_reload_storage[24]
.sym 52923 interface2_bank_bus_dat_r[1]
.sym 52932 $abc$36456$n3224
.sym 52961 basesoc_dat_w[2]
.sym 52968 basesoc_ctrl_reset_reset_r
.sym 52971 $abc$36456$n2901
.sym 53004 basesoc_ctrl_reset_reset_r
.sym 53021 basesoc_dat_w[2]
.sym 53023 $abc$36456$n2901
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53027 $abc$36456$n128
.sym 53032 $abc$36456$n5042_1
.sym 53033 $abc$36456$n3
.sym 53039 sys_rst
.sym 53040 array_muxed2[0]
.sym 53041 array_muxed0[1]
.sym 53044 $abc$36456$n3314
.sym 53047 basesoc_uart_phy_storage[0]
.sym 53049 basesoc_uart_phy_storage[4]
.sym 53050 $abc$36456$n2741
.sym 53052 adr[1]
.sym 53055 $abc$36456$n134
.sym 53056 adr[1]
.sym 53059 $abc$36456$n3317
.sym 53060 basesoc_uart_phy_storage[9]
.sym 53061 $abc$36456$n128
.sym 53069 basesoc_uart_phy_storage[4]
.sym 53070 adr[1]
.sym 53072 csrbank2_bitbang_en0_w
.sym 53075 basesoc_we
.sym 53076 csrbank2_bitbang0_w[1]
.sym 53079 $abc$36456$n138
.sym 53080 csrbank2_bitbang_en0_w
.sym 53081 spiflash_bus_dat_r[7]
.sym 53082 basesoc_ctrl_reset_reset_r
.sym 53083 csrbank2_bitbang0_w[0]
.sym 53085 $abc$36456$n2966
.sym 53086 $abc$36456$n3228
.sym 53087 adr[0]
.sym 53092 sys_rst
.sym 53093 basesoc_dat_w[2]
.sym 53094 $abc$36456$n3248
.sym 53095 $abc$36456$n3231
.sym 53096 basesoc_dat_w[1]
.sym 53097 $abc$36456$n5042_1
.sym 53102 basesoc_ctrl_reset_reset_r
.sym 53107 basesoc_dat_w[1]
.sym 53113 spiflash_bus_dat_r[7]
.sym 53114 csrbank2_bitbang0_w[0]
.sym 53115 csrbank2_bitbang_en0_w
.sym 53118 $abc$36456$n3231
.sym 53119 $abc$36456$n3248
.sym 53120 basesoc_we
.sym 53121 sys_rst
.sym 53124 sys_rst
.sym 53125 basesoc_we
.sym 53126 $abc$36456$n3248
.sym 53127 $abc$36456$n3228
.sym 53132 basesoc_dat_w[2]
.sym 53136 csrbank2_bitbang0_w[1]
.sym 53137 $abc$36456$n3228
.sym 53138 csrbank2_bitbang_en0_w
.sym 53139 $abc$36456$n5042_1
.sym 53142 $abc$36456$n138
.sym 53143 basesoc_uart_phy_storage[4]
.sym 53144 adr[1]
.sym 53145 adr[0]
.sym 53146 $abc$36456$n2966
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 basesoc_uart_phy_storage[21]
.sym 53150 $abc$36456$n5079
.sym 53151 $abc$36456$n4939_1
.sym 53152 $abc$36456$n5077
.sym 53153 $abc$36456$n5081
.sym 53154 basesoc_uart_phy_storage[2]
.sym 53155 $abc$36456$n124
.sym 53156 $abc$36456$n4930_1
.sym 53157 $abc$36456$n108
.sym 53160 array_muxed0[26]
.sym 53161 $abc$36456$n11
.sym 53163 csrbank2_bitbang0_w[2]
.sym 53165 $abc$36456$n3314
.sym 53167 spiflash_mosi
.sym 53169 array_muxed1[11]
.sym 53171 basesoc_we
.sym 53172 $abc$36456$n3317
.sym 53174 basesoc_uart_phy_storage[17]
.sym 53175 basesoc_dat_w[1]
.sym 53177 basesoc_uart_phy_storage[0]
.sym 53179 basesoc_dat_w[1]
.sym 53181 basesoc_ctrl_storage[29]
.sym 53182 adr[0]
.sym 53183 basesoc_uart_phy_storage[30]
.sym 53190 csrbank2_bitbang0_w[0]
.sym 53191 interface4_bank_bus_dat_r[2]
.sym 53192 interface3_bank_bus_dat_r[2]
.sym 53193 basesoc_uart_phy_tx_busy
.sym 53195 $abc$36456$n3383
.sym 53196 $abc$36456$n3248
.sym 53197 $abc$36456$n4026
.sym 53198 interface5_bank_bus_dat_r[2]
.sym 53199 csrbank2_bitbang0_w[1]
.sym 53201 interface2_bank_bus_dat_r[2]
.sym 53202 $abc$36456$n130
.sym 53203 csrbank2_bitbang0_w[2]
.sym 53204 $abc$36456$n5041
.sym 53205 basesoc_uart_phy_storage[26]
.sym 53207 adr[0]
.sym 53208 $abc$36456$n2870
.sym 53212 adr[1]
.sym 53213 $abc$36456$n4930_1
.sym 53216 $abc$36456$n2870
.sym 53221 $abc$36456$n4931_1
.sym 53223 $abc$36456$n4931_1
.sym 53224 $abc$36456$n4930_1
.sym 53225 $abc$36456$n3248
.sym 53229 $abc$36456$n3383
.sym 53230 csrbank2_bitbang0_w[1]
.sym 53231 $abc$36456$n2870
.sym 53235 csrbank2_bitbang0_w[0]
.sym 53236 $abc$36456$n3383
.sym 53237 $abc$36456$n2870
.sym 53238 $abc$36456$n5041
.sym 53242 csrbank2_bitbang0_w[2]
.sym 53243 $abc$36456$n3383
.sym 53244 $abc$36456$n2870
.sym 53248 $abc$36456$n4026
.sym 53250 basesoc_uart_phy_tx_busy
.sym 53253 interface4_bank_bus_dat_r[2]
.sym 53254 interface3_bank_bus_dat_r[2]
.sym 53255 interface5_bank_bus_dat_r[2]
.sym 53256 interface2_bank_bus_dat_r[2]
.sym 53260 $abc$36456$n130
.sym 53265 $abc$36456$n130
.sym 53266 basesoc_uart_phy_storage[26]
.sym 53267 adr[0]
.sym 53268 adr[1]
.sym 53270 clk12_$glb_clk
.sym 53271 sys_rst_$glb_sr
.sym 53272 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 53273 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 53274 basesoc_uart_phy_storage[16]
.sym 53275 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 53276 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 53277 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 53278 $abc$36456$n4924_1
.sym 53279 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 53284 $abc$36456$n5080
.sym 53285 $abc$36456$n5089_1
.sym 53286 interface3_bank_bus_dat_r[2]
.sym 53287 basesoc_dat_w[6]
.sym 53288 $abc$36456$n136
.sym 53289 $abc$36456$n3230
.sym 53292 basesoc_dat_w[3]
.sym 53293 $abc$36456$n2739
.sym 53295 interface4_bank_bus_dat_r[2]
.sym 53296 $abc$36456$n4939_1
.sym 53297 basesoc_dat_w[5]
.sym 53298 interface1_bank_bus_dat_r[4]
.sym 53302 basesoc_ctrl_bus_errors[21]
.sym 53303 $abc$36456$n144
.sym 53304 $abc$36456$n138
.sym 53305 basesoc_ctrl_storage[13]
.sym 53306 $abc$36456$n2745
.sym 53307 spram_wren0
.sym 53314 sys_rst
.sym 53318 $abc$36456$n122
.sym 53320 $abc$36456$n126
.sym 53321 basesoc_uart_phy_storage[14]
.sym 53324 $abc$36456$n3248
.sym 53328 adr[1]
.sym 53330 $abc$36456$n138
.sym 53331 $abc$36456$n128
.sym 53332 $abc$36456$n142
.sym 53334 basesoc_uart_phy_storage[17]
.sym 53339 basesoc_we
.sym 53342 adr[0]
.sym 53343 basesoc_uart_phy_storage[30]
.sym 53344 $abc$36456$n2870
.sym 53346 adr[0]
.sym 53347 $abc$36456$n142
.sym 53348 adr[1]
.sym 53349 $abc$36456$n126
.sym 53352 sys_rst
.sym 53353 $abc$36456$n2870
.sym 53354 basesoc_we
.sym 53355 $abc$36456$n3248
.sym 53358 adr[0]
.sym 53359 basesoc_uart_phy_storage[17]
.sym 53360 adr[1]
.sym 53361 $abc$36456$n122
.sym 53365 $abc$36456$n128
.sym 53371 $abc$36456$n138
.sym 53384 adr[0]
.sym 53388 basesoc_uart_phy_storage[30]
.sym 53389 adr[0]
.sym 53390 basesoc_uart_phy_storage[14]
.sym 53391 adr[1]
.sym 53393 clk12_$glb_clk
.sym 53395 $abc$36456$n4925_1
.sym 53396 basesoc_uart_phy_uart_clk_txen
.sym 53398 interface5_bank_bus_dat_r[5]
.sym 53399 interface5_bank_bus_dat_r[0]
.sym 53401 $abc$36456$n4940_1
.sym 53402 interface1_bank_bus_dat_r[4]
.sym 53406 $abc$36456$n4047_1
.sym 53407 $abc$36456$n4040
.sym 53408 $abc$36456$n4028
.sym 53409 basesoc_ctrl_storage[8]
.sym 53410 $abc$36456$n4038
.sym 53412 $abc$36456$n3248
.sym 53413 $abc$36456$n2711
.sym 53416 $abc$36456$n4034
.sym 53418 array_muxed0[0]
.sym 53421 interface2_bank_bus_dat_r[1]
.sym 53423 basesoc_uart_phy_rx_busy
.sym 53426 $abc$36456$n5077
.sym 53427 array_muxed0[14]
.sym 53428 $abc$36456$n4568
.sym 53436 $abc$36456$n4044
.sym 53437 $abc$36456$n4046
.sym 53438 $abc$36456$n4048
.sym 53439 $abc$36456$n4050
.sym 53440 $abc$36456$n4052
.sym 53441 $abc$36456$n4054
.sym 53450 $abc$36456$n4056
.sym 53451 $abc$36456$n4058
.sym 53464 basesoc_uart_phy_tx_busy
.sym 53470 $abc$36456$n4056
.sym 53472 basesoc_uart_phy_tx_busy
.sym 53477 basesoc_uart_phy_tx_busy
.sym 53478 $abc$36456$n4058
.sym 53483 $abc$36456$n4048
.sym 53484 basesoc_uart_phy_tx_busy
.sym 53487 basesoc_uart_phy_tx_busy
.sym 53489 $abc$36456$n4050
.sym 53493 $abc$36456$n4052
.sym 53496 basesoc_uart_phy_tx_busy
.sym 53499 basesoc_uart_phy_tx_busy
.sym 53501 $abc$36456$n4054
.sym 53505 $abc$36456$n4044
.sym 53508 basesoc_uart_phy_tx_busy
.sym 53511 $abc$36456$n4046
.sym 53513 basesoc_uart_phy_tx_busy
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53522 basesoc_ctrl_storage[13]
.sym 53530 $abc$36456$n5071_1
.sym 53531 basesoc_uart_phy_storage[24]
.sym 53534 $abc$36456$n3913
.sym 53535 $abc$36456$n2743
.sym 53537 $abc$36456$n3227
.sym 53539 sys_rst
.sym 53540 $abc$36456$n5
.sym 53542 interface3_bank_bus_dat_r[5]
.sym 53544 interface5_bank_bus_dat_r[5]
.sym 53545 basesoc_uart_phy_storage[9]
.sym 53547 $abc$36456$n3276
.sym 53548 adr[1]
.sym 53550 interface1_bank_bus_dat_r[6]
.sym 53552 interface4_bank_bus_dat_r[6]
.sym 53559 interface4_bank_bus_dat_r[6]
.sym 53560 interface5_bank_bus_dat_r[6]
.sym 53561 basesoc_uart_phy_storage[9]
.sym 53563 $abc$36456$n4927_1
.sym 53564 interface0_bank_bus_dat_r[1]
.sym 53565 $abc$36456$n4943_1
.sym 53566 interface4_bank_bus_dat_r[0]
.sym 53567 $abc$36456$n4942
.sym 53568 interface2_bank_bus_dat_r[0]
.sym 53569 interface1_bank_bus_dat_r[1]
.sym 53571 interface5_bank_bus_dat_r[0]
.sym 53572 interface3_bank_bus_dat_r[0]
.sym 53573 $abc$36456$n144
.sym 53574 adr[1]
.sym 53575 $abc$36456$n6377
.sym 53576 interface1_bank_bus_dat_r[6]
.sym 53578 $abc$36456$n3248
.sym 53579 interface3_bank_bus_dat_r[6]
.sym 53580 adr[0]
.sym 53581 interface2_bank_bus_dat_r[1]
.sym 53583 basesoc_uart_phy_rx_busy
.sym 53589 $abc$36456$n4928_1
.sym 53590 interface5_bank_bus_dat_r[1]
.sym 53592 $abc$36456$n6377
.sym 53593 basesoc_uart_phy_rx_busy
.sym 53598 $abc$36456$n4942
.sym 53599 $abc$36456$n4943_1
.sym 53600 $abc$36456$n3248
.sym 53604 interface2_bank_bus_dat_r[0]
.sym 53605 interface4_bank_bus_dat_r[0]
.sym 53606 interface3_bank_bus_dat_r[0]
.sym 53607 interface5_bank_bus_dat_r[0]
.sym 53610 $abc$36456$n144
.sym 53616 interface3_bank_bus_dat_r[6]
.sym 53617 interface5_bank_bus_dat_r[6]
.sym 53618 interface4_bank_bus_dat_r[6]
.sym 53619 interface1_bank_bus_dat_r[6]
.sym 53622 interface1_bank_bus_dat_r[1]
.sym 53623 interface5_bank_bus_dat_r[1]
.sym 53624 interface0_bank_bus_dat_r[1]
.sym 53625 interface2_bank_bus_dat_r[1]
.sym 53628 basesoc_uart_phy_storage[9]
.sym 53629 $abc$36456$n144
.sym 53630 adr[1]
.sym 53631 adr[0]
.sym 53634 $abc$36456$n4928_1
.sym 53636 $abc$36456$n3248
.sym 53637 $abc$36456$n4927_1
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53643 interface1_bank_bus_dat_r[5]
.sym 53647 interface1_bank_bus_dat_r[3]
.sym 53648 interface1_bank_bus_dat_r[2]
.sym 53653 basesoc_uart_phy_uart_clk_rxen
.sym 53657 interface1_bank_bus_dat_r[1]
.sym 53659 array_muxed0[3]
.sym 53660 user_btn1
.sym 53662 basesoc_dat_w[5]
.sym 53663 basesoc_we
.sym 53667 basesoc_dat_w[1]
.sym 53669 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 53671 $abc$36456$n2974
.sym 53672 $abc$36456$n2942
.sym 53674 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 53676 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 53685 interface4_bank_bus_dat_r[5]
.sym 53689 basesoc_we
.sym 53693 basesoc_dat_w[1]
.sym 53695 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 53697 adr[2]
.sym 53698 $abc$36456$n3277
.sym 53700 $abc$36456$n5511_1
.sym 53701 $abc$36456$n2870
.sym 53702 interface3_bank_bus_dat_r[5]
.sym 53703 $abc$36456$n2869
.sym 53704 interface5_bank_bus_dat_r[5]
.sym 53706 $abc$36456$n3276
.sym 53708 interface1_bank_bus_dat_r[5]
.sym 53711 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 53712 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 53716 basesoc_we
.sym 53717 $abc$36456$n3277
.sym 53727 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 53729 $abc$36456$n3277
.sym 53730 $abc$36456$n2869
.sym 53734 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 53735 $abc$36456$n2869
.sym 53736 $abc$36456$n3277
.sym 53739 interface5_bank_bus_dat_r[5]
.sym 53740 interface1_bank_bus_dat_r[5]
.sym 53741 interface3_bank_bus_dat_r[5]
.sym 53742 interface4_bank_bus_dat_r[5]
.sym 53745 $abc$36456$n3276
.sym 53746 basesoc_dat_w[1]
.sym 53747 $abc$36456$n2870
.sym 53748 adr[2]
.sym 53751 $abc$36456$n3277
.sym 53752 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 53754 $abc$36456$n2869
.sym 53758 $abc$36456$n3277
.sym 53760 $abc$36456$n5511_1
.sym 53762 clk12_$glb_clk
.sym 53763 sys_rst_$glb_sr
.sym 53765 $abc$36456$n6416
.sym 53766 waittimer1_count[0]
.sym 53767 waittimer1_count[9]
.sym 53768 waittimer1_count[13]
.sym 53770 waittimer1_count[2]
.sym 53771 $abc$36456$n3361
.sym 53777 basesoc_uart_rx_fifo_readable
.sym 53778 $abc$36456$n3280
.sym 53779 eventmanager_status_w[1]
.sym 53781 array_muxed0[10]
.sym 53785 basesoc_we
.sym 53787 $PACKER_VCC_NET
.sym 53790 $abc$36456$n144
.sym 53791 spram_wren0
.sym 53794 $abc$36456$n2745
.sym 53805 $abc$36456$n3276
.sym 53807 $abc$36456$n5513_1
.sym 53809 adr[2]
.sym 53810 basesoc_ctrl_reset_reset_r
.sym 53813 $abc$36456$n3277
.sym 53814 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 53815 adr[2]
.sym 53816 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 53818 adr[0]
.sym 53819 $abc$36456$n4955_1
.sym 53820 adr[1]
.sym 53823 basesoc_uart_eventmanager_storage[1]
.sym 53827 $abc$36456$n2869
.sym 53831 basesoc_uart_rx_fifo_readable
.sym 53832 basesoc_uart_eventmanager_pending_w[1]
.sym 53834 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 53835 $abc$36456$n2870
.sym 53836 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 53844 $abc$36456$n2870
.sym 53845 $abc$36456$n3276
.sym 53846 basesoc_ctrl_reset_reset_r
.sym 53847 adr[2]
.sym 53850 basesoc_uart_eventmanager_storage[1]
.sym 53851 adr[2]
.sym 53852 adr[1]
.sym 53853 basesoc_uart_rx_fifo_readable
.sym 53857 $abc$36456$n2869
.sym 53858 $abc$36456$n3277
.sym 53859 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 53862 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 53863 basesoc_uart_rx_fifo_readable
.sym 53864 adr[1]
.sym 53865 adr[2]
.sym 53868 $abc$36456$n3277
.sym 53869 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 53871 $abc$36456$n2869
.sym 53874 basesoc_uart_eventmanager_pending_w[1]
.sym 53875 $abc$36456$n2870
.sym 53876 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 53877 adr[2]
.sym 53880 $abc$36456$n4955_1
.sym 53881 $abc$36456$n5513_1
.sym 53882 $abc$36456$n3277
.sym 53883 adr[0]
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53894 $abc$36456$n144
.sym 53899 user_btn1
.sym 53905 basesoc_uart_tx_fifo_do_read
.sym 53906 basesoc_ctrl_reset_reset_r
.sym 53907 array_muxed0[13]
.sym 53908 eventmanager_status_w[1]
.sym 53909 slave_sel_r[1]
.sym 53911 $abc$36456$n3393_1
.sym 53916 basesoc_picorv327[16]
.sym 53917 $abc$36456$n2989_1
.sym 53918 $abc$36456$n4567
.sym 53919 array_muxed0[14]
.sym 53920 regs0
.sym 53921 $abc$36456$n2959
.sym 53929 $abc$36456$n3275
.sym 53930 $abc$36456$n2816
.sym 53934 $abc$36456$n2815
.sym 53941 sys_rst
.sym 53992 sys_rst
.sym 53993 $abc$36456$n3275
.sym 53994 $abc$36456$n2815
.sym 54006 $abc$36456$n2815
.sym 54007 $abc$36456$n2816
.sym 54008 clk12_$glb_clk
.sym 54009 sys_rst_$glb_sr
.sym 54010 spiflash_bus_dat_r[19]
.sym 54011 $abc$36456$n2989_1
.sym 54012 spiflash_bus_dat_r[8]
.sym 54013 $abc$36456$n2959
.sym 54014 spiflash_bus_dat_r[23]
.sym 54015 $abc$36456$n2994
.sym 54016 spiflash_bus_dat_r[20]
.sym 54017 $abc$36456$n2973
.sym 54020 basesoc_picorv327[4]
.sym 54021 basesoc_picorv327[19]
.sym 54023 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 54024 $abc$36456$n2816
.sym 54025 $abc$36456$n2942
.sym 54028 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 54029 sys_rst
.sym 54030 sys_rst
.sym 54031 $abc$36456$n2974
.sym 54033 slave_sel[1]
.sym 54034 slave_sel[0]
.sym 54035 $abc$36456$n4594
.sym 54037 $abc$36456$n2994
.sym 54043 $abc$36456$n4533
.sym 54044 array_muxed0[5]
.sym 54054 array_muxed0[27]
.sym 54067 serial_rx
.sym 54075 array_muxed0[26]
.sym 54080 array_muxed0[28]
.sym 54096 serial_rx
.sym 54109 array_muxed0[26]
.sym 54110 array_muxed0[28]
.sym 54111 array_muxed0[27]
.sym 54114 array_muxed0[26]
.sym 54116 array_muxed0[27]
.sym 54117 array_muxed0[28]
.sym 54120 array_muxed0[28]
.sym 54121 array_muxed0[26]
.sym 54123 array_muxed0[27]
.sym 54131 clk12_$glb_clk
.sym 54133 $abc$36456$n4458_1
.sym 54134 $abc$36456$n4442_1
.sym 54135 $abc$36456$n4570_1
.sym 54136 $abc$36456$n4567
.sym 54137 $abc$36456$n4569
.sym 54138 $abc$36456$n4568_1
.sym 54139 $abc$36456$n4462_1
.sym 54140 $abc$36456$n4459_1
.sym 54145 $abc$36456$n2969
.sym 54147 slave_sel[2]
.sym 54149 $abc$36456$n2833
.sym 54151 basesoc_picorv323[0]
.sym 54152 $abc$36456$n3386
.sym 54153 $abc$36456$n3444
.sym 54155 $abc$36456$n2985
.sym 54156 spiflash_bus_dat_r[8]
.sym 54159 $abc$36456$n2959
.sym 54160 $abc$36456$n232
.sym 54162 basesoc_picorv327[9]
.sym 54163 $abc$36456$n2974
.sym 54164 $abc$36456$n4402
.sym 54165 array_muxed0[1]
.sym 54166 basesoc_picorv327[23]
.sym 54167 $abc$36456$n2973
.sym 54168 basesoc_picorv327[3]
.sym 54174 basesoc_picorv323[1]
.sym 54175 $abc$36456$n4463
.sym 54176 $abc$36456$n3026
.sym 54181 $abc$36456$n4464_1
.sym 54183 $abc$36456$n4465_1
.sym 54184 $abc$36456$n4533
.sym 54186 basesoc_picorv327[16]
.sym 54187 $abc$36456$n4455_1
.sym 54194 $abc$36456$n4445_1
.sym 54195 basesoc_picorv323[2]
.sym 54196 basesoc_picorv323[3]
.sym 54198 $abc$36456$n4532_1
.sym 54199 $abc$36456$n4448_1
.sym 54200 $abc$36456$n4452_1
.sym 54201 $abc$36456$n4451_1
.sym 54202 $abc$36456$n3894
.sym 54204 $abc$36456$n4444
.sym 54205 $abc$36456$n4031_1
.sym 54207 $abc$36456$n4448_1
.sym 54208 $abc$36456$n4452_1
.sym 54210 basesoc_picorv323[2]
.sym 54214 basesoc_picorv323[1]
.sym 54215 $abc$36456$n4464_1
.sym 54216 $abc$36456$n4465_1
.sym 54219 $abc$36456$n4455_1
.sym 54220 $abc$36456$n4463
.sym 54222 basesoc_picorv323[2]
.sym 54225 basesoc_picorv323[2]
.sym 54226 $abc$36456$n4455_1
.sym 54227 $abc$36456$n4452_1
.sym 54231 $abc$36456$n4031_1
.sym 54232 $abc$36456$n3894
.sym 54234 basesoc_picorv327[16]
.sym 54237 $abc$36456$n4532_1
.sym 54238 basesoc_picorv323[3]
.sym 54239 $abc$36456$n4533
.sym 54243 $abc$36456$n4448_1
.sym 54245 $abc$36456$n4445_1
.sym 54246 basesoc_picorv323[2]
.sym 54249 $abc$36456$n4444
.sym 54250 basesoc_picorv323[3]
.sym 54252 $abc$36456$n4451_1
.sym 54253 $abc$36456$n3026
.sym 54254 clk12_$glb_clk
.sym 54256 $abc$36456$n4594
.sym 54257 picorv32.alu_out_q[19]
.sym 54258 $abc$36456$n4497_1
.sym 54259 $abc$36456$n4466
.sym 54260 $abc$36456$n4630_1
.sym 54261 $abc$36456$n4595_1
.sym 54262 $abc$36456$n4529
.sym 54263 $abc$36456$n4467_1
.sym 54264 array_muxed0[14]
.sym 54266 picorv32.alu_out_q[28]
.sym 54267 $abc$36456$n4527
.sym 54268 basesoc_picorv327[1]
.sym 54269 array_muxed0[7]
.sym 54270 array_muxed0[11]
.sym 54272 array_muxed0[9]
.sym 54273 basesoc_picorv328[9]
.sym 54274 $abc$36456$n2937
.sym 54275 $abc$36456$n2920
.sym 54277 $abc$36456$n2928
.sym 54278 $abc$36456$n5451
.sym 54279 basesoc_picorv323[1]
.sym 54280 basesoc_picorv323[0]
.sym 54281 basesoc_picorv327[26]
.sym 54282 basesoc_picorv323[3]
.sym 54283 basesoc_picorv323[5]
.sym 54285 basesoc_picorv327[17]
.sym 54286 basesoc_picorv323[3]
.sym 54287 $abc$36456$n4404_1
.sym 54288 basesoc_picorv327[30]
.sym 54289 basesoc_picorv323[4]
.sym 54290 basesoc_picorv328[13]
.sym 54291 basesoc_picorv327[20]
.sym 54297 $abc$36456$n4471_1
.sym 54298 basesoc_picorv327[20]
.sym 54299 $abc$36456$n4556_1
.sym 54300 $abc$36456$n4557
.sym 54302 basesoc_picorv327[7]
.sym 54303 $abc$36456$n4404_1
.sym 54304 basesoc_picorv323[4]
.sym 54306 $abc$36456$n4465_1
.sym 54309 basesoc_picorv327[17]
.sym 54310 $abc$36456$n4550_1
.sym 54311 basesoc_picorv327[18]
.sym 54313 $abc$36456$n4549_1
.sym 54314 basesoc_picorv323[1]
.sym 54316 basesoc_picorv327[19]
.sym 54317 $abc$36456$n4402
.sym 54318 basesoc_picorv323[7]
.sym 54319 basesoc_picorv323[0]
.sym 54321 $abc$36456$n4553_1
.sym 54323 $abc$36456$n4468_1
.sym 54324 $abc$36456$n4405
.sym 54328 $abc$36456$n4467_1
.sym 54330 $abc$36456$n4402
.sym 54331 $abc$36456$n4553_1
.sym 54332 $abc$36456$n4550_1
.sym 54333 basesoc_picorv323[4]
.sym 54336 basesoc_picorv327[20]
.sym 54338 basesoc_picorv327[19]
.sym 54339 basesoc_picorv323[0]
.sym 54342 $abc$36456$n4405
.sym 54343 basesoc_picorv327[7]
.sym 54344 $abc$36456$n4404_1
.sym 54345 basesoc_picorv323[7]
.sym 54348 basesoc_picorv323[4]
.sym 54349 $abc$36456$n4402
.sym 54354 $abc$36456$n4471_1
.sym 54355 basesoc_picorv323[1]
.sym 54357 $abc$36456$n4468_1
.sym 54360 basesoc_picorv323[1]
.sym 54361 $abc$36456$n4467_1
.sym 54363 $abc$36456$n4465_1
.sym 54366 $abc$36456$n4549_1
.sym 54368 $abc$36456$n4556_1
.sym 54369 $abc$36456$n4557
.sym 54372 basesoc_picorv327[17]
.sym 54373 basesoc_picorv323[0]
.sym 54374 basesoc_picorv327[18]
.sym 54377 clk12_$glb_clk
.sym 54379 $abc$36456$n4469
.sym 54380 $abc$36456$n4461_1
.sym 54381 $abc$36456$n4468_1
.sym 54382 $abc$36456$n4530_1
.sym 54383 $abc$36456$n4513
.sym 54384 $abc$36456$n4640
.sym 54385 picorv32.alu_out_q[3]
.sym 54386 $abc$36456$n4528_1
.sym 54389 $abc$36456$n3950_1
.sym 54391 basesoc_picorv327[9]
.sym 54392 basesoc_picorv327[14]
.sym 54393 picorv32.mem_rdata_q[2]
.sym 54394 $abc$36456$n2945_1
.sym 54395 picorv32.mem_rdata_latched[2]
.sym 54396 basesoc_picorv327[21]
.sym 54397 $abc$36456$n3026
.sym 54398 basesoc_picorv327[7]
.sym 54399 basesoc_picorv327[0]
.sym 54400 $abc$36456$n3026
.sym 54402 basesoc_picorv327[3]
.sym 54403 basesoc_picorv327[16]
.sym 54404 basesoc_picorv328[11]
.sym 54405 $abc$36456$n2989_1
.sym 54408 basesoc_picorv328[15]
.sym 54409 $abc$36456$n2959
.sym 54410 basesoc_picorv328[13]
.sym 54411 $abc$36456$n4567
.sym 54412 $abc$36456$n4404_1
.sym 54413 $abc$36456$n2979_1
.sym 54414 basesoc_picorv328[14]
.sym 54420 $abc$36456$n4471_1
.sym 54422 $abc$36456$n4531
.sym 54423 $abc$36456$n4476_1
.sym 54425 $abc$36456$n4472
.sym 54426 basesoc_picorv323[0]
.sym 54432 basesoc_picorv327[27]
.sym 54433 basesoc_picorv323[4]
.sym 54434 $abc$36456$n4402
.sym 54436 basesoc_picorv327[25]
.sym 54437 basesoc_picorv327[28]
.sym 54438 basesoc_picorv327[3]
.sym 54439 $abc$36456$n4005_1
.sym 54440 basesoc_picorv323[1]
.sym 54441 basesoc_picorv327[26]
.sym 54442 $abc$36456$n4474_1
.sym 54443 $abc$36456$n4528_1
.sym 54445 basesoc_picorv327[29]
.sym 54447 $abc$36456$n3026
.sym 54448 basesoc_picorv327[30]
.sym 54449 $abc$36456$n3894
.sym 54450 $abc$36456$n4475
.sym 54453 basesoc_picorv327[25]
.sym 54455 basesoc_picorv323[0]
.sym 54456 basesoc_picorv327[26]
.sym 54459 $abc$36456$n4472
.sym 54461 $abc$36456$n4476_1
.sym 54462 basesoc_picorv323[1]
.sym 54465 $abc$36456$n4531
.sym 54466 $abc$36456$n4528_1
.sym 54467 basesoc_picorv323[4]
.sym 54468 $abc$36456$n4402
.sym 54472 basesoc_picorv327[29]
.sym 54473 basesoc_picorv327[30]
.sym 54474 basesoc_picorv323[0]
.sym 54477 basesoc_picorv327[3]
.sym 54479 $abc$36456$n3894
.sym 54480 $abc$36456$n4005_1
.sym 54483 basesoc_picorv327[27]
.sym 54485 basesoc_picorv327[28]
.sym 54486 basesoc_picorv323[0]
.sym 54489 basesoc_picorv323[1]
.sym 54490 $abc$36456$n4476_1
.sym 54491 $abc$36456$n4474_1
.sym 54492 $abc$36456$n4475
.sym 54495 $abc$36456$n4472
.sym 54496 $abc$36456$n4471_1
.sym 54498 basesoc_picorv323[1]
.sym 54499 $abc$36456$n3026
.sym 54500 clk12_$glb_clk
.sym 54502 $abc$36456$n6795
.sym 54503 picorv32.alu_out_q[1]
.sym 54504 $abc$36456$n6725
.sym 54505 $abc$36456$n4620_1
.sym 54506 $abc$36456$n4523
.sym 54507 $abc$36456$n4572
.sym 54508 $abc$36456$n4399
.sym 54509 $abc$36456$n4485_1
.sym 54513 picorv32.latched_stalu
.sym 54514 basesoc_picorv327[10]
.sym 54516 basesoc_picorv327[18]
.sym 54517 basesoc_picorv327[2]
.sym 54518 basesoc_picorv323[4]
.sym 54521 basesoc_uart_phy_sink_valid
.sym 54522 basesoc_picorv328[28]
.sym 54523 $abc$36456$n5516
.sym 54524 $abc$36456$n2903_1
.sym 54525 $abc$36456$n2945_1
.sym 54526 basesoc_picorv328[14]
.sym 54527 $abc$36456$n4594
.sym 54528 $abc$36456$n4530_1
.sym 54529 basesoc_picorv328[13]
.sym 54530 $abc$36456$n4421_1
.sym 54531 basesoc_picorv327[27]
.sym 54532 picorv32.alu_out_q[9]
.sym 54533 basesoc_picorv323[6]
.sym 54534 picorv32.alu_out_q[3]
.sym 54537 picorv32.alu_out_q[1]
.sym 54543 $abc$36456$n4564
.sym 54546 $abc$36456$n4406_1
.sym 54547 $abc$36456$n4430_1
.sym 54548 $abc$36456$n4615
.sym 54549 $abc$36456$n4405
.sym 54551 $abc$36456$n4520_1
.sym 54552 basesoc_picorv328[8]
.sym 54553 $abc$36456$n3894
.sym 54554 basesoc_picorv323[3]
.sym 54556 $abc$36456$n4421_1
.sym 54557 $abc$36456$n4404_1
.sym 54559 $abc$36456$n4553_1
.sym 54560 basesoc_picorv327[28]
.sym 54561 $abc$36456$n3026
.sym 54563 $abc$36456$n4047_1
.sym 54565 $abc$36456$n4562
.sym 54566 basesoc_picorv327[4]
.sym 54567 $abc$36456$n4561_1
.sym 54568 $abc$36456$n4563_1
.sym 54569 $abc$36456$n4423
.sym 54570 $abc$36456$n4525
.sym 54571 $abc$36456$n4523
.sym 54572 $abc$36456$n4404_1
.sym 54573 basesoc_picorv327[8]
.sym 54574 basesoc_picorv323[4]
.sym 54576 $abc$36456$n4047_1
.sym 54577 basesoc_picorv327[28]
.sym 54579 $abc$36456$n3894
.sym 54582 $abc$36456$n4406_1
.sym 54583 basesoc_picorv328[8]
.sym 54584 basesoc_picorv327[8]
.sym 54585 $abc$36456$n4405
.sym 54588 basesoc_picorv323[4]
.sym 54590 $abc$36456$n4553_1
.sym 54591 $abc$36456$n4615
.sym 54594 $abc$36456$n4406_1
.sym 54595 basesoc_picorv323[4]
.sym 54596 basesoc_picorv327[4]
.sym 54597 $abc$36456$n4404_1
.sym 54600 $abc$36456$n4430_1
.sym 54602 basesoc_picorv323[3]
.sym 54603 $abc$36456$n4423
.sym 54606 $abc$36456$n4520_1
.sym 54607 $abc$36456$n4421_1
.sym 54608 $abc$36456$n4523
.sym 54609 $abc$36456$n4525
.sym 54612 $abc$36456$n4563_1
.sym 54613 basesoc_picorv327[8]
.sym 54614 basesoc_picorv328[8]
.sym 54615 $abc$36456$n4404_1
.sym 54618 $abc$36456$n4561_1
.sym 54619 $abc$36456$n4564
.sym 54621 $abc$36456$n4562
.sym 54622 $abc$36456$n3026
.sym 54623 clk12_$glb_clk
.sym 54625 $abc$36456$n4421_1
.sym 54626 picorv32.alu_out_q[9]
.sym 54627 picorv32.alu_out_q[16]
.sym 54628 $abc$36456$n4658_1
.sym 54629 $abc$36456$n4614
.sym 54630 picorv32.alu_out_q[13]
.sym 54631 picorv32.alu_out_q[21]
.sym 54632 $abc$36456$n4599
.sym 54634 array_muxed0[3]
.sym 54637 $abc$36456$n3705_1
.sym 54638 basesoc_picorv327[14]
.sym 54639 basesoc_picorv323[2]
.sym 54641 basesoc_picorv327[21]
.sym 54642 basesoc_picorv323[0]
.sym 54643 basesoc_picorv323[4]
.sym 54644 basesoc_picorv327[15]
.sym 54645 $abc$36456$n4493
.sym 54646 basesoc_picorv327[21]
.sym 54647 basesoc_picorv323[0]
.sym 54648 basesoc_picorv328[12]
.sym 54650 $abc$36456$n4649
.sym 54651 basesoc_picorv328[17]
.sym 54652 basesoc_picorv327[4]
.sym 54654 basesoc_picorv327[9]
.sym 54655 picorv32.alu_out_q[20]
.sym 54657 $abc$36456$n4615
.sym 54658 $abc$36456$n4421_1
.sym 54659 $abc$36456$n4029_1
.sym 54669 $abc$36456$n4436_1
.sym 54670 basesoc_picorv323[1]
.sym 54671 $abc$36456$n4522_1
.sym 54672 $abc$36456$n4475
.sym 54673 $abc$36456$n4433_1
.sym 54676 $abc$36456$n4435
.sym 54677 $abc$36456$n4431_1
.sym 54679 $abc$36456$n4521
.sym 54681 $abc$36456$n4433_1
.sym 54684 $abc$36456$n4434
.sym 54686 $abc$36456$n4432_1
.sym 54690 basesoc_picorv323[2]
.sym 54691 basesoc_picorv327[27]
.sym 54692 basesoc_picorv323[3]
.sym 54694 basesoc_picorv327[26]
.sym 54696 basesoc_picorv323[0]
.sym 54699 $abc$36456$n4521
.sym 54700 basesoc_picorv323[3]
.sym 54702 $abc$36456$n4522_1
.sym 54705 basesoc_picorv323[3]
.sym 54707 $abc$36456$n4522_1
.sym 54708 $abc$36456$n4475
.sym 54712 $abc$36456$n4436_1
.sym 54713 basesoc_picorv323[1]
.sym 54714 $abc$36456$n4435
.sym 54718 basesoc_picorv323[1]
.sym 54719 $abc$36456$n4433_1
.sym 54720 $abc$36456$n4432_1
.sym 54723 $abc$36456$n4434
.sym 54725 $abc$36456$n4431_1
.sym 54726 basesoc_picorv323[2]
.sym 54729 basesoc_picorv323[2]
.sym 54730 $abc$36456$n4475
.sym 54732 $abc$36456$n4434
.sym 54735 basesoc_picorv323[1]
.sym 54736 $abc$36456$n4435
.sym 54737 $abc$36456$n4433_1
.sym 54741 basesoc_picorv323[0]
.sym 54743 basesoc_picorv327[26]
.sym 54744 basesoc_picorv327[27]
.sym 54748 $abc$36456$n4621
.sym 54749 picorv32.alu_out_q[20]
.sym 54750 $abc$36456$n4622_1
.sym 54751 $abc$36456$n4583
.sym 54752 $abc$36456$n4584
.sym 54753 $abc$36456$n4650_1
.sym 54754 $abc$36456$n4651_1
.sym 54755 picorv32.alu_out_q[17]
.sym 54759 $abc$36456$n3942_1
.sym 54761 picorv32.alu_out_q[21]
.sym 54762 basesoc_picorv327[1]
.sym 54763 $abc$36456$n2928
.sym 54764 basesoc_picorv327[6]
.sym 54765 basesoc_picorv328[9]
.sym 54766 basesoc_picorv323[3]
.sym 54767 $PACKER_VCC_NET
.sym 54768 basesoc_picorv328[11]
.sym 54769 picorv32.mem_rdata_q[22]
.sym 54770 basesoc_picorv327[29]
.sym 54771 basesoc_picorv323[1]
.sym 54772 basesoc_picorv327[30]
.sym 54773 basesoc_picorv327[20]
.sym 54774 basesoc_picorv328[13]
.sym 54775 picorv32.reg_next_pc[15]
.sym 54776 basesoc_picorv328[15]
.sym 54777 basesoc_picorv327[17]
.sym 54778 basesoc_picorv323[3]
.sym 54779 $abc$36456$n4406_1
.sym 54780 basesoc_picorv327[26]
.sym 54781 basesoc_picorv323[4]
.sym 54782 basesoc_picorv323[5]
.sym 54783 basesoc_picorv323[0]
.sym 54789 $abc$36456$n4520_1
.sym 54790 $abc$36456$n4592
.sym 54791 $abc$36456$n4674_1
.sym 54793 $abc$36456$n4430_1
.sym 54795 $abc$36456$n4560_1
.sym 54796 $abc$36456$n3858
.sym 54797 $abc$36456$n4421_1
.sym 54798 $abc$36456$n4652_1
.sym 54799 picorv32.reg_next_pc[3]
.sym 54801 $abc$36456$n4676
.sym 54804 basesoc_picorv323[4]
.sym 54805 picorv32.reg_out[3]
.sym 54806 picorv32.alu_out_q[3]
.sym 54808 picorv32.latched_stalu
.sym 54809 $abc$36456$n4673
.sym 54810 $abc$36456$n4649
.sym 54811 basesoc_picorv323[3]
.sym 54814 $abc$36456$n4565_1
.sym 54817 $abc$36456$n4615
.sym 54818 $abc$36456$n4650_1
.sym 54819 $abc$36456$n4475
.sym 54822 picorv32.reg_out[3]
.sym 54823 picorv32.alu_out_q[3]
.sym 54825 picorv32.latched_stalu
.sym 54829 basesoc_picorv323[3]
.sym 54830 $abc$36456$n4475
.sym 54831 $abc$36456$n4430_1
.sym 54834 $abc$36456$n4650_1
.sym 54836 $abc$36456$n4652_1
.sym 54837 $abc$36456$n4649
.sym 54840 picorv32.reg_next_pc[3]
.sym 54842 $abc$36456$n3858
.sym 54843 picorv32.reg_out[3]
.sym 54847 $abc$36456$n4592
.sym 54848 basesoc_picorv323[4]
.sym 54849 $abc$36456$n4615
.sym 54853 $abc$36456$n4520_1
.sym 54854 $abc$36456$n4615
.sym 54855 basesoc_picorv323[4]
.sym 54858 $abc$36456$n4565_1
.sym 54860 $abc$36456$n4560_1
.sym 54861 $abc$36456$n4421_1
.sym 54864 $abc$36456$n4676
.sym 54865 $abc$36456$n4673
.sym 54867 $abc$36456$n4674_1
.sym 54869 clk12_$glb_clk
.sym 54871 $abc$36456$n4664
.sym 54872 $abc$36456$n4665_1
.sym 54873 picorv32.alu_out_q[25]
.sym 54874 $abc$36456$n4663
.sym 54875 picorv32.alu_out_q[18]
.sym 54876 $abc$36456$n4625_1
.sym 54877 $abc$36456$n3198
.sym 54878 $abc$36456$n3111
.sym 54881 picorv32.alu_out_q[27]
.sym 54882 $abc$36456$n4047_1
.sym 54883 $abc$36456$n4636
.sym 54884 picorv32.alu_out_q[0]
.sym 54885 picorv32.reg_next_pc[3]
.sym 54887 basesoc_picorv323[5]
.sym 54888 $abc$36456$n4475
.sym 54889 basesoc_picorv327[7]
.sym 54890 basesoc_picorv327[9]
.sym 54891 basesoc_picorv327[0]
.sym 54892 basesoc_picorv328[23]
.sym 54893 basesoc_picorv328[27]
.sym 54894 basesoc_picorv327[11]
.sym 54896 basesoc_picorv328[11]
.sym 54898 picorv32.mem_rdata_q[10]
.sym 54899 $abc$36456$n4637_1
.sym 54900 basesoc_picorv328[10]
.sym 54901 basesoc_picorv328[14]
.sym 54902 basesoc_picorv328[13]
.sym 54903 $abc$36456$n2862
.sym 54904 basesoc_picorv328[15]
.sym 54905 $abc$36456$n2979_1
.sym 54906 basesoc_picorv327[16]
.sym 54912 $abc$36456$n4654
.sym 54913 $abc$36456$n4565_1
.sym 54914 $abc$36456$n4668_1
.sym 54915 $abc$36456$n4684
.sym 54916 $abc$36456$n4671_1
.sym 54917 basesoc_picorv327[27]
.sym 54918 $abc$36456$n4534_1
.sym 54919 $abc$36456$n3858
.sym 54920 $abc$36456$n4669
.sym 54921 $abc$36456$n4670
.sym 54922 picorv32.alu_out_q[23]
.sym 54925 $abc$36456$n4405
.sym 54926 $abc$36456$n4683_1
.sym 54927 $abc$36456$n4404_1
.sym 54928 picorv32.reg_out[15]
.sym 54929 $abc$36456$n4615
.sym 54932 $abc$36456$n4527
.sym 54934 picorv32.reg_out[23]
.sym 54935 picorv32.reg_next_pc[15]
.sym 54936 picorv32.latched_stalu
.sym 54937 $abc$36456$n4686_1
.sym 54939 $abc$36456$n4406_1
.sym 54941 basesoc_picorv323[4]
.sym 54942 basesoc_picorv328[27]
.sym 54945 $abc$36456$n4404_1
.sym 54946 basesoc_picorv328[27]
.sym 54947 $abc$36456$n4670
.sym 54948 basesoc_picorv327[27]
.sym 54951 basesoc_picorv327[27]
.sym 54952 $abc$36456$n4406_1
.sym 54953 basesoc_picorv328[27]
.sym 54954 $abc$36456$n4405
.sym 54957 $abc$36456$n4686_1
.sym 54958 $abc$36456$n4684
.sym 54960 $abc$36456$n4683_1
.sym 54964 $abc$36456$n4671_1
.sym 54965 $abc$36456$n4669
.sym 54966 $abc$36456$n4668_1
.sym 54969 $abc$36456$n4654
.sym 54970 $abc$36456$n4565_1
.sym 54971 basesoc_picorv323[4]
.sym 54972 $abc$36456$n4615
.sym 54975 $abc$36456$n3858
.sym 54976 picorv32.reg_out[15]
.sym 54977 picorv32.reg_next_pc[15]
.sym 54981 $abc$36456$n4527
.sym 54983 $abc$36456$n4534_1
.sym 54987 picorv32.alu_out_q[23]
.sym 54989 picorv32.latched_stalu
.sym 54990 picorv32.reg_out[23]
.sym 54992 clk12_$glb_clk
.sym 54994 picorv32.mem_rdata_q[24]
.sym 54995 picorv32.mem_rdata_latched[24]
.sym 54996 picorv32.mem_rdata_latched[16]
.sym 54997 $abc$36456$n3106_1
.sym 54998 $abc$36456$n3110
.sym 54999 $abc$36456$n3114_1
.sym 55000 picorv32.mem_rdata_q[16]
.sym 55001 $abc$36456$n4009_1
.sym 55002 picorv32.alu_out_q[24]
.sym 55003 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55005 picorv32.alu_out_q[24]
.sym 55006 basesoc_picorv327[11]
.sym 55009 basesoc_picorv323[4]
.sym 55010 basesoc_picorv327[1]
.sym 55011 basesoc_picorv328[28]
.sym 55012 $abc$36456$n4671_1
.sym 55014 basesoc_picorv327[11]
.sym 55015 $abc$36456$n3858
.sym 55016 basesoc_picorv328[28]
.sym 55017 basesoc_picorv327[10]
.sym 55018 picorv32.alu_out_q[25]
.sym 55019 $abc$36456$n3110
.sym 55020 basesoc_picorv323[6]
.sym 55022 $abc$36456$n4059_1
.sym 55023 basesoc_picorv327[2]
.sym 55024 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55025 picorv32.alu_out_q[1]
.sym 55026 picorv32.decoded_imm[15]
.sym 55027 picorv32.mem_rdata_q[24]
.sym 55028 basesoc_picorv328[13]
.sym 55029 basesoc_picorv328[14]
.sym 55035 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55037 picorv32.decoded_imm[5]
.sym 55038 picorv32.decoded_imm[13]
.sym 55041 $abc$36456$n3776
.sym 55043 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55044 $abc$36456$n3760_1
.sym 55045 picorv32.is_lui_auipc_jal
.sym 55047 picorv32.decoded_imm[8]
.sym 55048 picorv32.reg_out[5]
.sym 55049 picorv32.alu_out_q[5]
.sym 55052 picorv32.decoded_imm[15]
.sym 55053 $abc$36456$n3770
.sym 55055 $abc$36456$n3780
.sym 55056 picorv32.decoded_imm[11]
.sym 55058 picorv32.latched_stalu
.sym 55059 picorv32.decoded_imm[3]
.sym 55062 $abc$36456$n3784_1
.sym 55063 picorv32.decoded_imm[10]
.sym 55064 $abc$36456$n3764
.sym 55066 $abc$36456$n3774
.sym 55068 $abc$36456$n3774
.sym 55069 picorv32.is_lui_auipc_jal
.sym 55070 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55071 picorv32.decoded_imm[10]
.sym 55074 picorv32.is_lui_auipc_jal
.sym 55075 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55076 picorv32.decoded_imm[13]
.sym 55077 $abc$36456$n3780
.sym 55080 $abc$36456$n3784_1
.sym 55081 picorv32.is_lui_auipc_jal
.sym 55082 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55083 picorv32.decoded_imm[15]
.sym 55086 picorv32.decoded_imm[3]
.sym 55087 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55088 picorv32.is_lui_auipc_jal
.sym 55089 $abc$36456$n3760_1
.sym 55092 $abc$36456$n3770
.sym 55093 picorv32.decoded_imm[8]
.sym 55094 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55095 picorv32.is_lui_auipc_jal
.sym 55098 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55099 picorv32.decoded_imm[5]
.sym 55100 picorv32.is_lui_auipc_jal
.sym 55101 $abc$36456$n3764
.sym 55104 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55105 picorv32.is_lui_auipc_jal
.sym 55106 $abc$36456$n3776
.sym 55107 picorv32.decoded_imm[11]
.sym 55110 picorv32.latched_stalu
.sym 55112 picorv32.alu_out_q[5]
.sym 55113 picorv32.reg_out[5]
.sym 55114 $abc$36456$n3107_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55117 basesoc_picorv328[26]
.sym 55118 basesoc_picorv328[19]
.sym 55119 $abc$36456$n3140
.sym 55120 $abc$36456$n4083_1
.sym 55121 basesoc_picorv328[17]
.sym 55122 $abc$36456$n4082_1
.sym 55123 $abc$36456$n5806
.sym 55124 basesoc_picorv323[6]
.sym 55125 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55129 picorv32.decoded_imm[2]
.sym 55130 basesoc_picorv327[14]
.sym 55131 picorv32.latched_is_lu
.sym 55132 picorv32.mem_rdata_q[22]
.sym 55133 picorv32.decoded_imm[5]
.sym 55134 $abc$36456$n4009_1
.sym 55135 picorv32.decoded_imm[8]
.sym 55136 $abc$36456$n4404_1
.sym 55137 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55138 $abc$36456$n4405
.sym 55139 basesoc_picorv328[8]
.sym 55140 picorv32.mem_rdata_latched[16]
.sym 55141 picorv32.decoded_imm[27]
.sym 55142 basesoc_picorv328[17]
.sym 55143 picorv32.alu_out_q[29]
.sym 55144 picorv32.mem_rdata_q[23]
.sym 55145 picorv32.decoded_imm[3]
.sym 55146 basesoc_picorv327[9]
.sym 55147 picorv32.instr_jal
.sym 55148 basesoc_picorv327[4]
.sym 55149 picorv32.reg_out[1]
.sym 55150 picorv32.reg_pc[4]
.sym 55151 picorv32.reg_next_pc[5]
.sym 55152 picorv32.cpu_state[2]
.sym 55158 $abc$36456$n3782
.sym 55159 picorv32.decoded_imm[27]
.sym 55160 $abc$36456$n4060_1
.sym 55161 $abc$36456$n3040
.sym 55162 $abc$36456$n4055_1
.sym 55163 picorv32.decoded_imm[14]
.sym 55164 $abc$36456$n3021
.sym 55165 picorv32.alu_out_q[21]
.sym 55166 $abc$36456$n4140
.sym 55167 picorv32.is_lui_auipc_jal
.sym 55168 $abc$36456$n4135_1
.sym 55170 picorv32.reg_out[21]
.sym 55171 $abc$36456$n4142_1
.sym 55172 $abc$36456$n2866
.sym 55173 basesoc_picorv327[12]
.sym 55174 $abc$36456$n4922
.sym 55175 picorv32.reg_out[1]
.sym 55176 $abc$36456$n4091_1
.sym 55178 picorv32.latched_stalu
.sym 55179 picorv32.reg_pc[12]
.sym 55181 $abc$36456$n5173
.sym 55182 $abc$36456$n4059_1
.sym 55183 $abc$36456$n3808
.sym 55184 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55185 picorv32.alu_out_q[1]
.sym 55186 basesoc_picorv327[10]
.sym 55188 picorv32.cpuregs_rs1[11]
.sym 55192 picorv32.reg_out[21]
.sym 55193 picorv32.latched_stalu
.sym 55194 picorv32.alu_out_q[21]
.sym 55197 $abc$36456$n4135_1
.sym 55198 $abc$36456$n4055_1
.sym 55199 picorv32.cpuregs_rs1[11]
.sym 55200 $abc$36456$n3021
.sym 55203 $abc$36456$n4060_1
.sym 55204 $abc$36456$n4059_1
.sym 55205 basesoc_picorv327[12]
.sym 55206 basesoc_picorv327[10]
.sym 55209 picorv32.decoded_imm[14]
.sym 55210 $abc$36456$n3782
.sym 55211 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55212 picorv32.is_lui_auipc_jal
.sym 55215 picorv32.alu_out_q[1]
.sym 55216 picorv32.reg_out[1]
.sym 55217 picorv32.latched_stalu
.sym 55218 $abc$36456$n2866
.sym 55221 $abc$36456$n3040
.sym 55222 $abc$36456$n4091_1
.sym 55223 picorv32.reg_pc[12]
.sym 55224 $abc$36456$n4922
.sym 55227 $abc$36456$n4922
.sym 55228 $abc$36456$n5173
.sym 55229 $abc$36456$n4142_1
.sym 55230 $abc$36456$n4140
.sym 55233 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 55234 picorv32.is_lui_auipc_jal
.sym 55235 picorv32.decoded_imm[27]
.sym 55236 $abc$36456$n3808
.sym 55237 $abc$36456$n3107_$glb_ce
.sym 55238 clk12_$glb_clk
.sym 55240 picorv32.decoded_imm[3]
.sym 55241 $abc$36456$n4081_1
.sym 55242 $abc$36456$n3136_1
.sym 55243 $abc$36456$n3922_1
.sym 55244 $abc$36456$n5435_1
.sym 55245 picorv32.decoded_imm[19]
.sym 55246 $abc$36456$n4084_1
.sym 55247 picorv32.decoded_imm[17]
.sym 55252 basesoc_picorv328[18]
.sym 55253 picorv32.decoded_imm[26]
.sym 55254 $abc$36456$n4060_1
.sym 55255 picorv32.decoded_imm[1]
.sym 55256 basesoc_picorv328[21]
.sym 55257 $abc$36456$n3040
.sym 55258 picorv32.decoded_imm[0]
.sym 55259 basesoc_picorv328[26]
.sym 55260 $abc$36456$n2866
.sym 55261 picorv32.decoded_imm[6]
.sym 55263 $abc$36456$n3888
.sym 55264 $abc$36456$n3168
.sym 55265 basesoc_picorv327[8]
.sym 55266 $abc$36456$n3113
.sym 55267 picorv32.reg_next_pc[15]
.sym 55268 basesoc_picorv327[30]
.sym 55269 basesoc_picorv327[20]
.sym 55270 picorv32.decoded_imm[4]
.sym 55271 $abc$36456$n5198
.sym 55272 picorv32.decoded_imm_uj[3]
.sym 55273 picorv32.decoded_imm[3]
.sym 55274 basesoc_picorv327[10]
.sym 55275 basesoc_picorv328[27]
.sym 55281 $abc$36456$n4914
.sym 55282 basesoc_picorv327[3]
.sym 55285 basesoc_picorv327[5]
.sym 55286 picorv32.cpu_state[3]
.sym 55287 $abc$36456$n5447_1
.sym 55288 picorv32.cpuregs_rs1[4]
.sym 55289 basesoc_picorv327[9]
.sym 55290 $abc$36456$n4055_1
.sym 55291 $abc$36456$n5173
.sym 55292 $abc$36456$n3113
.sym 55294 $abc$36456$n4088_1
.sym 55295 basesoc_picorv327[30]
.sym 55296 $abc$36456$n4089_1
.sym 55297 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55298 $abc$36456$n4091_1
.sym 55300 $abc$36456$n5437
.sym 55301 $abc$36456$n5492_1
.sym 55302 $abc$36456$n3040
.sym 55303 $abc$36456$n4059_1
.sym 55304 $abc$36456$n4060_1
.sym 55305 $abc$36456$n3034_1
.sym 55306 basesoc_picorv327[4]
.sym 55307 $abc$36456$n4090_1
.sym 55308 $abc$36456$n4069_1
.sym 55310 picorv32.reg_pc[4]
.sym 55311 $abc$36456$n3021
.sym 55312 picorv32.cpu_state[2]
.sym 55314 $abc$36456$n5447_1
.sym 55315 $abc$36456$n3034_1
.sym 55316 $abc$36456$n4069_1
.sym 55317 basesoc_picorv327[9]
.sym 55320 $abc$36456$n3034_1
.sym 55321 $abc$36456$n4069_1
.sym 55322 $abc$36456$n5437
.sym 55323 basesoc_picorv327[4]
.sym 55326 picorv32.reg_pc[4]
.sym 55327 $abc$36456$n4091_1
.sym 55328 $abc$36456$n4914
.sym 55329 $abc$36456$n3040
.sym 55332 $abc$36456$n4090_1
.sym 55333 $abc$36456$n4914
.sym 55334 $abc$36456$n5173
.sym 55335 $abc$36456$n4088_1
.sym 55338 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55339 picorv32.cpu_state[3]
.sym 55340 picorv32.cpu_state[2]
.sym 55344 picorv32.cpuregs_rs1[4]
.sym 55345 $abc$36456$n4055_1
.sym 55346 $abc$36456$n3021
.sym 55347 $abc$36456$n4089_1
.sym 55350 $abc$36456$n4069_1
.sym 55351 $abc$36456$n3034_1
.sym 55352 $abc$36456$n5492_1
.sym 55353 basesoc_picorv327[30]
.sym 55356 $abc$36456$n4060_1
.sym 55357 basesoc_picorv327[5]
.sym 55358 basesoc_picorv327[3]
.sym 55359 $abc$36456$n4059_1
.sym 55360 $abc$36456$n3113
.sym 55361 clk12_$glb_clk
.sym 55363 basesoc_picorv327[23]
.sym 55364 $abc$36456$n3926_1
.sym 55365 $abc$36456$n4033_1
.sym 55366 basesoc_picorv327[10]
.sym 55367 $abc$36456$n4077
.sym 55368 $abc$36456$n5529_1
.sym 55369 $abc$36456$n3138
.sym 55370 $abc$36456$n3132
.sym 55371 basesoc_picorv327[7]
.sym 55374 picorv32.reg_pc[21]
.sym 55375 $abc$36456$n4914
.sym 55376 basesoc_picorv327[3]
.sym 55377 $abc$36456$n5173
.sym 55378 picorv32.is_lui_auipc_jal
.sym 55379 basesoc_picorv327[4]
.sym 55380 picorv32.decoded_imm[11]
.sym 55381 picorv32.decoded_imm[6]
.sym 55382 picorv32.cpu_state[3]
.sym 55383 picorv32.decoded_imm_uj[17]
.sym 55384 picorv32.cpuregs_rs1[4]
.sym 55385 picorv32.decoded_imm[14]
.sym 55386 $abc$36456$n4055_1
.sym 55387 $abc$36456$n3040
.sym 55388 $abc$36456$n3040
.sym 55389 $abc$36456$n3126_1
.sym 55390 picorv32.instr_auipc
.sym 55391 $abc$36456$n3034_1
.sym 55392 $abc$36456$n3138
.sym 55393 picorv32.mem_rdata_q[17]
.sym 55394 $abc$36456$n4069_1
.sym 55395 picorv32.reg_pc[23]
.sym 55396 $abc$36456$n4059_1
.sym 55397 picorv32.reg_pc[18]
.sym 55398 $abc$36456$n3926_1
.sym 55404 basesoc_picorv327[19]
.sym 55405 $abc$36456$n3021
.sym 55406 $abc$36456$n3858
.sym 55407 $abc$36456$n5527_1
.sym 55408 picorv32.cpu_state[2]
.sym 55409 $abc$36456$n3034_1
.sym 55410 $abc$36456$n4069_1
.sym 55411 $abc$36456$n5445_1
.sym 55412 $abc$36456$n4918
.sym 55413 $abc$36456$n4115_1
.sym 55414 $abc$36456$n4117_1
.sym 55415 $abc$36456$n3878_1
.sym 55416 basesoc_picorv327[9]
.sym 55417 $abc$36456$n4129_1
.sym 55418 basesoc_picorv327[11]
.sym 55419 $abc$36456$n5173
.sym 55420 $abc$36456$n4059_1
.sym 55422 $abc$36456$n3040
.sym 55423 picorv32.reg_next_pc[5]
.sym 55424 $abc$36456$n4060_1
.sym 55425 $abc$36456$n3860_1
.sym 55426 basesoc_picorv327[8]
.sym 55427 picorv32.reg_next_pc[16]
.sym 55428 $abc$36456$n5467
.sym 55430 $abc$36456$n4091_1
.sym 55431 $abc$36456$n3113
.sym 55433 picorv32.reg_pc[8]
.sym 55434 picorv32.reg_out[16]
.sym 55437 basesoc_picorv327[19]
.sym 55438 $abc$36456$n3034_1
.sym 55439 $abc$36456$n4069_1
.sym 55440 $abc$36456$n5467
.sym 55443 $abc$36456$n3860_1
.sym 55444 $abc$36456$n3878_1
.sym 55445 picorv32.reg_next_pc[5]
.sym 55446 $abc$36456$n3858
.sym 55449 picorv32.reg_pc[8]
.sym 55450 $abc$36456$n4091_1
.sym 55451 $abc$36456$n3040
.sym 55452 $abc$36456$n4918
.sym 55455 $abc$36456$n5527_1
.sym 55456 $abc$36456$n4129_1
.sym 55457 $abc$36456$n3021
.sym 55458 picorv32.cpu_state[2]
.sym 55462 picorv32.reg_next_pc[16]
.sym 55463 $abc$36456$n3858
.sym 55464 picorv32.reg_out[16]
.sym 55467 basesoc_picorv327[9]
.sym 55468 $abc$36456$n4060_1
.sym 55469 basesoc_picorv327[11]
.sym 55470 $abc$36456$n4059_1
.sym 55473 $abc$36456$n4069_1
.sym 55474 $abc$36456$n3034_1
.sym 55475 basesoc_picorv327[8]
.sym 55476 $abc$36456$n5445_1
.sym 55479 $abc$36456$n4918
.sym 55480 $abc$36456$n4115_1
.sym 55481 $abc$36456$n4117_1
.sym 55482 $abc$36456$n5173
.sym 55483 $abc$36456$n3113
.sym 55484 clk12_$glb_clk
.sym 55486 $abc$36456$n5532_1
.sym 55487 $abc$36456$n4170
.sym 55488 basesoc_picorv327[20]
.sym 55489 $abc$36456$n5465_1
.sym 55490 basesoc_picorv327[25]
.sym 55491 $abc$36456$n4179
.sym 55492 $abc$36456$n4173
.sym 55493 $abc$36456$n5533_1
.sym 55495 picorv32.is_lui_auipc_jal
.sym 55498 basesoc_picorv327[19]
.sym 55499 picorv32.decoded_imm[14]
.sym 55500 $abc$36456$n4919
.sym 55501 basesoc_picorv327[10]
.sym 55502 $abc$36456$n3858
.sym 55503 picorv32.reg_next_pc[17]
.sym 55504 picorv32.decoded_imm[10]
.sym 55505 $abc$36456$n3030
.sym 55506 basesoc_picorv327[11]
.sym 55507 $abc$36456$n5173
.sym 55508 $abc$36456$n4918
.sym 55509 picorv32.decoded_imm_uj[4]
.sym 55510 picorv32.alu_out_q[25]
.sym 55511 picorv32.reg_pc[4]
.sym 55512 picorv32.decoded_imm[7]
.sym 55513 picorv32.reg_next_pc[16]
.sym 55514 $abc$36456$n3021
.sym 55515 picorv32.mem_rdata_q[24]
.sym 55518 picorv32.decoded_imm[15]
.sym 55520 $abc$36456$n3132
.sym 55521 picorv32.decoded_imm[19]
.sym 55527 picorv32.reg_pc[4]
.sym 55529 picorv32.decoded_imm[6]
.sym 55531 picorv32.reg_pc[8]
.sym 55533 picorv32.reg_pc[2]
.sym 55535 picorv32.decoded_imm[5]
.sym 55538 picorv32.decoded_imm[7]
.sym 55539 picorv32.decoded_imm[8]
.sym 55540 picorv32.decoded_imm[9]
.sym 55541 picorv32.decoded_imm[2]
.sym 55543 picorv32.decoded_imm[3]
.sym 55546 picorv32.reg_pc[9]
.sym 55548 picorv32.decoded_imm[4]
.sym 55550 picorv32.reg_pc[7]
.sym 55553 picorv32.reg_pc[6]
.sym 55555 picorv32.reg_pc[3]
.sym 55558 picorv32.reg_pc[5]
.sym 55559 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 55561 picorv32.decoded_imm[2]
.sym 55562 picorv32.reg_pc[2]
.sym 55565 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 55567 picorv32.decoded_imm[3]
.sym 55568 picorv32.reg_pc[3]
.sym 55569 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 55571 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 55573 picorv32.decoded_imm[4]
.sym 55574 picorv32.reg_pc[4]
.sym 55575 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 55577 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 55579 picorv32.reg_pc[5]
.sym 55580 picorv32.decoded_imm[5]
.sym 55581 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 55583 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 55585 picorv32.reg_pc[6]
.sym 55586 picorv32.decoded_imm[6]
.sym 55587 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 55589 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 55591 picorv32.decoded_imm[7]
.sym 55592 picorv32.reg_pc[7]
.sym 55593 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 55595 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 55597 picorv32.decoded_imm[8]
.sym 55598 picorv32.reg_pc[8]
.sym 55599 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 55601 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 55603 picorv32.decoded_imm[9]
.sym 55604 picorv32.reg_pc[9]
.sym 55605 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 55609 $abc$36456$n5478_1
.sym 55610 $abc$36456$n4223
.sym 55611 picorv32.decoded_imm[15]
.sym 55612 $abc$36456$n4224
.sym 55613 picorv32.decoded_imm[18]
.sym 55614 $abc$36456$n4225_1
.sym 55615 $abc$36456$n5482
.sym 55616 $abc$36456$n4212
.sym 55617 $abc$36456$n4932
.sym 55622 picorv32.cpuregs_rs1[17]
.sym 55623 basesoc_picorv327[29]
.sym 55624 $abc$36456$n5465_1
.sym 55625 picorv32.decoded_imm[6]
.sym 55626 picorv32.mem_rdata_latched[15]
.sym 55627 $abc$36456$n3166
.sym 55628 picorv32.decoded_imm[9]
.sym 55629 basesoc_picorv327[14]
.sym 55630 picorv32.irq_mask[1]
.sym 55631 picorv32.cpu_state[2]
.sym 55632 basesoc_picorv327[20]
.sym 55633 picorv32.decoded_imm[27]
.sym 55634 picorv32.reg_pc[25]
.sym 55635 picorv32.alu_out_q[29]
.sym 55636 $abc$36456$n3860_1
.sym 55637 picorv32.reg_pc[4]
.sym 55638 $abc$36456$n7139
.sym 55639 picorv32.reg_pc[6]
.sym 55641 $abc$36456$n5201
.sym 55642 picorv32.reg_next_pc[5]
.sym 55644 picorv32.reg_pc[5]
.sym 55645 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 55652 picorv32.decoded_imm[12]
.sym 55654 picorv32.decoded_imm[11]
.sym 55656 picorv32.decoded_imm[13]
.sym 55659 picorv32.decoded_imm[16]
.sym 55662 picorv32.decoded_imm[10]
.sym 55665 picorv32.reg_pc[14]
.sym 55667 picorv32.reg_pc[16]
.sym 55668 picorv32.decoded_imm[15]
.sym 55669 picorv32.decoded_imm[17]
.sym 55671 picorv32.decoded_imm[14]
.sym 55672 picorv32.reg_pc[10]
.sym 55674 picorv32.reg_pc[12]
.sym 55676 picorv32.reg_pc[13]
.sym 55678 picorv32.reg_pc[11]
.sym 55679 picorv32.reg_pc[17]
.sym 55680 picorv32.reg_pc[15]
.sym 55682 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 55684 picorv32.decoded_imm[10]
.sym 55685 picorv32.reg_pc[10]
.sym 55686 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 55688 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 55690 picorv32.decoded_imm[11]
.sym 55691 picorv32.reg_pc[11]
.sym 55692 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 55694 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 55696 picorv32.reg_pc[12]
.sym 55697 picorv32.decoded_imm[12]
.sym 55698 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 55700 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 55702 picorv32.decoded_imm[13]
.sym 55703 picorv32.reg_pc[13]
.sym 55704 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 55706 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 55708 picorv32.decoded_imm[14]
.sym 55709 picorv32.reg_pc[14]
.sym 55710 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 55712 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 55714 picorv32.decoded_imm[15]
.sym 55715 picorv32.reg_pc[15]
.sym 55716 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 55718 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 55720 picorv32.reg_pc[16]
.sym 55721 picorv32.decoded_imm[16]
.sym 55722 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 55724 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 55726 picorv32.reg_pc[17]
.sym 55727 picorv32.decoded_imm[17]
.sym 55728 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 55732 picorv32.reg_pc[4]
.sym 55733 $abc$36456$n4241_1
.sym 55734 $abc$36456$n5222
.sym 55735 $abc$36456$n5192
.sym 55736 $abc$36456$n4204
.sym 55737 $abc$36456$n4210
.sym 55738 $abc$36456$n4211
.sym 55739 $abc$36456$n3974_1
.sym 55742 picorv32.alu_out_q[28]
.sym 55744 picorv32.cpuregs_rs1[25]
.sym 55745 picorv32.decoded_imm[16]
.sym 55746 $abc$36456$n3040
.sym 55747 $abc$36456$n4873
.sym 55748 $abc$36456$n3040
.sym 55749 basesoc_picorv327[30]
.sym 55750 $abc$36456$n7145
.sym 55751 $abc$36456$n5173
.sym 55752 picorv32.decoded_imm[13]
.sym 55753 basesoc_picorv327[18]
.sym 55754 picorv32.decoded_imm[26]
.sym 55755 picorv32.decoded_imm_uj[18]
.sym 55758 picorv32.reg_pc[10]
.sym 55759 picorv32.reg_next_pc[15]
.sym 55760 $abc$36456$n5225
.sym 55762 $abc$36456$n3113
.sym 55764 $abc$36456$n5198
.sym 55765 picorv32.reg_pc[25]
.sym 55768 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 55773 picorv32.decoded_imm[21]
.sym 55777 picorv32.decoded_imm[20]
.sym 55778 picorv32.reg_pc[24]
.sym 55783 picorv32.decoded_imm[25]
.sym 55784 picorv32.decoded_imm[24]
.sym 55785 picorv32.decoded_imm[18]
.sym 55788 picorv32.decoded_imm[23]
.sym 55789 picorv32.reg_pc[25]
.sym 55790 picorv32.reg_pc[20]
.sym 55791 picorv32.decoded_imm[19]
.sym 55793 picorv32.reg_pc[18]
.sym 55796 picorv32.reg_pc[22]
.sym 55797 picorv32.reg_pc[21]
.sym 55801 picorv32.reg_pc[23]
.sym 55803 picorv32.reg_pc[19]
.sym 55804 picorv32.decoded_imm[22]
.sym 55805 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 55807 picorv32.decoded_imm[18]
.sym 55808 picorv32.reg_pc[18]
.sym 55809 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 55811 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 55813 picorv32.decoded_imm[19]
.sym 55814 picorv32.reg_pc[19]
.sym 55815 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 55817 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 55819 picorv32.reg_pc[20]
.sym 55820 picorv32.decoded_imm[20]
.sym 55821 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 55823 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 55825 picorv32.decoded_imm[21]
.sym 55826 picorv32.reg_pc[21]
.sym 55827 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 55829 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 55831 picorv32.reg_pc[22]
.sym 55832 picorv32.decoded_imm[22]
.sym 55833 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 55835 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 55837 picorv32.decoded_imm[23]
.sym 55838 picorv32.reg_pc[23]
.sym 55839 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 55841 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 55843 picorv32.reg_pc[24]
.sym 55844 picorv32.decoded_imm[24]
.sym 55845 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 55847 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 55849 picorv32.reg_pc[25]
.sym 55850 picorv32.decoded_imm[25]
.sym 55851 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 55855 picorv32.reg_pc[16]
.sym 55856 picorv32.reg_pc[6]
.sym 55857 $abc$36456$n5231
.sym 55858 $abc$36456$n4344_1
.sym 55859 picorv32.reg_next_pc[5]
.sym 55860 picorv32.reg_pc[5]
.sym 55861 picorv32.reg_pc[3]
.sym 55862 picorv32.reg_next_pc[16]
.sym 55865 $abc$36456$n3950_1
.sym 55867 picorv32.reg_pc[27]
.sym 55868 $abc$36456$n3910_1
.sym 55869 picorv32.decoded_imm[25]
.sym 55870 $abc$36456$n5192
.sym 55871 $abc$36456$n7152
.sym 55872 basesoc_picorv327[21]
.sym 55873 picorv32.latched_branch
.sym 55874 picorv32.reg_pc[24]
.sym 55875 $abc$36456$n3044_1
.sym 55876 picorv32.cpuregs_rs1[24]
.sym 55877 basesoc_picorv327[28]
.sym 55878 $abc$36456$n5222
.sym 55879 $abc$36456$n3926_1
.sym 55880 $abc$36456$n3954_1
.sym 55881 picorv32.reg_pc[22]
.sym 55882 picorv32.reg_pc[17]
.sym 55883 picorv32.reg_pc[26]
.sym 55885 $abc$36456$n4894
.sym 55886 basesoc_picorv327[26]
.sym 55887 picorv32.reg_pc[23]
.sym 55888 picorv32.reg_pc[18]
.sym 55889 $abc$36456$n3974_1
.sym 55890 picorv32.decoded_imm[22]
.sym 55891 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 55896 $abc$36456$n7159
.sym 55897 picorv32.decoded_imm[28]
.sym 55898 picorv32.decoded_imm[26]
.sym 55899 picorv32.decoded_imm[30]
.sym 55901 picorv32.reg_pc[26]
.sym 55905 picorv32.decoded_imm[27]
.sym 55908 picorv32.cpu_state[3]
.sym 55910 basesoc_picorv327[26]
.sym 55914 $abc$36456$n7161
.sym 55916 picorv32.decoded_imm[29]
.sym 55918 picorv32.reg_pc[30]
.sym 55919 picorv32.reg_pc[29]
.sym 55920 basesoc_picorv327[28]
.sym 55921 picorv32.reg_pc[28]
.sym 55922 picorv32.reg_pc[27]
.sym 55923 picorv32.cpu_state[4]
.sym 55924 picorv32.reg_pc[31]
.sym 55926 picorv32.decoded_imm[31]
.sym 55928 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 55930 picorv32.reg_pc[26]
.sym 55931 picorv32.decoded_imm[26]
.sym 55932 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 55934 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 55936 picorv32.decoded_imm[27]
.sym 55937 picorv32.reg_pc[27]
.sym 55938 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 55940 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 55942 picorv32.decoded_imm[28]
.sym 55943 picorv32.reg_pc[28]
.sym 55944 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 55946 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 55948 picorv32.decoded_imm[29]
.sym 55949 picorv32.reg_pc[29]
.sym 55950 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 55952 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 55954 picorv32.decoded_imm[30]
.sym 55955 picorv32.reg_pc[30]
.sym 55956 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 55959 picorv32.decoded_imm[31]
.sym 55961 picorv32.reg_pc[31]
.sym 55962 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 55965 $abc$36456$n7159
.sym 55966 picorv32.cpu_state[3]
.sym 55967 picorv32.cpu_state[4]
.sym 55968 basesoc_picorv327[26]
.sym 55971 basesoc_picorv327[28]
.sym 55972 picorv32.cpu_state[4]
.sym 55973 picorv32.cpu_state[3]
.sym 55974 $abc$36456$n7161
.sym 55978 $abc$36456$n3900
.sym 55979 picorv32.reg_next_pc[15]
.sym 55980 picorv32.reg_next_pc[10]
.sym 55981 $abc$36456$n3912_1
.sym 55982 picorv32.reg_next_pc[9]
.sym 55983 $abc$36456$n3904_1
.sym 55984 $abc$36456$n3896
.sym 55985 picorv32.reg_next_pc[13]
.sym 55986 picorv32.latched_stalu
.sym 55990 picorv32.decoded_imm[14]
.sym 55991 picorv32.reg_pc[3]
.sym 55992 picorv32.irq_active
.sym 55993 $abc$36456$n3858
.sym 55994 picorv32.reg_pc[13]
.sym 55995 picorv32.decoded_imm[30]
.sym 55996 picorv32.latched_stalu
.sym 55997 $abc$36456$n5189
.sym 55998 picorv32.decoded_imm[28]
.sym 56000 $abc$36456$n3858
.sym 56001 picorv32.decoded_imm[28]
.sym 56004 picorv32.reg_pc[30]
.sym 56005 picorv32.reg_pc[29]
.sym 56006 basesoc_picorv327[28]
.sym 56007 picorv32.reg_pc[28]
.sym 56010 picorv32.alu_out_q[25]
.sym 56011 picorv32.irq_state[0]
.sym 56012 picorv32.reg_next_pc[16]
.sym 56019 $abc$36456$n2866
.sym 56020 picorv32.latched_stalu
.sym 56022 $abc$36456$n5213
.sym 56027 picorv32.reg_next_pc[23]
.sym 56028 picorv32.latched_stalu
.sym 56029 picorv32.reg_out[24]
.sym 56032 $abc$36456$n5225
.sym 56034 picorv32.reg_next_pc[21]
.sym 56036 picorv32.irq_state[0]
.sym 56037 picorv32.alu_out_q[28]
.sym 56038 $abc$36456$n3942_1
.sym 56042 picorv32.alu_out_q[24]
.sym 56045 picorv32.reg_next_pc[28]
.sym 56046 picorv32.reg_out[28]
.sym 56048 $abc$36456$n3950_1
.sym 56049 $abc$36456$n3858
.sym 56050 picorv32.alu_out_q[24]
.sym 56052 $abc$36456$n2866
.sym 56053 picorv32.irq_state[0]
.sym 56054 $abc$36456$n3950_1
.sym 56055 picorv32.reg_next_pc[23]
.sym 56060 $abc$36456$n5213
.sym 56064 picorv32.reg_out[28]
.sym 56065 picorv32.reg_next_pc[28]
.sym 56067 $abc$36456$n3858
.sym 56070 picorv32.irq_state[0]
.sym 56071 $abc$36456$n2866
.sym 56072 $abc$36456$n3942_1
.sym 56073 picorv32.reg_next_pc[21]
.sym 56076 picorv32.latched_stalu
.sym 56077 picorv32.reg_out[24]
.sym 56078 $abc$36456$n2866
.sym 56079 picorv32.alu_out_q[24]
.sym 56082 picorv32.latched_stalu
.sym 56083 picorv32.alu_out_q[28]
.sym 56085 picorv32.reg_out[28]
.sym 56088 picorv32.alu_out_q[24]
.sym 56089 $abc$36456$n3858
.sym 56090 picorv32.latched_stalu
.sym 56091 picorv32.reg_out[24]
.sym 56097 $abc$36456$n5225
.sym 56098 $abc$36456$n3048_$glb_ce
.sym 56099 clk12_$glb_clk
.sym 56100 $abc$36456$n232_$glb_sr
.sym 56101 $abc$36456$n3908_1
.sym 56102 picorv32.reg_pc[17]
.sym 56103 $abc$36456$n3920_1
.sym 56104 $abc$36456$n3944_1
.sym 56105 picorv32.reg_next_pc[18]
.sym 56106 $abc$36456$n3952_1
.sym 56107 $abc$36456$n3932_1
.sym 56108 $abc$36456$n3916_1
.sym 56113 $abc$36456$n3821
.sym 56114 $abc$36456$n5407
.sym 56115 picorv32.reg_out[24]
.sym 56117 $abc$36456$n5207
.sym 56118 $abc$36456$n5213
.sym 56120 $abc$36456$n5409
.sym 56121 picorv32.decoded_imm_uj[14]
.sym 56122 $abc$36456$n3868_1
.sym 56123 $abc$36456$n2866
.sym 56124 $abc$36456$n5216
.sym 56126 picorv32.reg_pc[25]
.sym 56128 $abc$36456$n5267
.sym 56131 picorv32.reg_next_pc[28]
.sym 56132 $abc$36456$n3970_1
.sym 56133 $abc$36456$n3860_1
.sym 56135 $abc$36456$n3858
.sym 56136 picorv32.reg_next_pc[29]
.sym 56142 picorv32.reg_next_pc[23]
.sym 56145 $abc$36456$n2866
.sym 56146 $abc$36456$n3860_1
.sym 56147 $abc$36456$n3858
.sym 56148 $abc$36456$n5252
.sym 56149 $abc$36456$n3868_1
.sym 56150 $abc$36456$n5243
.sym 56153 $abc$36456$n5246
.sym 56154 $abc$36456$n3860_1
.sym 56155 $abc$36456$n5249
.sym 56157 picorv32.irq_state[0]
.sym 56158 $abc$36456$n3942_1
.sym 56160 picorv32.reg_next_pc[29]
.sym 56161 $abc$36456$n3974_1
.sym 56163 $abc$36456$n3952_1
.sym 56168 $abc$36456$n3950_1
.sym 56169 $abc$36456$n3944_1
.sym 56172 $abc$36456$n5252
.sym 56173 picorv32.reg_next_pc[21]
.sym 56175 $abc$36456$n5252
.sym 56176 $abc$36456$n3952_1
.sym 56178 $abc$36456$n3868_1
.sym 56182 $abc$36456$n5249
.sym 56188 $abc$36456$n5243
.sym 56193 $abc$36456$n3860_1
.sym 56194 $abc$36456$n3942_1
.sym 56195 $abc$36456$n3858
.sym 56196 picorv32.reg_next_pc[21]
.sym 56200 $abc$36456$n5252
.sym 56205 $abc$36456$n3974_1
.sym 56206 picorv32.reg_next_pc[29]
.sym 56207 $abc$36456$n2866
.sym 56208 picorv32.irq_state[0]
.sym 56211 picorv32.reg_next_pc[23]
.sym 56212 $abc$36456$n3950_1
.sym 56213 $abc$36456$n3860_1
.sym 56214 $abc$36456$n3858
.sym 56218 $abc$36456$n3944_1
.sym 56219 $abc$36456$n3868_1
.sym 56220 $abc$36456$n5246
.sym 56221 $abc$36456$n3048_$glb_ce
.sym 56222 clk12_$glb_clk
.sym 56223 $abc$36456$n232_$glb_sr
.sym 56224 $abc$36456$n5270
.sym 56225 picorv32.reg_pc[29]
.sym 56226 picorv32.reg_pc[28]
.sym 56227 $abc$36456$n3940_1
.sym 56228 $abc$36456$n5261
.sym 56229 $abc$36456$n3960_1
.sym 56230 picorv32.reg_pc[26]
.sym 56231 $abc$36456$n3948_1
.sym 56236 picorv32.decoded_imm_uj[18]
.sym 56239 $abc$36456$n2866
.sym 56241 picorv32.cpu_state[0]
.sym 56242 $abc$36456$n3860_1
.sym 56243 $abc$36456$n3858
.sym 56244 $abc$36456$n5246
.sym 56245 $abc$36456$n3868_1
.sym 56247 $abc$36456$n5240
.sym 56251 $abc$36456$n5410
.sym 56252 picorv32.reg_pc[25]
.sym 56253 $abc$36456$n5411
.sym 56254 $abc$36456$n3870_1
.sym 56255 $abc$36456$n3870_1
.sym 56266 $abc$36456$n3936_1
.sym 56267 $abc$36456$n5273
.sym 56268 $abc$36456$n5246
.sym 56275 $abc$36456$n3868_1
.sym 56276 picorv32.reg_next_pc[28]
.sym 56277 $abc$36456$n3958_1
.sym 56283 picorv32.reg_next_pc[25]
.sym 56284 $abc$36456$n5258
.sym 56287 $abc$36456$n5240
.sym 56292 $abc$36456$n3970_1
.sym 56293 $abc$36456$n3860_1
.sym 56294 $abc$36456$n3960_1
.sym 56295 $abc$36456$n3858
.sym 56305 $abc$36456$n5273
.sym 56311 $abc$36456$n3868_1
.sym 56312 $abc$36456$n3960_1
.sym 56313 $abc$36456$n5258
.sym 56316 $abc$36456$n3958_1
.sym 56317 picorv32.reg_next_pc[25]
.sym 56318 $abc$36456$n3860_1
.sym 56325 $abc$36456$n5246
.sym 56328 $abc$36456$n3868_1
.sym 56329 $abc$36456$n5240
.sym 56330 $abc$36456$n3936_1
.sym 56337 $abc$36456$n5258
.sym 56340 $abc$36456$n3858
.sym 56341 picorv32.reg_next_pc[28]
.sym 56342 $abc$36456$n3860_1
.sym 56343 $abc$36456$n3970_1
.sym 56344 $abc$36456$n3048_$glb_ce
.sym 56345 clk12_$glb_clk
.sym 56346 $abc$36456$n232_$glb_sr
.sym 56348 picorv32.reg_next_pc[26]
.sym 56349 $abc$36456$n3980_1
.sym 56350 $abc$36456$n3976_1
.sym 56352 picorv32.reg_next_pc[29]
.sym 56356 $abc$36456$n3936_1
.sym 56360 picorv32.reg_pc[26]
.sym 56361 $abc$36456$n3868_1
.sym 56362 $abc$36456$n5246
.sym 56363 $abc$36456$n5264
.sym 56364 $abc$36456$n3876_1
.sym 56365 $abc$36456$n3870_1
.sym 56366 $abc$36456$n3876_1
.sym 56367 $abc$36456$n5258
.sym 56369 picorv32.irq_state[0]
.sym 56374 $abc$36456$n5418
.sym 56378 picorv32.reg_next_pc[19]
.sym 56379 picorv32.reg_pc[26]
.sym 56381 $abc$36456$n3974_1
.sym 56391 $abc$36456$n3972_1
.sym 56400 $abc$36456$n3984_1
.sym 56403 $abc$36456$n5267
.sym 56412 $abc$36456$n5276
.sym 56419 $abc$36456$n3868_1
.sym 56422 $abc$36456$n3984_1
.sym 56423 $abc$36456$n3868_1
.sym 56424 $abc$36456$n5276
.sym 56440 $abc$36456$n3868_1
.sym 56441 $abc$36456$n3972_1
.sym 56442 $abc$36456$n5267
.sym 56467 $abc$36456$n3048_$glb_ce
.sym 56468 clk12_$glb_clk
.sym 56469 $abc$36456$n232_$glb_sr
.sym 56478 picorv32.reg_next_pc[31]
.sym 56479 $abc$36456$n3964_1
.sym 56483 $abc$36456$n3972_1
.sym 56484 $abc$36456$n3984_1
.sym 56488 $abc$36456$n3876_1
.sym 56491 $abc$36456$n5425
.sym 56493 $abc$36456$n5426
.sym 56514 $abc$36456$n3048
.sym 56531 $abc$36456$n3048
.sym 56572 basesoc_ctrl_storage[30]
.sym 56592 $abc$36456$n128
.sym 56634 $abc$36456$n3
.sym 56638 $abc$36456$n2743
.sym 56657 $abc$36456$n3
.sym 56690 $abc$36456$n2743
.sym 56691 clk12_$glb_clk
.sym 56699 $abc$36456$n5051
.sym 56700 $abc$36456$n5087
.sym 56701 $abc$36456$n5078
.sym 56702 $abc$36456$n102
.sym 56706 $abc$36456$n2990
.sym 56707 $abc$36456$n2990
.sym 56710 csrbank0_leds_out0_w[4]
.sym 56715 $abc$36456$n134
.sym 56726 serial_tx
.sym 56732 $PACKER_VCC_NET
.sym 56740 basesoc_uart_phy_storage[5]
.sym 56741 basesoc_ctrl_reset_reset_r
.sym 56743 spiflash_miso
.sym 56745 basesoc_uart_phy_storage[0]
.sym 56746 $abc$36456$n2709
.sym 56747 basesoc_uart_phy_storage[4]
.sym 56749 sys_rst
.sym 56752 $abc$36456$n5078
.sym 56753 basesoc_ctrl_storage[30]
.sym 56754 $abc$36456$n3
.sym 56757 basesoc_dat_w[5]
.sym 56758 basesoc_uart_phy_storage[5]
.sym 56760 $abc$36456$n3231
.sym 56761 $abc$36456$n5059
.sym 56762 basesoc_uart_phy_storage[0]
.sym 56766 $abc$36456$n3107
.sym 56779 basesoc_dat_w[5]
.sym 56785 $abc$36456$n2739
.sym 56790 basesoc_dat_w[4]
.sym 56796 basesoc_ctrl_reset_reset_r
.sym 56814 basesoc_ctrl_reset_reset_r
.sym 56821 basesoc_dat_w[4]
.sym 56849 basesoc_dat_w[5]
.sym 56853 $abc$36456$n2739
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 $abc$36456$n5085_1
.sym 56857 $abc$36456$n5067_1
.sym 56858 $abc$36456$n138
.sym 56859 $abc$36456$n9
.sym 56860 $abc$36456$n140
.sym 56861 $abc$36456$n5069_1
.sym 56862 $abc$36456$n5060
.sym 56863 $abc$36456$n5065_1
.sym 56869 basesoc_dat_w[7]
.sym 56870 basesoc_dat_w[1]
.sym 56872 $abc$36456$n2725
.sym 56875 basesoc_ctrl_bus_errors[6]
.sym 56880 $abc$36456$n5051
.sym 56881 $abc$36456$n3320
.sym 56882 $abc$36456$n5087
.sym 56883 basesoc_ctrl_bus_errors[5]
.sym 56884 basesoc_uart_phy_storage[13]
.sym 56885 basesoc_uart_phy_storage[21]
.sym 56886 $abc$36456$n3230
.sym 56887 $abc$36456$n5065_1
.sym 56889 $abc$36456$n3230
.sym 56890 $abc$36456$n3107
.sym 56891 basesoc_uart_phy_storage[5]
.sym 56908 $abc$36456$n2741
.sym 56910 spiflash_miso
.sym 56915 sys_rst
.sym 56920 $abc$36456$n3
.sym 56921 basesoc_ctrl_reset_reset_r
.sym 56925 $abc$36456$n3231
.sym 56938 $abc$36456$n3
.sym 56966 spiflash_miso
.sym 56969 $abc$36456$n3231
.sym 56974 basesoc_ctrl_reset_reset_r
.sym 56975 sys_rst
.sym 56976 $abc$36456$n2741
.sym 56977 clk12_$glb_clk
.sym 56979 basesoc_uart_phy_storage[13]
.sym 56980 $abc$36456$n5049
.sym 56981 $abc$36456$n2709
.sym 56982 slave_sel_r[2]
.sym 56983 $abc$36456$n5059
.sym 56984 $abc$36456$n5047
.sym 56985 $abc$36456$n5062
.sym 56986 interface1_bank_bus_dat_r[0]
.sym 56988 basesoc_ctrl_storage[11]
.sym 56991 $abc$36456$n7
.sym 56992 basesoc_ctrl_bus_errors[18]
.sym 56993 basesoc_ctrl_bus_errors[11]
.sym 56994 $abc$36456$n9
.sym 56995 $abc$36456$n3222
.sym 56996 $abc$36456$n2741
.sym 56998 $abc$36456$n3224
.sym 56999 $abc$36456$n2743
.sym 57000 basesoc_ctrl_bus_errors[21]
.sym 57002 $abc$36456$n138
.sym 57004 $abc$36456$n5
.sym 57009 $abc$36456$n3224
.sym 57010 array_muxed0[4]
.sym 57011 basesoc_uart_phy_storage[21]
.sym 57012 basesoc_uart_phy_storage[16]
.sym 57014 $abc$36456$n2871
.sym 57020 $abc$36456$n5
.sym 57022 $abc$36456$n2739
.sym 57023 $abc$36456$n3224
.sym 57024 $abc$36456$n5081
.sym 57025 $abc$36456$n5080
.sym 57026 adr[1]
.sym 57027 $abc$36456$n136
.sym 57028 $abc$36456$n5078
.sym 57029 $abc$36456$n5079
.sym 57032 $abc$36456$n140
.sym 57033 $abc$36456$n3317
.sym 57034 $abc$36456$n3230
.sym 57035 basesoc_ctrl_bus_errors[29]
.sym 57041 $abc$36456$n3320
.sym 57042 $abc$36456$n124
.sym 57044 adr[0]
.sym 57045 basesoc_ctrl_storage[29]
.sym 57046 basesoc_ctrl_bus_errors[21]
.sym 57049 basesoc_ctrl_storage[13]
.sym 57051 basesoc_uart_phy_storage[5]
.sym 57054 $abc$36456$n140
.sym 57059 $abc$36456$n3224
.sym 57060 $abc$36456$n3317
.sym 57061 basesoc_ctrl_bus_errors[21]
.sym 57062 basesoc_ctrl_storage[13]
.sym 57065 basesoc_uart_phy_storage[5]
.sym 57066 $abc$36456$n140
.sym 57067 adr[1]
.sym 57068 adr[0]
.sym 57071 $abc$36456$n5078
.sym 57072 $abc$36456$n5079
.sym 57073 $abc$36456$n5080
.sym 57074 $abc$36456$n5081
.sym 57077 basesoc_ctrl_bus_errors[29]
.sym 57078 $abc$36456$n3230
.sym 57079 basesoc_ctrl_storage[29]
.sym 57080 $abc$36456$n3320
.sym 57086 $abc$36456$n124
.sym 57091 $abc$36456$n5
.sym 57095 $abc$36456$n136
.sym 57096 $abc$36456$n124
.sym 57097 adr[0]
.sym 57098 adr[1]
.sym 57099 $abc$36456$n2739
.sym 57100 clk12_$glb_clk
.sym 57104 interface1_bank_bus_dat_r[6]
.sym 57105 $abc$36456$n2715
.sym 57108 $abc$36456$n2711
.sym 57115 basesoc_ctrl_bus_errors[26]
.sym 57116 $abc$36456$n3324
.sym 57117 slave_sel_r[2]
.sym 57118 array_muxed0[14]
.sym 57119 $abc$36456$n3222
.sym 57122 $abc$36456$n5077
.sym 57123 basesoc_ctrl_bus_errors[29]
.sym 57124 basesoc_uart_phy_rx_busy
.sym 57125 $abc$36456$n2709
.sym 57126 $abc$36456$n2709
.sym 57128 $abc$36456$n2711
.sym 57129 slave_sel[2]
.sym 57130 basesoc_dat_w[1]
.sym 57131 $abc$36456$n2711
.sym 57132 sys_rst
.sym 57133 basesoc_uart_phy_uart_clk_txen
.sym 57134 basesoc_ctrl_storage[26]
.sym 57135 basesoc_dat_w[2]
.sym 57137 basesoc_we
.sym 57143 adr[1]
.sym 57145 $abc$36456$n4030
.sym 57147 $abc$36456$n4028
.sym 57148 $abc$36456$n4040
.sym 57149 $abc$36456$n4038
.sym 57151 basesoc_uart_phy_storage[0]
.sym 57153 $abc$36456$n4034
.sym 57155 $abc$36456$n134
.sym 57156 adr[0]
.sym 57163 basesoc_uart_phy_tx_busy
.sym 57171 $abc$36456$n4032
.sym 57177 $abc$36456$n4032
.sym 57178 basesoc_uart_phy_tx_busy
.sym 57184 $abc$36456$n4040
.sym 57185 basesoc_uart_phy_tx_busy
.sym 57189 $abc$36456$n134
.sym 57195 basesoc_uart_phy_tx_busy
.sym 57197 $abc$36456$n4030
.sym 57200 basesoc_uart_phy_tx_busy
.sym 57201 $abc$36456$n4034
.sym 57207 basesoc_uart_phy_tx_busy
.sym 57209 $abc$36456$n4038
.sym 57212 adr[1]
.sym 57213 basesoc_uart_phy_storage[0]
.sym 57214 adr[0]
.sym 57215 $abc$36456$n134
.sym 57219 $abc$36456$n4028
.sym 57221 basesoc_uart_phy_tx_busy
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57225 $abc$36456$n5
.sym 57226 basesoc_uart_phy_storage[17]
.sym 57227 basesoc_uart_phy_storage[19]
.sym 57237 adr[1]
.sym 57238 $abc$36456$n2741
.sym 57239 $abc$36456$n4030
.sym 57240 $abc$36456$n2715
.sym 57243 $abc$36456$n3224
.sym 57245 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 57248 interface1_bank_bus_dat_r[6]
.sym 57249 basesoc_uart_phy_tx_busy
.sym 57251 basesoc_dat_w[7]
.sym 57253 $abc$36456$n132
.sym 57254 $abc$36456$n5059
.sym 57255 sys_rst
.sym 57259 $PACKER_VCC_NET
.sym 57266 basesoc_uart_phy_storage[29]
.sym 57270 basesoc_uart_phy_storage[24]
.sym 57271 $abc$36456$n5071_1
.sym 57275 basesoc_uart_phy_tx_busy
.sym 57276 adr[0]
.sym 57278 $abc$36456$n4939_1
.sym 57279 $abc$36456$n132
.sym 57280 $abc$36456$n4924_1
.sym 57281 $abc$36456$n3913
.sym 57282 $abc$36456$n4925_1
.sym 57286 $abc$36456$n2871
.sym 57292 adr[1]
.sym 57295 $abc$36456$n128
.sym 57296 $abc$36456$n4940_1
.sym 57297 $abc$36456$n3248
.sym 57299 $abc$36456$n128
.sym 57300 adr[1]
.sym 57301 basesoc_uart_phy_storage[24]
.sym 57302 adr[0]
.sym 57306 basesoc_uart_phy_tx_busy
.sym 57308 $abc$36456$n3913
.sym 57317 $abc$36456$n4939_1
.sym 57318 $abc$36456$n3248
.sym 57319 $abc$36456$n4940_1
.sym 57323 $abc$36456$n3248
.sym 57324 $abc$36456$n4924_1
.sym 57325 $abc$36456$n4925_1
.sym 57335 $abc$36456$n132
.sym 57336 adr[0]
.sym 57337 basesoc_uart_phy_storage[29]
.sym 57338 adr[1]
.sym 57341 $abc$36456$n5071_1
.sym 57344 $abc$36456$n2871
.sym 57346 clk12_$glb_clk
.sym 57347 sys_rst_$glb_sr
.sym 57348 $abc$36456$n13
.sym 57350 waittimer1_count[4]
.sym 57351 waittimer1_count[8]
.sym 57352 waittimer1_count[3]
.sym 57353 $abc$36456$n3362
.sym 57354 waittimer1_count[5]
.sym 57355 waittimer1_count[11]
.sym 57360 $abc$36456$n2713
.sym 57362 adr[0]
.sym 57363 basesoc_dat_w[7]
.sym 57365 basesoc_dat_w[1]
.sym 57367 $abc$36456$n5
.sym 57368 $abc$36456$n3314
.sym 57369 basesoc_uart_phy_storage[17]
.sym 57370 basesoc_uart_phy_storage[29]
.sym 57371 basesoc_uart_phy_storage[19]
.sym 57373 $abc$36456$n6432
.sym 57375 $abc$36456$n5065_1
.sym 57379 waittimer1_count[11]
.sym 57381 basesoc_dat_w[1]
.sym 57390 basesoc_dat_w[5]
.sym 57400 $abc$36456$n2711
.sym 57447 basesoc_dat_w[5]
.sym 57468 $abc$36456$n2711
.sym 57469 clk12_$glb_clk
.sym 57470 sys_rst_$glb_sr
.sym 57473 $abc$36456$n6420
.sym 57474 $abc$36456$n6422
.sym 57475 $abc$36456$n6424
.sym 57476 $abc$36456$n6426
.sym 57477 $abc$36456$n6428
.sym 57478 $abc$36456$n6430
.sym 57489 basesoc_dat_w[4]
.sym 57494 basesoc_dat_w[5]
.sym 57501 $abc$36456$n3362
.sym 57503 user_btn1
.sym 57504 waittimer1_count[0]
.sym 57505 $abc$36456$n6438
.sym 57506 $PACKER_VCC_NET
.sym 57524 $abc$36456$n5059
.sym 57526 $abc$36456$n5077
.sym 57530 $abc$36456$n2871
.sym 57535 $abc$36456$n5065_1
.sym 57557 $abc$36456$n2871
.sym 57558 $abc$36456$n5077
.sym 57582 $abc$36456$n5065_1
.sym 57583 $abc$36456$n2871
.sym 57587 $abc$36456$n5059
.sym 57588 $abc$36456$n2871
.sym 57592 clk12_$glb_clk
.sym 57593 sys_rst_$glb_sr
.sym 57594 $abc$36456$n6432
.sym 57595 $abc$36456$n6434
.sym 57596 $abc$36456$n6436
.sym 57597 $abc$36456$n6438
.sym 57598 $abc$36456$n6440
.sym 57599 $abc$36456$n6442
.sym 57600 $abc$36456$n6444
.sym 57601 $abc$36456$n6446
.sym 57606 basesoc_uart_phy_rx_busy
.sym 57607 $abc$36456$n3393_1
.sym 57619 $abc$36456$n13
.sym 57620 array_muxed0[4]
.sym 57621 slave_sel[2]
.sym 57627 $abc$36456$n2969
.sym 57628 sys_rst
.sym 57629 basesoc_we
.sym 57637 $abc$36456$n6420
.sym 57638 waittimer1_count[9]
.sym 57644 $abc$36456$n6416
.sym 57645 waittimer1_count[0]
.sym 57646 $abc$36456$n2942
.sym 57648 user_btn1
.sym 57649 waittimer1_count[11]
.sym 57652 $abc$36456$n6434
.sym 57655 waittimer1_count[13]
.sym 57663 $PACKER_VCC_NET
.sym 57664 $abc$36456$n6442
.sym 57674 waittimer1_count[0]
.sym 57676 $PACKER_VCC_NET
.sym 57680 user_btn1
.sym 57682 $abc$36456$n6416
.sym 57687 user_btn1
.sym 57688 $abc$36456$n6434
.sym 57692 user_btn1
.sym 57694 $abc$36456$n6442
.sym 57704 $abc$36456$n6420
.sym 57706 user_btn1
.sym 57710 waittimer1_count[9]
.sym 57711 waittimer1_count[13]
.sym 57712 waittimer1_count[11]
.sym 57714 $abc$36456$n2942
.sym 57715 clk12_$glb_clk
.sym 57716 sys_rst_$glb_sr
.sym 57717 $abc$36456$n6448
.sym 57720 $abc$36456$n172
.sym 57721 $abc$36456$n3363
.sym 57722 waittimer1_count[16]
.sym 57723 $abc$36456$n3360
.sym 57728 picorv32.mem_rdata_latched[16]
.sym 57733 $abc$36456$n2894
.sym 57737 slave_sel[0]
.sym 57738 adr[1]
.sym 57739 $abc$36456$n2833
.sym 57742 array_muxed0[14]
.sym 57743 $abc$36456$n4442_1
.sym 57744 $abc$36456$n4405
.sym 57745 $abc$36456$n2995
.sym 57746 basesoc_uart_phy_rx
.sym 57747 sys_rst
.sym 57748 $abc$36456$n2989_1
.sym 57749 $PACKER_VCC_NET
.sym 57750 $PACKER_VCC_NET
.sym 57760 $abc$36456$n2745
.sym 57779 $abc$36456$n13
.sym 57833 $abc$36456$n13
.sym 57837 $abc$36456$n2745
.sym 57838 clk12_$glb_clk
.sym 57840 $abc$36456$n2985
.sym 57841 spiflash_bus_dat_r[21]
.sym 57842 spiflash_bus_dat_r[18]
.sym 57843 spiflash_bus_dat_r[17]
.sym 57844 $abc$36456$n2969
.sym 57845 $abc$36456$n2953
.sym 57846 spiflash_bus_dat_r[22]
.sym 57847 spiflash_bus_dat_r[16]
.sym 57851 basesoc_picorv327[23]
.sym 57852 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 57853 $abc$36456$n2898
.sym 57854 $abc$36456$n232
.sym 57856 $abc$36456$n2974
.sym 57857 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 57859 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 57860 $abc$36456$n2942
.sym 57861 $abc$36456$n3012
.sym 57862 $abc$36456$n2920
.sym 57863 array_muxed0[1]
.sym 57864 $abc$36456$n4402
.sym 57869 picorv32.instr_sub
.sym 57871 basesoc_picorv327[7]
.sym 57873 $abc$36456$n2985
.sym 57874 array_muxed0[0]
.sym 57875 $abc$36456$n3012
.sym 57885 $abc$36456$n3393_1
.sym 57888 slave_sel_r[1]
.sym 57889 spiflash_bus_dat_r[19]
.sym 57893 spiflash_bus_dat_r[23]
.sym 57896 $abc$36456$n2833
.sym 57897 $abc$36456$n2960_1
.sym 57899 $abc$36456$n2974
.sym 57900 array_muxed0[5]
.sym 57901 spiflash_bus_dat_r[23]
.sym 57902 $abc$36456$n2990
.sym 57903 spiflash_bus_dat_r[20]
.sym 57905 $abc$36456$n2995
.sym 57906 $abc$36456$n2974_1
.sym 57907 spiflash_bus_dat_r[18]
.sym 57908 array_muxed0[2]
.sym 57909 array_muxed0[1]
.sym 57910 array_muxed0[6]
.sym 57911 spiflash_bus_dat_r[22]
.sym 57914 $abc$36456$n3393_1
.sym 57915 array_muxed0[1]
.sym 57917 spiflash_bus_dat_r[18]
.sym 57920 $abc$36456$n2990
.sym 57921 $abc$36456$n2833
.sym 57922 slave_sel_r[1]
.sym 57923 spiflash_bus_dat_r[20]
.sym 57926 $abc$36456$n3393_1
.sym 57927 spiflash_bus_dat_r[23]
.sym 57928 array_muxed0[6]
.sym 57932 slave_sel_r[1]
.sym 57933 $abc$36456$n2960_1
.sym 57934 spiflash_bus_dat_r[18]
.sym 57935 $abc$36456$n2833
.sym 57939 spiflash_bus_dat_r[22]
.sym 57940 $abc$36456$n3393_1
.sym 57941 array_muxed0[5]
.sym 57944 slave_sel_r[1]
.sym 57945 spiflash_bus_dat_r[23]
.sym 57946 $abc$36456$n2995
.sym 57947 $abc$36456$n2833
.sym 57950 $abc$36456$n3393_1
.sym 57952 array_muxed0[2]
.sym 57953 spiflash_bus_dat_r[19]
.sym 57956 slave_sel_r[1]
.sym 57957 $abc$36456$n2833
.sym 57958 spiflash_bus_dat_r[19]
.sym 57959 $abc$36456$n2974_1
.sym 57960 $abc$36456$n2974
.sym 57961 clk12_$glb_clk
.sym 57962 sys_rst_$glb_sr
.sym 57964 $abc$36456$n4557
.sym 57965 basesoc_uart_phy_rx
.sym 57967 $abc$36456$n4558_1
.sym 57968 $abc$36456$n2998
.sym 57970 $abc$36456$n4460
.sym 57975 $abc$36456$n3393_1
.sym 57976 $abc$36456$n2924
.sym 57977 $abc$36456$n2994
.sym 57979 basesoc_picorv323[5]
.sym 57980 basesoc_picorv323[3]
.sym 57981 $abc$36456$n3386
.sym 57982 $abc$36456$n2915
.sym 57984 slave_sel_r[1]
.sym 57986 spram_wren0
.sym 57987 spiflash_bus_dat_r[31]
.sym 57989 $abc$36456$n2911_1
.sym 57990 $abc$36456$n2959
.sym 57991 $abc$36456$n2969
.sym 57994 picorv32.alu_out_q[19]
.sym 57995 basesoc_picorv327[24]
.sym 58004 $abc$36456$n4458_1
.sym 58005 $abc$36456$n4571
.sym 58006 $abc$36456$n4570_1
.sym 58007 $abc$36456$n4466
.sym 58008 $abc$36456$n4569
.sym 58009 basesoc_picorv327[1]
.sym 58010 basesoc_picorv328[9]
.sym 58011 $abc$36456$n4443_1
.sym 58013 $abc$36456$n4463
.sym 58014 $abc$36456$n4405
.sym 58015 $abc$36456$n4451_1
.sym 58016 basesoc_picorv323[1]
.sym 58017 basesoc_picorv327[1]
.sym 58018 basesoc_picorv328[9]
.sym 58019 $abc$36456$n4459_1
.sym 58020 $abc$36456$n4405
.sym 58022 basesoc_picorv323[3]
.sym 58023 $abc$36456$n4401_1
.sym 58025 basesoc_picorv323[2]
.sym 58026 basesoc_picorv323[1]
.sym 58028 $abc$36456$n4404_1
.sym 58031 $abc$36456$n4406_1
.sym 58032 basesoc_picorv327[9]
.sym 58033 $abc$36456$n4568_1
.sym 58034 $abc$36456$n4462_1
.sym 58035 $abc$36456$n4460
.sym 58037 $abc$36456$n4459_1
.sym 58038 basesoc_picorv323[1]
.sym 58039 basesoc_picorv327[1]
.sym 58040 $abc$36456$n4404_1
.sym 58043 $abc$36456$n4401_1
.sym 58044 $abc$36456$n4458_1
.sym 58045 $abc$36456$n4443_1
.sym 58046 $abc$36456$n4460
.sym 58049 $abc$36456$n4405
.sym 58050 basesoc_picorv327[9]
.sym 58051 $abc$36456$n4406_1
.sym 58052 basesoc_picorv328[9]
.sym 58056 $abc$36456$n4568_1
.sym 58057 $abc$36456$n4571
.sym 58058 $abc$36456$n4569
.sym 58061 basesoc_picorv328[9]
.sym 58062 basesoc_picorv327[9]
.sym 58063 $abc$36456$n4570_1
.sym 58064 $abc$36456$n4404_1
.sym 58067 $abc$36456$n4401_1
.sym 58068 basesoc_picorv323[3]
.sym 58069 $abc$36456$n4462_1
.sym 58070 $abc$36456$n4451_1
.sym 58073 $abc$36456$n4463
.sym 58074 $abc$36456$n4466
.sym 58076 basesoc_picorv323[2]
.sym 58079 $abc$36456$n4405
.sym 58080 $abc$36456$n4406_1
.sym 58081 basesoc_picorv327[1]
.sym 58082 basesoc_picorv323[1]
.sym 58086 $abc$36456$n4597
.sym 58087 $abc$36456$n4611
.sym 58088 $abc$36456$n4596
.sym 58089 $abc$36456$n3185
.sym 58091 picorv32.mem_rdata_latched[2]
.sym 58092 $abc$36456$n4633_1
.sym 58093 array_muxed1[16]
.sym 58096 picorv32.alu_out_q[17]
.sym 58097 $abc$36456$n5478_1
.sym 58098 basesoc_picorv328[11]
.sym 58099 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58100 $abc$36456$n2907
.sym 58101 $abc$36456$n2833
.sym 58103 basesoc_picorv328[14]
.sym 58104 $abc$36456$n2833
.sym 58105 $abc$36456$n2979_1
.sym 58106 basesoc_picorv328[13]
.sym 58107 csrbank0_leds_out0_w[0]
.sym 58108 regs0
.sym 58109 $abc$36456$n4571
.sym 58110 basesoc_picorv323[6]
.sym 58111 basesoc_picorv323[2]
.sym 58112 picorv32.mem_rdata_latched[0]
.sym 58113 slave_sel_r[1]
.sym 58114 $abc$36456$n4404_1
.sym 58115 basesoc_picorv323[7]
.sym 58116 $abc$36456$n4404_1
.sym 58117 $abc$36456$n4406_1
.sym 58118 basesoc_picorv323[2]
.sym 58119 $abc$36456$n4462_1
.sym 58120 $abc$36456$n2969
.sym 58127 basesoc_picorv327[22]
.sym 58129 basesoc_picorv323[2]
.sym 58130 $abc$36456$n4466
.sym 58131 $abc$36456$n4630_1
.sym 58132 $abc$36456$n4631_1
.sym 58133 basesoc_picorv327[21]
.sym 58134 $abc$36456$n4598_1
.sym 58135 $abc$36456$n4533
.sym 58136 $abc$36456$n4402
.sym 58137 $abc$36456$n4468_1
.sym 58138 $abc$36456$n4401_1
.sym 58141 $abc$36456$n4529
.sym 58142 $abc$36456$n4467_1
.sym 58144 basesoc_picorv323[0]
.sym 58145 $abc$36456$n4615
.sym 58146 basesoc_picorv323[4]
.sym 58148 $abc$36456$n4498_1
.sym 58149 $abc$36456$n4505
.sym 58150 $abc$36456$n4470_1
.sym 58152 basesoc_picorv323[1]
.sym 58153 $abc$36456$n4596
.sym 58156 $abc$36456$n4595_1
.sym 58157 $abc$36456$n4633_1
.sym 58158 basesoc_picorv323[3]
.sym 58160 $abc$36456$n4595_1
.sym 58161 $abc$36456$n4598_1
.sym 58162 $abc$36456$n4401_1
.sym 58163 $abc$36456$n4596
.sym 58166 $abc$36456$n4631_1
.sym 58168 $abc$36456$n4633_1
.sym 58169 $abc$36456$n4630_1
.sym 58172 $abc$36456$n4505
.sym 58173 basesoc_picorv323[4]
.sym 58174 $abc$36456$n4402
.sym 58175 $abc$36456$n4498_1
.sym 58179 $abc$36456$n4467_1
.sym 58180 $abc$36456$n4468_1
.sym 58181 basesoc_picorv323[1]
.sym 58184 $abc$36456$n4505
.sym 58186 $abc$36456$n4615
.sym 58187 basesoc_picorv323[4]
.sym 58190 $abc$36456$n4529
.sym 58192 $abc$36456$n4533
.sym 58193 basesoc_picorv323[3]
.sym 58197 $abc$36456$n4466
.sym 58198 basesoc_picorv323[2]
.sym 58199 $abc$36456$n4470_1
.sym 58203 basesoc_picorv327[22]
.sym 58204 basesoc_picorv323[0]
.sym 58205 basesoc_picorv327[21]
.sym 58207 clk12_$glb_clk
.sym 58209 $abc$36456$n4609
.sym 58210 picorv32.mem_rdata_q[0]
.sym 58211 $abc$36456$n4615
.sym 58212 $abc$36456$n4512_1
.sym 58213 $abc$36456$n4690
.sym 58214 $abc$36456$n4688
.sym 58215 $abc$36456$n4610
.sym 58216 picorv32.mem_rdata_latched[0]
.sym 58217 basesoc_picorv327[20]
.sym 58218 array_muxed2[1]
.sym 58220 basesoc_picorv327[20]
.sym 58221 basesoc_picorv327[22]
.sym 58222 basesoc_picorv327[2]
.sym 58223 picorv32.instr_sub
.sym 58224 $abc$36456$n3026
.sym 58225 $abc$36456$n2833
.sym 58226 array_muxed1[16]
.sym 58227 $abc$36456$n5495
.sym 58228 $abc$36456$n4631_1
.sym 58229 basesoc_picorv328[14]
.sym 58230 basesoc_picorv328[13]
.sym 58231 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58232 $abc$36456$n2924
.sym 58233 $abc$36456$n5471
.sym 58234 $abc$36456$n4498_1
.sym 58235 picorv32.mem_wordsize[2]
.sym 58237 $abc$36456$n4405
.sym 58239 sys_rst
.sym 58240 $abc$36456$n4405
.sym 58241 $abc$36456$n2989_1
.sym 58242 $abc$36456$n4405
.sym 58243 $abc$36456$n4442_1
.sym 58244 $abc$36456$n4486_1
.sym 58252 $abc$36456$n4497_1
.sym 58253 $abc$36456$n4405
.sym 58255 basesoc_picorv323[4]
.sym 58256 $abc$36456$n4529
.sym 58257 $abc$36456$n4514_1
.sym 58258 $abc$36456$n4469
.sym 58260 basesoc_picorv323[3]
.sym 58261 $abc$36456$n4530_1
.sym 58262 basesoc_picorv323[0]
.sym 58263 basesoc_picorv327[3]
.sym 58264 $abc$36456$n4473_1
.sym 58265 $abc$36456$n4470_1
.sym 58266 basesoc_picorv327[23]
.sym 58267 basesoc_picorv327[24]
.sym 58268 $abc$36456$n4615
.sym 58269 $abc$36456$n4512_1
.sym 58270 $abc$36456$n4513
.sym 58273 $abc$36456$n4528_1
.sym 58275 $abc$36456$n4475
.sym 58277 $abc$36456$n4406_1
.sym 58278 basesoc_picorv323[2]
.sym 58279 $abc$36456$n4462_1
.sym 58284 $abc$36456$n4473_1
.sym 58285 $abc$36456$n4470_1
.sym 58286 basesoc_picorv323[2]
.sym 58289 $abc$36456$n4469
.sym 58291 basesoc_picorv323[3]
.sym 58292 $abc$36456$n4462_1
.sym 58296 basesoc_picorv327[24]
.sym 58297 basesoc_picorv327[23]
.sym 58298 basesoc_picorv323[0]
.sym 58301 basesoc_picorv323[2]
.sym 58302 $abc$36456$n4475
.sym 58303 $abc$36456$n4473_1
.sym 58307 $abc$36456$n4406_1
.sym 58308 $abc$36456$n4405
.sym 58309 basesoc_picorv327[3]
.sym 58310 basesoc_picorv323[3]
.sym 58313 $abc$36456$n4528_1
.sym 58315 basesoc_picorv323[4]
.sym 58316 $abc$36456$n4615
.sym 58319 $abc$36456$n4497_1
.sym 58320 $abc$36456$n4512_1
.sym 58321 $abc$36456$n4513
.sym 58322 $abc$36456$n4514_1
.sym 58325 basesoc_picorv323[3]
.sym 58326 $abc$36456$n4529
.sym 58328 $abc$36456$n4530_1
.sym 58330 clk12_$glb_clk
.sym 58332 $abc$36456$n4495_1
.sym 58333 $abc$36456$n4547_1
.sym 58334 $abc$36456$n4524_1
.sym 58335 $abc$36456$n6731
.sym 58336 $abc$36456$n6726
.sym 58337 $abc$36456$n6730
.sym 58338 $abc$36456$n6729
.sym 58339 $abc$36456$n4536_1
.sym 58343 picorv32.alu_out_q[16]
.sym 58344 $abc$36456$n4402
.sym 58345 $abc$36456$n3184
.sym 58347 $abc$36456$n4689_1
.sym 58348 $abc$36456$n232
.sym 58349 basesoc_picorv327[31]
.sym 58350 $abc$36456$n4029_1
.sym 58351 basesoc_picorv327[3]
.sym 58352 $abc$36456$n4402
.sym 58353 $abc$36456$n4514_1
.sym 58354 $abc$36456$n2879
.sym 58355 $abc$36456$n4615
.sym 58356 $abc$36456$n4615
.sym 58358 $abc$36456$n4033_1
.sym 58359 basesoc_picorv328[19]
.sym 58360 basesoc_picorv323[6]
.sym 58361 $abc$36456$n4475
.sym 58362 $abc$36456$n5480
.sym 58363 $abc$36456$n4640
.sym 58364 $abc$36456$n4606
.sym 58365 $abc$36456$n4475
.sym 58366 picorv32.alu_out_q[1]
.sym 58367 picorv32.instr_sub
.sym 58373 $abc$36456$n4421_1
.sym 58374 $abc$36456$n4461_1
.sym 58376 $abc$36456$n4493
.sym 58377 $abc$36456$n4475
.sym 58380 basesoc_picorv323[3]
.sym 58381 $abc$36456$n4469
.sym 58382 basesoc_picorv323[4]
.sym 58383 $abc$36456$n4615
.sym 58385 $abc$36456$n4422_1
.sym 58387 $abc$36456$n4437_1
.sym 58389 basesoc_picorv323[1]
.sym 58391 $abc$36456$n4400_1
.sym 58396 basesoc_picorv327[4]
.sym 58397 $abc$36456$n4495_1
.sym 58399 $abc$36456$n4524_1
.sym 58402 $abc$36456$n4405
.sym 58403 $abc$36456$n4442_1
.sym 58404 $abc$36456$n4486_1
.sym 58409 basesoc_picorv327[4]
.sym 58412 $abc$36456$n4461_1
.sym 58413 $abc$36456$n4421_1
.sym 58414 $abc$36456$n4442_1
.sym 58420 basesoc_picorv323[1]
.sym 58424 $abc$36456$n4461_1
.sym 58426 $abc$36456$n4615
.sym 58427 basesoc_picorv323[4]
.sym 58430 $abc$36456$n4405
.sym 58431 $abc$36456$n4524_1
.sym 58432 basesoc_picorv323[4]
.sym 58433 basesoc_picorv327[4]
.sym 58436 basesoc_picorv323[3]
.sym 58438 $abc$36456$n4469
.sym 58439 $abc$36456$n4475
.sym 58442 $abc$36456$n4421_1
.sym 58443 $abc$36456$n4422_1
.sym 58444 $abc$36456$n4400_1
.sym 58445 $abc$36456$n4437_1
.sym 58448 $abc$36456$n4493
.sym 58449 $abc$36456$n4421_1
.sym 58450 $abc$36456$n4495_1
.sym 58451 $abc$36456$n4486_1
.sym 58453 clk12_$glb_clk
.sym 58455 $abc$36456$n4618
.sym 58456 $abc$36456$n6733
.sym 58457 $abc$36456$n4606
.sym 58458 $abc$36456$n4643_1
.sym 58459 $abc$36456$n6743
.sym 58460 $abc$36456$n6741
.sym 58461 $abc$36456$n6745
.sym 58462 $abc$36456$n4591
.sym 58467 $abc$36456$n6795
.sym 58468 $abc$36456$n4404_1
.sym 58469 basesoc_picorv328[15]
.sym 58470 basesoc_picorv323[5]
.sym 58473 $abc$36456$n6725
.sym 58474 basesoc_picorv327[5]
.sym 58475 csrbank0_leds_out0_w[1]
.sym 58476 basesoc_picorv323[3]
.sym 58477 basesoc_picorv328[13]
.sym 58478 picorv32.mem_wordsize[2]
.sym 58479 $abc$36456$n5519
.sym 58480 basesoc_picorv328[26]
.sym 58481 basesoc_picorv327[25]
.sym 58482 $abc$36456$n4620_1
.sym 58484 basesoc_picorv328[31]
.sym 58485 $abc$36456$n4599
.sym 58486 picorv32.alu_out_q[19]
.sym 58488 basesoc_picorv327[25]
.sym 58489 $abc$36456$n4536_1
.sym 58490 basesoc_picorv327[10]
.sym 58496 $abc$36456$n4421_1
.sym 58497 $abc$36456$n4567
.sym 58500 $abc$36456$n4614
.sym 58501 $abc$36456$n4572
.sym 58503 $abc$36456$n4599
.sym 58505 $abc$36456$n4641_1
.sym 58508 $abc$36456$n4616
.sym 58509 $abc$36456$n4594
.sym 58510 $abc$36456$n4530_1
.sym 58512 $abc$36456$n4618
.sym 58514 basesoc_picorv323[3]
.sym 58515 $abc$36456$n4643_1
.sym 58516 $abc$36456$n4615
.sym 58517 basesoc_picorv323[4]
.sym 58521 $abc$36456$n4402
.sym 58523 $abc$36456$n4640
.sym 58524 $abc$36456$n4422_1
.sym 58525 $abc$36456$n4475
.sym 58529 $abc$36456$n4402
.sym 58532 basesoc_picorv323[4]
.sym 58535 $abc$36456$n4567
.sym 58536 $abc$36456$n4421_1
.sym 58537 $abc$36456$n4572
.sym 58541 $abc$36456$n4618
.sym 58542 $abc$36456$n4616
.sym 58543 $abc$36456$n4614
.sym 58547 $abc$36456$n4572
.sym 58549 basesoc_picorv323[4]
.sym 58550 $abc$36456$n4615
.sym 58554 basesoc_picorv323[4]
.sym 58555 $abc$36456$n4615
.sym 58556 $abc$36456$n4422_1
.sym 58560 $abc$36456$n4421_1
.sym 58561 $abc$36456$n4599
.sym 58562 $abc$36456$n4594
.sym 58565 $abc$36456$n4641_1
.sym 58566 $abc$36456$n4643_1
.sym 58567 $abc$36456$n4640
.sym 58572 $abc$36456$n4475
.sym 58573 $abc$36456$n4530_1
.sym 58574 basesoc_picorv323[3]
.sym 58576 clk12_$glb_clk
.sym 58579 $abc$36456$n4684
.sym 58580 $abc$36456$n4676
.sym 58581 $abc$36456$n4535
.sym 58582 $abc$36456$n4685
.sym 58583 $abc$36456$n4674_1
.sym 58584 $abc$36456$n4628_1
.sym 58585 $abc$36456$n4623_1
.sym 58590 basesoc_picorv328[11]
.sym 58591 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58592 picorv32.mem_wordsize[0]
.sym 58593 $abc$36456$n2941
.sym 58595 $abc$36456$n4404_1
.sym 58596 basesoc_picorv328[10]
.sym 58597 $abc$36456$n4637_1
.sym 58598 basesoc_picorv328[13]
.sym 58599 basesoc_picorv328[14]
.sym 58600 basesoc_picorv328[15]
.sym 58601 $abc$36456$n4641_1
.sym 58602 basesoc_picorv323[7]
.sym 58603 basesoc_picorv328[8]
.sym 58604 basesoc_picorv328[28]
.sym 58605 $abc$36456$n4658_1
.sym 58606 basesoc_picorv327[25]
.sym 58607 $abc$36456$n4404_1
.sym 58608 picorv32.instr_jal
.sym 58609 picorv32.alu_out_q[13]
.sym 58610 basesoc_picorv323[2]
.sym 58612 $abc$36456$n2969
.sym 58613 basesoc_picorv323[6]
.sym 58621 basesoc_picorv328[23]
.sym 58623 $abc$36456$n4404_1
.sym 58624 $abc$36456$n4636
.sym 58625 basesoc_picorv328[17]
.sym 58627 $abc$36456$n4585
.sym 58629 basesoc_picorv328[23]
.sym 58631 basesoc_picorv327[11]
.sym 58632 $abc$36456$n4635_1
.sym 58633 $abc$36456$n3198
.sym 58635 $abc$36456$n4621
.sym 58638 basesoc_picorv327[23]
.sym 58639 $abc$36456$n4584
.sym 58641 $abc$36456$n4651_1
.sym 58642 $abc$36456$n4620_1
.sym 58643 $abc$36456$n4637_1
.sym 58644 $abc$36456$n4405
.sym 58645 $abc$36456$n4622_1
.sym 58647 basesoc_picorv327[17]
.sym 58648 basesoc_picorv328[11]
.sym 58649 $abc$36456$n4406_1
.sym 58650 $abc$36456$n4623_1
.sym 58652 basesoc_picorv328[17]
.sym 58653 basesoc_picorv327[17]
.sym 58654 $abc$36456$n4404_1
.sym 58655 $abc$36456$n4622_1
.sym 58658 $abc$36456$n4637_1
.sym 58660 $abc$36456$n4636
.sym 58661 $abc$36456$n4635_1
.sym 58664 $abc$36456$n4405
.sym 58665 $abc$36456$n4406_1
.sym 58666 basesoc_picorv328[17]
.sym 58667 basesoc_picorv327[17]
.sym 58670 $abc$36456$n3198
.sym 58671 $abc$36456$n4584
.sym 58672 $abc$36456$n4585
.sym 58673 $abc$36456$n4404_1
.sym 58676 basesoc_picorv328[11]
.sym 58677 basesoc_picorv327[11]
.sym 58678 $abc$36456$n4405
.sym 58679 $abc$36456$n4406_1
.sym 58682 basesoc_picorv328[23]
.sym 58683 $abc$36456$n4651_1
.sym 58684 basesoc_picorv327[23]
.sym 58685 $abc$36456$n4404_1
.sym 58688 $abc$36456$n4405
.sym 58689 basesoc_picorv327[23]
.sym 58690 basesoc_picorv328[23]
.sym 58691 $abc$36456$n4406_1
.sym 58694 $abc$36456$n4620_1
.sym 58695 $abc$36456$n4623_1
.sym 58697 $abc$36456$n4621
.sym 58699 clk12_$glb_clk
.sym 58701 picorv32.mem_rdata_q[21]
.sym 58702 $abc$36456$n6773
.sym 58703 picorv32.mem_rdata_latched[21]
.sym 58704 $abc$36456$n4666
.sym 58705 $abc$36456$n4661
.sym 58706 $abc$36456$n4686_1
.sym 58707 $abc$36456$n4671_1
.sym 58708 $abc$36456$n4534_1
.sym 58711 picorv32.reg_pc[17]
.sym 58713 $abc$36456$n4585
.sym 58715 picorv32.instr_sub
.sym 58716 basesoc_picorv327[0]
.sym 58717 basesoc_picorv327[22]
.sym 58718 $abc$36456$n3888
.sym 58719 basesoc_picorv327[27]
.sym 58720 $abc$36456$n4675
.sym 58721 basesoc_picorv327[6]
.sym 58722 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58723 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58724 picorv32.mem_wordsize[0]
.sym 58725 basesoc_picorv328[26]
.sym 58726 picorv32.mem_rdata_q[16]
.sym 58727 $abc$36456$n2879
.sym 58728 picorv32.is_sb_sh_sw
.sym 58729 picorv32.is_sb_sh_sw
.sym 58730 $abc$36456$n4486_1
.sym 58731 picorv32.is_sb_sh_sw
.sym 58733 picorv32.decoded_imm[18]
.sym 58734 picorv32.mem_rdata_q[21]
.sym 58735 $abc$36456$n4405
.sym 58736 picorv32.decoded_imm_uj[2]
.sym 58742 $abc$36456$n4405
.sym 58743 $abc$36456$n4615
.sym 58744 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58745 $abc$36456$n4406_1
.sym 58746 $abc$36456$n4486_1
.sym 58747 basesoc_picorv323[4]
.sym 58750 $abc$36456$n4626_1
.sym 58751 basesoc_picorv328[26]
.sym 58752 picorv32.is_sb_sh_sw
.sym 58753 basesoc_picorv327[11]
.sym 58754 basesoc_picorv327[26]
.sym 58756 $abc$36456$n4628_1
.sym 58759 $abc$36456$n4665_1
.sym 58762 $abc$36456$n4661
.sym 58764 $abc$36456$n4659
.sym 58765 $abc$36456$n4658_1
.sym 58766 $abc$36456$n4664
.sym 58767 $abc$36456$n4404_1
.sym 58768 picorv32.mem_rdata_q[10]
.sym 58769 $abc$36456$n4666
.sym 58771 $abc$36456$n4625_1
.sym 58772 basesoc_picorv328[11]
.sym 58775 $abc$36456$n4404_1
.sym 58776 basesoc_picorv327[26]
.sym 58777 basesoc_picorv328[26]
.sym 58781 basesoc_picorv327[26]
.sym 58782 $abc$36456$n4405
.sym 58783 $abc$36456$n4406_1
.sym 58784 basesoc_picorv328[26]
.sym 58787 $abc$36456$n4661
.sym 58788 $abc$36456$n4658_1
.sym 58789 $abc$36456$n4659
.sym 58793 $abc$36456$n4664
.sym 58794 $abc$36456$n4666
.sym 58795 $abc$36456$n4665_1
.sym 58799 $abc$36456$n4625_1
.sym 58800 $abc$36456$n4628_1
.sym 58802 $abc$36456$n4626_1
.sym 58805 $abc$36456$n4615
.sym 58807 basesoc_picorv323[4]
.sym 58808 $abc$36456$n4486_1
.sym 58811 basesoc_picorv327[11]
.sym 58814 basesoc_picorv328[11]
.sym 58817 picorv32.is_sb_sh_sw
.sym 58819 picorv32.mem_rdata_q[10]
.sym 58820 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58822 clk12_$glb_clk
.sym 58824 $abc$36456$n3188
.sym 58825 picorv32.decoded_imm[4]
.sym 58826 $abc$36456$n3108
.sym 58827 $abc$36456$n3199
.sym 58828 picorv32.decoded_imm[2]
.sym 58829 $abc$36456$n3197
.sym 58830 $abc$36456$n3113_1
.sym 58831 $abc$36456$n3189
.sym 58832 $abc$36456$n4626_1
.sym 58835 picorv32.reg_next_pc[5]
.sym 58836 basesoc_picorv328[17]
.sym 58837 picorv32.instr_jal
.sym 58839 $abc$36456$n2879
.sym 58840 $abc$36456$n6775
.sym 58841 picorv32.alu_out_q[29]
.sym 58842 picorv32.cpuregs_rs1[0]
.sym 58843 picorv32.mem_rdata_q[21]
.sym 58846 $abc$36456$n5502
.sym 58847 basesoc_picorv327[9]
.sym 58848 picorv32.decoded_imm[3]
.sym 58849 picorv32.decoded_imm[2]
.sym 58850 $abc$36456$n4033_1
.sym 58851 basesoc_picorv323[6]
.sym 58852 basesoc_picorv327[0]
.sym 58853 picorv32.alu_out_q[18]
.sym 58854 picorv32.alu_out_q[1]
.sym 58855 basesoc_picorv328[19]
.sym 58856 $abc$36456$n4091_1
.sym 58857 $abc$36456$n3865_1
.sym 58858 picorv32.decoded_imm[19]
.sym 58859 picorv32.mem_rdata_q[8]
.sym 58866 picorv32.mem_rdata_q[8]
.sym 58867 picorv32.mem_rdata_latched[16]
.sym 58869 $abc$36456$n2862
.sym 58871 $abc$36456$n2979_1
.sym 58872 $abc$36456$n3111
.sym 58874 picorv32.mem_rdata_latched[24]
.sym 58876 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58879 picorv32.reg_out[5]
.sym 58881 picorv32.mem_rdata_q[11]
.sym 58884 $abc$36456$n2969
.sym 58887 $abc$36456$n2879
.sym 58888 picorv32.mem_rdata_q[23]
.sym 58889 picorv32.mem_rdata_q[24]
.sym 58891 picorv32.is_sb_sh_sw
.sym 58894 $abc$36456$n3858
.sym 58895 picorv32.mem_rdata_q[16]
.sym 58896 picorv32.reg_next_pc[5]
.sym 58900 picorv32.mem_rdata_latched[24]
.sym 58905 $abc$36456$n2979_1
.sym 58906 picorv32.mem_rdata_q[24]
.sym 58907 $abc$36456$n2879
.sym 58911 picorv32.mem_rdata_q[16]
.sym 58912 $abc$36456$n2879
.sym 58913 $abc$36456$n2969
.sym 58916 picorv32.is_sb_sh_sw
.sym 58917 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58918 picorv32.mem_rdata_q[8]
.sym 58923 $abc$36456$n3111
.sym 58924 $abc$36456$n2862
.sym 58925 picorv32.mem_rdata_q[23]
.sym 58929 picorv32.mem_rdata_q[11]
.sym 58930 picorv32.is_sb_sh_sw
.sym 58931 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58934 picorv32.mem_rdata_latched[16]
.sym 58941 picorv32.reg_next_pc[5]
.sym 58942 picorv32.reg_out[5]
.sym 58943 $abc$36456$n3858
.sym 58945 clk12_$glb_clk
.sym 58947 basesoc_picorv328[16]
.sym 58948 $abc$36456$n5441_1
.sym 58949 basesoc_picorv328[31]
.sym 58950 $abc$36456$n4136_1
.sym 58951 basesoc_picorv328[18]
.sym 58952 basesoc_picorv328[21]
.sym 58953 $abc$36456$n4104_1
.sym 58954 $abc$36456$n5451_1
.sym 58959 basesoc_picorv328[12]
.sym 58960 $abc$36456$n4406_1
.sym 58961 basesoc_picorv327[30]
.sym 58962 basesoc_picorv323[1]
.sym 58963 picorv32.mem_rdata_latched[24]
.sym 58964 basesoc_picorv328[27]
.sym 58965 basesoc_picorv327[17]
.sym 58966 picorv32.decoded_imm[7]
.sym 58967 $abc$36456$n3106_1
.sym 58968 picorv32.decoded_imm[4]
.sym 58969 picorv32.mem_wordsize[2]
.sym 58970 basesoc_picorv327[26]
.sym 58971 picorv32.decoded_imm[31]
.sym 58972 basesoc_picorv327[25]
.sym 58973 $abc$36456$n3124_1
.sym 58974 picorv32.alu_out_q[19]
.sym 58975 $abc$36456$n5806
.sym 58976 picorv32.is_lui_auipc_jal
.sym 58977 basesoc_picorv327[10]
.sym 58978 picorv32.decoded_imm[0]
.sym 58979 basesoc_picorv328[26]
.sym 58980 $abc$36456$n3858
.sym 58981 picorv32.reg_pc[6]
.sym 58982 basesoc_picorv327[8]
.sym 58988 $abc$36456$n4059_1
.sym 58989 $abc$36456$n3792
.sym 58990 picorv32.instr_lui
.sym 58991 $abc$36456$n4083_1
.sym 58992 picorv32.decoded_imm[26]
.sym 58993 picorv32.mem_rdata_q[19]
.sym 58995 $abc$36456$n4060_1
.sym 58996 picorv32.instr_auipc
.sym 58997 basesoc_picorv327[2]
.sym 58998 picorv32.decoded_imm[6]
.sym 58999 $abc$36456$n3126_1
.sym 59000 picorv32.is_lui_auipc_jal
.sym 59001 picorv32.decoded_imm[19]
.sym 59002 $abc$36456$n3788_1
.sym 59003 picorv32.decoded_imm[17]
.sym 59004 $abc$36456$n3858
.sym 59005 picorv32.reg_out[1]
.sym 59007 $abc$36456$n3021
.sym 59010 $abc$36456$n3766
.sym 59011 $abc$36456$n3806_1
.sym 59013 basesoc_picorv327[4]
.sym 59014 picorv32.alu_out_q[1]
.sym 59015 picorv32.latched_stalu
.sym 59017 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59021 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59022 picorv32.is_lui_auipc_jal
.sym 59023 picorv32.decoded_imm[26]
.sym 59024 $abc$36456$n3806_1
.sym 59027 $abc$36456$n3792
.sym 59028 picorv32.decoded_imm[19]
.sym 59029 picorv32.is_lui_auipc_jal
.sym 59030 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59033 picorv32.instr_lui
.sym 59034 picorv32.instr_auipc
.sym 59035 $abc$36456$n3126_1
.sym 59036 picorv32.mem_rdata_q[19]
.sym 59040 basesoc_picorv327[2]
.sym 59041 $abc$36456$n4060_1
.sym 59045 picorv32.decoded_imm[17]
.sym 59046 picorv32.is_lui_auipc_jal
.sym 59047 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59048 $abc$36456$n3788_1
.sym 59051 $abc$36456$n3021
.sym 59052 $abc$36456$n4059_1
.sym 59053 $abc$36456$n4083_1
.sym 59054 basesoc_picorv327[4]
.sym 59057 picorv32.latched_stalu
.sym 59058 picorv32.alu_out_q[1]
.sym 59059 $abc$36456$n3858
.sym 59060 picorv32.reg_out[1]
.sym 59063 picorv32.decoded_imm[6]
.sym 59064 $abc$36456$n3766
.sym 59065 picorv32.is_lui_auipc_jal
.sym 59066 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59067 $abc$36456$n3107_$glb_ce
.sym 59068 clk12_$glb_clk
.sym 59071 $abc$36456$n4911
.sym 59072 $abc$36456$n4912
.sym 59073 $abc$36456$n4913
.sym 59074 $abc$36456$n4914
.sym 59075 $abc$36456$n4915
.sym 59076 $abc$36456$n4916
.sym 59077 $abc$36456$n4917
.sym 59080 $abc$36456$n3922_1
.sym 59081 picorv32.reg_pc[3]
.sym 59082 basesoc_picorv328[22]
.sym 59083 $abc$36456$n3798
.sym 59084 basesoc_picorv327[16]
.sym 59085 basesoc_picorv327[11]
.sym 59086 picorv32.mem_wordsize[0]
.sym 59087 $abc$36456$n3126_1
.sym 59088 $abc$36456$n2862
.sym 59089 $abc$36456$n5173
.sym 59090 $abc$36456$n3788_1
.sym 59091 $abc$36456$n5441_1
.sym 59092 picorv32.instr_auipc
.sym 59093 $abc$36456$n3792
.sym 59094 $abc$36456$n3816
.sym 59096 basesoc_picorv328[28]
.sym 59097 $abc$36456$n3806_1
.sym 59098 $abc$36456$n3796_1
.sym 59099 basesoc_picorv327[23]
.sym 59100 basesoc_picorv328[21]
.sym 59101 picorv32.latched_stalu
.sym 59102 basesoc_picorv327[25]
.sym 59103 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 59104 $abc$36456$n3790
.sym 59105 basesoc_picorv323[6]
.sym 59113 picorv32.instr_jal
.sym 59114 picorv32.decoded_imm_uj[17]
.sym 59116 picorv32.cpuregs_rs1[3]
.sym 59117 picorv32.latched_stalu
.sym 59118 picorv32.cpu_state[2]
.sym 59119 $abc$36456$n3110
.sym 59121 $abc$36456$n3140
.sym 59123 $abc$36456$n4077
.sym 59124 $abc$36456$n4082_1
.sym 59125 $abc$36456$n4084_1
.sym 59127 picorv32.instr_lui
.sym 59128 $abc$36456$n4081_1
.sym 59129 picorv32.mem_rdata_q[17]
.sym 59130 picorv32.alu_out_q[16]
.sym 59131 $abc$36456$n5173
.sym 59132 picorv32.decoded_imm_uj[19]
.sym 59133 $abc$36456$n3124_1
.sym 59134 picorv32.instr_auipc
.sym 59135 $abc$36456$n4055_1
.sym 59136 picorv32.decoded_imm_uj[3]
.sym 59137 $abc$36456$n3136_1
.sym 59138 $abc$36456$n4913
.sym 59139 picorv32.reg_out[16]
.sym 59140 $abc$36456$n3040
.sym 59141 $abc$36456$n3126_1
.sym 59142 picorv32.reg_pc[3]
.sym 59144 picorv32.instr_jal
.sym 59146 picorv32.decoded_imm_uj[3]
.sym 59147 $abc$36456$n3110
.sym 59150 picorv32.cpu_state[2]
.sym 59151 picorv32.reg_pc[3]
.sym 59152 $abc$36456$n4077
.sym 59153 $abc$36456$n4082_1
.sym 59156 picorv32.instr_lui
.sym 59157 $abc$36456$n3126_1
.sym 59158 picorv32.mem_rdata_q[17]
.sym 59159 picorv32.instr_auipc
.sym 59162 picorv32.reg_out[16]
.sym 59164 picorv32.alu_out_q[16]
.sym 59165 picorv32.latched_stalu
.sym 59168 $abc$36456$n4913
.sym 59169 $abc$36456$n4081_1
.sym 59170 $abc$36456$n5173
.sym 59171 $abc$36456$n4084_1
.sym 59174 picorv32.decoded_imm_uj[19]
.sym 59175 picorv32.instr_jal
.sym 59176 $abc$36456$n3140
.sym 59177 $abc$36456$n3124_1
.sym 59180 $abc$36456$n4913
.sym 59181 picorv32.cpuregs_rs1[3]
.sym 59182 $abc$36456$n3040
.sym 59183 $abc$36456$n4055_1
.sym 59186 $abc$36456$n3136_1
.sym 59187 $abc$36456$n3124_1
.sym 59188 picorv32.decoded_imm_uj[17]
.sym 59189 picorv32.instr_jal
.sym 59190 $abc$36456$n3032_$glb_ce
.sym 59191 clk12_$glb_clk
.sym 59192 $abc$36456$n229_$glb_sr
.sym 59193 $abc$36456$n4918
.sym 59194 $abc$36456$n4919
.sym 59195 $abc$36456$n4920
.sym 59196 $abc$36456$n4921
.sym 59197 $abc$36456$n4922
.sym 59198 $abc$36456$n4923
.sym 59199 $abc$36456$n4924
.sym 59200 $abc$36456$n4925
.sym 59201 $abc$36456$n2918
.sym 59205 $abc$36456$n4059_1
.sym 59206 $abc$36456$n4109_1
.sym 59207 picorv32.decoded_imm[19]
.sym 59208 basesoc_picorv327[2]
.sym 59209 $abc$36456$n3022
.sym 59210 picorv32.decoded_imm[1]
.sym 59212 picorv32.cpuregs_rs1[1]
.sym 59213 basesoc_picorv327[6]
.sym 59214 picorv32.decoded_imm[5]
.sym 59215 $abc$36456$n5435_1
.sym 59216 picorv32.decoded_imm[7]
.sym 59217 $abc$36456$n5173
.sym 59218 $abc$36456$n4922
.sym 59219 $abc$36456$n3034_1
.sym 59220 basesoc_picorv327[1]
.sym 59221 picorv32.decoded_imm[15]
.sym 59224 basesoc_picorv327[29]
.sym 59225 picorv32.decoded_imm[18]
.sym 59226 basesoc_picorv327[20]
.sym 59227 picorv32.mem_rdata_q[21]
.sym 59228 picorv32.decoded_imm[17]
.sym 59234 basesoc_picorv327[23]
.sym 59236 $abc$36456$n3113
.sym 59237 $abc$36456$n5528_1
.sym 59239 $abc$36456$n5529_1
.sym 59240 basesoc_picorv327[10]
.sym 59243 $abc$36456$n5173
.sym 59244 picorv32.is_lui_auipc_jal
.sym 59245 $abc$36456$n3034_1
.sym 59248 picorv32.reg_next_pc[17]
.sym 59249 $abc$36456$n3858
.sym 59250 $abc$36456$n3040
.sym 59251 picorv32.instr_lui
.sym 59252 picorv32.instr_auipc
.sym 59253 $abc$36456$n3126_1
.sym 59255 picorv32.mem_rdata_q[18]
.sym 59257 picorv32.reg_out[17]
.sym 59259 picorv32.instr_lui
.sym 59260 $abc$36456$n4920
.sym 59261 picorv32.latched_stalu
.sym 59262 $abc$36456$n5478_1
.sym 59263 picorv32.alu_out_q[17]
.sym 59264 $abc$36456$n4069_1
.sym 59265 picorv32.mem_rdata_q[15]
.sym 59267 basesoc_picorv327[23]
.sym 59268 $abc$36456$n4069_1
.sym 59269 $abc$36456$n3034_1
.sym 59270 $abc$36456$n5478_1
.sym 59273 picorv32.reg_out[17]
.sym 59274 picorv32.alu_out_q[17]
.sym 59276 picorv32.latched_stalu
.sym 59280 picorv32.reg_next_pc[17]
.sym 59281 $abc$36456$n3858
.sym 59282 picorv32.reg_out[17]
.sym 59285 $abc$36456$n4069_1
.sym 59286 basesoc_picorv327[10]
.sym 59287 $abc$36456$n5529_1
.sym 59288 $abc$36456$n3034_1
.sym 59292 picorv32.is_lui_auipc_jal
.sym 59293 picorv32.instr_lui
.sym 59297 $abc$36456$n5528_1
.sym 59298 $abc$36456$n3040
.sym 59299 $abc$36456$n4920
.sym 59300 $abc$36456$n5173
.sym 59303 picorv32.instr_lui
.sym 59304 picorv32.mem_rdata_q[18]
.sym 59305 picorv32.instr_auipc
.sym 59306 $abc$36456$n3126_1
.sym 59309 picorv32.instr_lui
.sym 59310 picorv32.mem_rdata_q[15]
.sym 59311 $abc$36456$n3126_1
.sym 59312 picorv32.instr_auipc
.sym 59313 $abc$36456$n3113
.sym 59314 clk12_$glb_clk
.sym 59316 $abc$36456$n4926
.sym 59317 $abc$36456$n4927
.sym 59318 $abc$36456$n4928
.sym 59319 $abc$36456$n4929
.sym 59320 $abc$36456$n4930
.sym 59321 $abc$36456$n4931
.sym 59322 $abc$36456$n4932
.sym 59323 $abc$36456$n4933
.sym 59325 basesoc_picorv327[15]
.sym 59326 picorv32.reg_next_pc[13]
.sym 59328 basesoc_picorv328[23]
.sym 59329 picorv32.decoded_imm[11]
.sym 59330 picorv32.cpu_state[2]
.sym 59331 $abc$36456$n3814
.sym 59332 $abc$36456$n3113
.sym 59333 basesoc_picorv327[13]
.sym 59334 basesoc_picorv327[9]
.sym 59335 basesoc_picorv327[12]
.sym 59336 picorv32.decoded_imm[8]
.sym 59337 picorv32.decoded_imm[9]
.sym 59338 $abc$36456$n3794_1
.sym 59339 picorv32.cpu_state[4]
.sym 59340 basesoc_picorv327[25]
.sym 59341 $abc$36456$n4033_1
.sym 59342 $abc$36456$n4055_1
.sym 59343 $abc$36456$n4091_1
.sym 59344 $abc$36456$n4060_1
.sym 59345 picorv32.alu_out_q[18]
.sym 59346 picorv32.decoded_imm[19]
.sym 59347 picorv32.reg_pc[5]
.sym 59348 $abc$36456$n4055_1
.sym 59349 $abc$36456$n3865_1
.sym 59350 $abc$36456$n4060_1
.sym 59351 $abc$36456$n3852
.sym 59357 $abc$36456$n3034_1
.sym 59359 $abc$36456$n4191
.sym 59360 $abc$36456$n4069_1
.sym 59361 $abc$36456$n3040
.sym 59362 $abc$36456$n4179
.sym 59363 picorv32.reg_pc[18]
.sym 59365 $abc$36456$n5531_1
.sym 59366 basesoc_picorv327[25]
.sym 59367 $abc$36456$n4091_1
.sym 59368 $abc$36456$n3113
.sym 59369 picorv32.cpuregs_rs1[17]
.sym 59370 picorv32.cpu_state[2]
.sym 59371 $abc$36456$n5482
.sym 59374 $abc$36456$n4055_1
.sym 59375 basesoc_picorv327[20]
.sym 59377 $abc$36456$n5173
.sym 59378 $abc$36456$n4171
.sym 59379 $abc$36456$n4177
.sym 59380 $abc$36456$n5533_1
.sym 59381 $abc$36456$n5532_1
.sym 59382 $abc$36456$n4927
.sym 59383 $abc$36456$n4928
.sym 59385 $abc$36456$n4930
.sym 59386 picorv32.reg_pc[17]
.sym 59387 $abc$36456$n3021
.sym 59390 $abc$36456$n4191
.sym 59391 $abc$36456$n5531_1
.sym 59392 picorv32.cpu_state[2]
.sym 59393 $abc$36456$n3021
.sym 59396 $abc$36456$n4091_1
.sym 59398 $abc$36456$n4171
.sym 59399 picorv32.reg_pc[17]
.sym 59402 $abc$36456$n3034_1
.sym 59403 $abc$36456$n4069_1
.sym 59404 basesoc_picorv327[20]
.sym 59405 $abc$36456$n5533_1
.sym 59408 $abc$36456$n4928
.sym 59409 $abc$36456$n4177
.sym 59410 $abc$36456$n4179
.sym 59411 $abc$36456$n5173
.sym 59414 $abc$36456$n3034_1
.sym 59415 $abc$36456$n4069_1
.sym 59416 basesoc_picorv327[25]
.sym 59417 $abc$36456$n5482
.sym 59420 $abc$36456$n4928
.sym 59421 $abc$36456$n3040
.sym 59422 $abc$36456$n4091_1
.sym 59423 picorv32.reg_pc[18]
.sym 59426 $abc$36456$n4927
.sym 59427 picorv32.cpuregs_rs1[17]
.sym 59428 $abc$36456$n3040
.sym 59429 $abc$36456$n4055_1
.sym 59432 $abc$36456$n5532_1
.sym 59433 $abc$36456$n3040
.sym 59434 $abc$36456$n4930
.sym 59435 $abc$36456$n5173
.sym 59436 $abc$36456$n3113
.sym 59437 clk12_$glb_clk
.sym 59439 $abc$36456$n4934
.sym 59440 $abc$36456$n4935
.sym 59441 $abc$36456$n4936
.sym 59442 $abc$36456$n4937
.sym 59443 $abc$36456$n4938
.sym 59444 $abc$36456$n4939
.sym 59445 $abc$36456$n4940
.sym 59446 $abc$36456$n4941
.sym 59451 $abc$36456$n3860_1
.sym 59453 $abc$36456$n4191
.sym 59454 $abc$36456$n3113
.sym 59455 $abc$36456$n4170
.sym 59456 $abc$36456$n4060_1
.sym 59457 basesoc_picorv327[20]
.sym 59458 picorv32.decoded_imm[20]
.sym 59459 $abc$36456$n4060_1
.sym 59460 $abc$36456$n3113
.sym 59461 $abc$36456$n2866
.sym 59462 basesoc_picorv327[17]
.sym 59463 basesoc_picorv327[19]
.sym 59464 $abc$36456$n3858
.sym 59465 picorv32.reg_pc[6]
.sym 59466 picorv32.alu_out_q[19]
.sym 59467 $abc$36456$n5806
.sym 59468 basesoc_picorv327[25]
.sym 59471 picorv32.instr_jal
.sym 59472 basesoc_picorv327[18]
.sym 59473 $abc$36456$n2866
.sym 59474 picorv32.decoded_imm[31]
.sym 59480 basesoc_picorv327[26]
.sym 59481 $abc$36456$n4223
.sym 59482 picorv32.instr_jal
.sym 59484 picorv32.decoded_imm_uj[18]
.sym 59485 picorv32.cpuregs_rs1[25]
.sym 59487 $abc$36456$n4933
.sym 59488 $abc$36456$n4059_1
.sym 59489 picorv32.reg_pc[23]
.sym 59490 $abc$36456$n3040
.sym 59491 $abc$36456$n3124_1
.sym 59492 $abc$36456$n3138
.sym 59493 $abc$36456$n4210
.sym 59494 $abc$36456$n3132
.sym 59495 $abc$36456$n3040
.sym 59496 picorv32.reg_pc[25]
.sym 59497 picorv32.instr_jal
.sym 59498 basesoc_picorv327[24]
.sym 59499 $abc$36456$n5173
.sym 59502 $abc$36456$n4055_1
.sym 59503 $abc$36456$n4091_1
.sym 59504 $abc$36456$n3021
.sym 59505 $abc$36456$n4935
.sym 59507 $abc$36456$n4224
.sym 59508 picorv32.decoded_imm_uj[15]
.sym 59509 $abc$36456$n4225_1
.sym 59510 $abc$36456$n4060_1
.sym 59511 $abc$36456$n4212
.sym 59513 $abc$36456$n4210
.sym 59514 $abc$36456$n4933
.sym 59515 $abc$36456$n4212
.sym 59516 $abc$36456$n5173
.sym 59519 picorv32.cpuregs_rs1[25]
.sym 59520 $abc$36456$n4055_1
.sym 59521 $abc$36456$n3021
.sym 59522 $abc$36456$n4224
.sym 59525 $abc$36456$n3124_1
.sym 59526 $abc$36456$n3132
.sym 59527 picorv32.instr_jal
.sym 59528 picorv32.decoded_imm_uj[15]
.sym 59531 $abc$36456$n4059_1
.sym 59532 basesoc_picorv327[26]
.sym 59533 $abc$36456$n4060_1
.sym 59534 basesoc_picorv327[24]
.sym 59537 $abc$36456$n3124_1
.sym 59538 picorv32.instr_jal
.sym 59539 picorv32.decoded_imm_uj[18]
.sym 59540 $abc$36456$n3138
.sym 59543 $abc$36456$n3040
.sym 59544 $abc$36456$n4935
.sym 59545 $abc$36456$n4091_1
.sym 59546 picorv32.reg_pc[25]
.sym 59549 $abc$36456$n4935
.sym 59550 $abc$36456$n4223
.sym 59551 $abc$36456$n4225_1
.sym 59552 $abc$36456$n5173
.sym 59555 $abc$36456$n4933
.sym 59556 picorv32.reg_pc[23]
.sym 59557 $abc$36456$n4091_1
.sym 59558 $abc$36456$n3040
.sym 59559 $abc$36456$n3032_$glb_ce
.sym 59560 clk12_$glb_clk
.sym 59561 $abc$36456$n229_$glb_sr
.sym 59562 basesoc_picorv327[28]
.sym 59563 basesoc_picorv327[27]
.sym 59564 $abc$36456$n4235_1
.sym 59565 $abc$36456$n4243
.sym 59566 $abc$36456$n5486_1
.sym 59567 $abc$36456$n4237
.sym 59568 $abc$36456$n5488
.sym 59569 $abc$36456$n3044_1
.sym 59570 basesoc_picorv327[31]
.sym 59574 basesoc_picorv327[26]
.sym 59575 $abc$36456$n3040
.sym 59576 $abc$36456$n3040
.sym 59577 $abc$36456$n3124_1
.sym 59578 basesoc_picorv327[17]
.sym 59579 $abc$36456$n4941
.sym 59580 picorv32.decoded_imm[22]
.sym 59581 $abc$36456$n3034_1
.sym 59582 $abc$36456$n4069_1
.sym 59583 $abc$36456$n3040
.sym 59584 $abc$36456$n4059_1
.sym 59585 picorv32.decoded_imm[29]
.sym 59586 picorv32.reg_next_pc[3]
.sym 59587 $abc$36456$n3870_1
.sym 59588 $abc$36456$n5204
.sym 59589 $abc$36456$n5189
.sym 59590 $abc$36456$n4059_1
.sym 59591 picorv32.reg_pc[16]
.sym 59592 $abc$36456$n3870_1
.sym 59594 picorv32.decoded_imm_uj[15]
.sym 59595 $abc$36456$n5231
.sym 59596 picorv32.irq_delay
.sym 59597 $abc$36456$n3868_1
.sym 59603 $abc$36456$n3021
.sym 59605 picorv32.cpuregs_rs1[22]
.sym 59606 basesoc_picorv327[22]
.sym 59607 $abc$36456$n3910_1
.sym 59608 $abc$36456$n4059_1
.sym 59609 $abc$36456$n4211
.sym 59610 $abc$36456$n3860_1
.sym 59611 $abc$36456$n3021
.sym 59612 picorv32.reg_next_pc[3]
.sym 59613 $abc$36456$n4091_1
.sym 59614 $abc$36456$n4055_1
.sym 59616 $abc$36456$n4060_1
.sym 59617 picorv32.alu_out_q[29]
.sym 59619 $abc$36456$n3865_1
.sym 59620 $abc$36456$n4055_1
.sym 59621 picorv32.reg_next_pc[13]
.sym 59622 picorv32.cpuregs_rs1[23]
.sym 59623 basesoc_picorv327[24]
.sym 59624 $abc$36456$n3858
.sym 59625 picorv32.reg_pc[22]
.sym 59628 picorv32.latched_stalu
.sym 59629 $abc$36456$n5195
.sym 59630 picorv32.cpuregs_rs1[28]
.sym 59631 $abc$36456$n4242_1
.sym 59633 picorv32.reg_out[29]
.sym 59637 $abc$36456$n5195
.sym 59642 $abc$36456$n3021
.sym 59643 picorv32.cpuregs_rs1[28]
.sym 59644 $abc$36456$n4242_1
.sym 59645 $abc$36456$n4055_1
.sym 59648 picorv32.reg_next_pc[13]
.sym 59649 $abc$36456$n3858
.sym 59650 $abc$36456$n3910_1
.sym 59651 $abc$36456$n3860_1
.sym 59654 $abc$36456$n3858
.sym 59655 $abc$36456$n3865_1
.sym 59656 $abc$36456$n3860_1
.sym 59657 picorv32.reg_next_pc[3]
.sym 59660 picorv32.reg_pc[22]
.sym 59661 $abc$36456$n4091_1
.sym 59662 picorv32.cpuregs_rs1[22]
.sym 59663 $abc$36456$n4055_1
.sym 59666 picorv32.cpuregs_rs1[23]
.sym 59667 $abc$36456$n3021
.sym 59668 $abc$36456$n4055_1
.sym 59669 $abc$36456$n4211
.sym 59672 basesoc_picorv327[24]
.sym 59673 basesoc_picorv327[22]
.sym 59674 $abc$36456$n4060_1
.sym 59675 $abc$36456$n4059_1
.sym 59678 picorv32.alu_out_q[29]
.sym 59679 picorv32.latched_stalu
.sym 59680 picorv32.reg_out[29]
.sym 59682 $abc$36456$n3048_$glb_ce
.sym 59683 clk12_$glb_clk
.sym 59684 $abc$36456$n232_$glb_sr
.sym 59685 $abc$36456$n3924_1
.sym 59686 $abc$36456$n3884_1
.sym 59687 $abc$36456$n3045_1
.sym 59688 $abc$36456$n3875_1
.sym 59689 $abc$36456$n3888_1
.sym 59690 picorv32.reg_pc[13]
.sym 59691 $abc$36456$n3892_1
.sym 59692 $abc$36456$n3880_1
.sym 59697 $abc$36456$n3021
.sym 59698 $abc$36456$n3852
.sym 59699 picorv32.mem_rdata_q[24]
.sym 59701 picorv32.cpuregs_rs1[22]
.sym 59702 basesoc_picorv327[22]
.sym 59703 $abc$36456$n3080
.sym 59704 basesoc_picorv327[28]
.sym 59705 picorv32.cpu_state[3]
.sym 59706 basesoc_picorv327[27]
.sym 59707 $abc$36456$n4204
.sym 59708 picorv32.cpuregs_rs1[26]
.sym 59709 basesoc_picorv327[24]
.sym 59710 $abc$36456$n5222
.sym 59711 $abc$36456$n3034_1
.sym 59712 $abc$36456$n5192
.sym 59715 $abc$36456$n5195
.sym 59716 $abc$36456$n5173
.sym 59717 picorv32.reg_pc[16]
.sym 59719 picorv32.cpu_state[0]
.sym 59720 $abc$36456$n5555
.sym 59727 $abc$36456$n5201
.sym 59729 $abc$36456$n5192
.sym 59730 $abc$36456$n5198
.sym 59731 $abc$36456$n3858
.sym 59733 picorv32.reg_next_pc[16]
.sym 59735 $abc$36456$n3860_1
.sym 59737 $abc$36456$n2866
.sym 59742 $abc$36456$n3924_1
.sym 59747 picorv32.irq_state[0]
.sym 59749 $abc$36456$n3880_1
.sym 59752 $abc$36456$n5231
.sym 59755 $abc$36456$n3922_1
.sym 59757 $abc$36456$n3868_1
.sym 59762 $abc$36456$n5231
.sym 59765 $abc$36456$n5201
.sym 59771 $abc$36456$n3860_1
.sym 59772 picorv32.reg_next_pc[16]
.sym 59773 $abc$36456$n3922_1
.sym 59774 $abc$36456$n3858
.sym 59777 picorv32.irq_state[0]
.sym 59778 $abc$36456$n3922_1
.sym 59779 picorv32.reg_next_pc[16]
.sym 59780 $abc$36456$n2866
.sym 59783 $abc$36456$n5198
.sym 59784 $abc$36456$n3880_1
.sym 59785 $abc$36456$n3868_1
.sym 59792 $abc$36456$n5198
.sym 59798 $abc$36456$n5192
.sym 59801 $abc$36456$n5231
.sym 59802 $abc$36456$n3924_1
.sym 59804 $abc$36456$n3868_1
.sym 59805 $abc$36456$n3048_$glb_ce
.sym 59806 clk12_$glb_clk
.sym 59807 $abc$36456$n232_$glb_sr
.sym 59810 $abc$36456$n5340
.sym 59811 $abc$36456$n5341
.sym 59812 $abc$36456$n5342
.sym 59813 $abc$36456$n5343
.sym 59814 $abc$36456$n5344
.sym 59815 $abc$36456$n5345
.sym 59821 picorv32.decoded_imm[27]
.sym 59822 picorv32.decoded_imm_uj[8]
.sym 59823 $abc$36456$n2866
.sym 59824 picorv32.reg_pc[6]
.sym 59825 $abc$36456$n5201
.sym 59826 picorv32.irq_state[1]
.sym 59827 $abc$36456$n3858
.sym 59828 picorv32.cpu_state[4]
.sym 59829 picorv32.latched_stalu
.sym 59830 basesoc_picorv327[31]
.sym 59831 $abc$36456$n3860_1
.sym 59832 $abc$36456$n5352
.sym 59833 $abc$36456$n5231
.sym 59835 $abc$36456$n5225
.sym 59836 picorv32.reg_pc[28]
.sym 59837 picorv32.reg_next_pc[5]
.sym 59838 $abc$36456$n3940_1
.sym 59839 picorv32.reg_pc[5]
.sym 59842 picorv32.reg_next_pc[15]
.sym 59849 $abc$36456$n5409
.sym 59850 $abc$36456$n3870_1
.sym 59851 $abc$36456$n5406
.sym 59853 $abc$36456$n5407
.sym 59855 $abc$36456$n3870_1
.sym 59856 $abc$36456$n5228
.sym 59857 $abc$36456$n5405
.sym 59859 $abc$36456$n3920_1
.sym 59860 $abc$36456$n3912_1
.sym 59863 $abc$36456$n5213
.sym 59865 $abc$36456$n3900
.sym 59867 $abc$36456$n3868_1
.sym 59868 $abc$36456$n5349
.sym 59870 $abc$36456$n5222
.sym 59871 $abc$36456$n3896
.sym 59872 $abc$36456$n3876_1
.sym 59873 $abc$36456$n5346
.sym 59874 $abc$36456$n5347
.sym 59879 $abc$36456$n5210
.sym 59880 $abc$36456$n5345
.sym 59882 $abc$36456$n3870_1
.sym 59883 $abc$36456$n3876_1
.sym 59884 $abc$36456$n5406
.sym 59885 $abc$36456$n5346
.sym 59888 $abc$36456$n5228
.sym 59890 $abc$36456$n3920_1
.sym 59891 $abc$36456$n3868_1
.sym 59894 $abc$36456$n3900
.sym 59896 $abc$36456$n3868_1
.sym 59897 $abc$36456$n5213
.sym 59900 $abc$36456$n3876_1
.sym 59901 $abc$36456$n5409
.sym 59902 $abc$36456$n5349
.sym 59903 $abc$36456$n3870_1
.sym 59906 $abc$36456$n3896
.sym 59907 $abc$36456$n5210
.sym 59908 $abc$36456$n3868_1
.sym 59912 $abc$36456$n3876_1
.sym 59913 $abc$36456$n5347
.sym 59914 $abc$36456$n3870_1
.sym 59915 $abc$36456$n5407
.sym 59918 $abc$36456$n3870_1
.sym 59919 $abc$36456$n3876_1
.sym 59920 $abc$36456$n5345
.sym 59921 $abc$36456$n5405
.sym 59925 $abc$36456$n3868_1
.sym 59926 $abc$36456$n5222
.sym 59927 $abc$36456$n3912_1
.sym 59928 $abc$36456$n3048_$glb_ce
.sym 59929 clk12_$glb_clk
.sym 59930 $abc$36456$n232_$glb_sr
.sym 59931 $abc$36456$n5346
.sym 59932 $abc$36456$n5347
.sym 59933 $abc$36456$n5348
.sym 59934 $abc$36456$n5349
.sym 59935 $abc$36456$n5350
.sym 59936 $abc$36456$n5351
.sym 59937 $abc$36456$n5352
.sym 59938 $abc$36456$n5353
.sym 59944 $abc$36456$n3870_1
.sym 59945 $abc$36456$n5406
.sym 59946 $abc$36456$n5225
.sym 59947 $abc$36456$n5410
.sym 59948 $abc$36456$n5198
.sym 59949 $abc$36456$n5411
.sym 59950 $abc$36456$n3860_1
.sym 59951 $abc$36456$n3870_1
.sym 59952 $abc$36456$n5228
.sym 59953 $abc$36456$n5405
.sym 59954 picorv32.reg_next_pc[2]
.sym 59955 picorv32.reg_next_pc[18]
.sym 59956 $abc$36456$n5228
.sym 59957 $abc$36456$n5213
.sym 59959 $abc$36456$n3876_1
.sym 59962 $abc$36456$n3858
.sym 59965 picorv32.reg_pc[17]
.sym 59974 $abc$36456$n5414
.sym 59976 $abc$36456$n5419
.sym 59977 $abc$36456$n3876_1
.sym 59980 $abc$36456$n5417
.sym 59981 $abc$36456$n5234
.sym 59984 $abc$36456$n5237
.sym 59985 $abc$36456$n3876_1
.sym 59986 $abc$36456$n3932_1
.sym 59989 $abc$36456$n5411
.sym 59990 $abc$36456$n3870_1
.sym 59991 $abc$36456$n5357
.sym 59992 $abc$36456$n5350
.sym 59993 $abc$36456$n5359
.sym 59995 $abc$36456$n5410
.sym 59996 $abc$36456$n5354
.sym 59998 $abc$36456$n5348
.sym 59999 $abc$36456$n5408
.sym 60001 $abc$36456$n5351
.sym 60003 $abc$36456$n3868_1
.sym 60005 $abc$36456$n3870_1
.sym 60006 $abc$36456$n5348
.sym 60007 $abc$36456$n5408
.sym 60008 $abc$36456$n3876_1
.sym 60012 $abc$36456$n5234
.sym 60017 $abc$36456$n3870_1
.sym 60018 $abc$36456$n5411
.sym 60019 $abc$36456$n5351
.sym 60020 $abc$36456$n3876_1
.sym 60023 $abc$36456$n5417
.sym 60024 $abc$36456$n3870_1
.sym 60025 $abc$36456$n5357
.sym 60026 $abc$36456$n3876_1
.sym 60029 $abc$36456$n3868_1
.sym 60030 $abc$36456$n3932_1
.sym 60032 $abc$36456$n5237
.sym 60035 $abc$36456$n5359
.sym 60036 $abc$36456$n3870_1
.sym 60037 $abc$36456$n3876_1
.sym 60038 $abc$36456$n5419
.sym 60041 $abc$36456$n5414
.sym 60042 $abc$36456$n5354
.sym 60043 $abc$36456$n3870_1
.sym 60044 $abc$36456$n3876_1
.sym 60047 $abc$36456$n3876_1
.sym 60048 $abc$36456$n5350
.sym 60049 $abc$36456$n5410
.sym 60050 $abc$36456$n3870_1
.sym 60051 $abc$36456$n3048_$glb_ce
.sym 60052 clk12_$glb_clk
.sym 60053 $abc$36456$n232_$glb_sr
.sym 60054 $abc$36456$n5354
.sym 60055 $abc$36456$n5355
.sym 60056 $abc$36456$n5356
.sym 60057 $abc$36456$n5357
.sym 60058 $abc$36456$n5358
.sym 60059 $abc$36456$n5359
.sym 60060 $abc$36456$n5360
.sym 60061 $abc$36456$n5361
.sym 60066 $abc$36456$n5417
.sym 60067 $abc$36456$n3926_1
.sym 60068 $abc$36456$n5414
.sym 60070 $abc$36456$n5418
.sym 60071 $abc$36456$n5353
.sym 60072 $abc$36456$n5419
.sym 60073 $abc$36456$n5249
.sym 60074 $abc$36456$n3954_1
.sym 60075 $abc$36456$n3032
.sym 60077 $abc$36456$n5234
.sym 60080 $abc$36456$n3870_1
.sym 60089 $abc$36456$n3868_1
.sym 60095 $abc$36456$n5421
.sym 60096 picorv32.reg_next_pc[26]
.sym 60099 $abc$36456$n5261
.sym 60100 picorv32.reg_next_pc[29]
.sym 60101 $abc$36456$n3876_1
.sym 60103 $abc$36456$n3876_1
.sym 60104 $abc$36456$n3870_1
.sym 60107 $abc$36456$n3860_1
.sym 60110 $abc$36456$n5267
.sym 60111 $abc$36456$n5270
.sym 60113 $abc$36456$n3962_1
.sym 60114 $abc$36456$n5416
.sym 60117 $abc$36456$n3974_1
.sym 60118 $abc$36456$n5361
.sym 60121 $abc$36456$n5356
.sym 60122 $abc$36456$n3858
.sym 60123 $abc$36456$n5358
.sym 60125 picorv32.irq_state[0]
.sym 60126 $abc$36456$n5418
.sym 60128 $abc$36456$n3974_1
.sym 60129 picorv32.reg_next_pc[29]
.sym 60130 $abc$36456$n3858
.sym 60131 picorv32.irq_state[0]
.sym 60137 $abc$36456$n5270
.sym 60142 $abc$36456$n5267
.sym 60146 $abc$36456$n5356
.sym 60147 $abc$36456$n3870_1
.sym 60148 $abc$36456$n5416
.sym 60149 $abc$36456$n3876_1
.sym 60153 picorv32.reg_next_pc[26]
.sym 60154 $abc$36456$n3962_1
.sym 60155 $abc$36456$n3860_1
.sym 60158 $abc$36456$n5361
.sym 60159 $abc$36456$n5421
.sym 60160 $abc$36456$n3876_1
.sym 60161 $abc$36456$n3870_1
.sym 60164 $abc$36456$n5261
.sym 60170 $abc$36456$n3876_1
.sym 60171 $abc$36456$n5418
.sym 60172 $abc$36456$n5358
.sym 60173 $abc$36456$n3870_1
.sym 60174 $abc$36456$n3048_$glb_ce
.sym 60175 clk12_$glb_clk
.sym 60176 $abc$36456$n232_$glb_sr
.sym 60177 $abc$36456$n5362
.sym 60178 $abc$36456$n5363
.sym 60179 $abc$36456$n5364
.sym 60180 $abc$36456$n5365
.sym 60181 $abc$36456$n5366
.sym 60182 $abc$36456$n5367
.sym 60183 $abc$36456$n3984_1
.sym 60184 $abc$36456$n3968_1
.sym 60185 $abc$36456$n5261
.sym 60189 $abc$36456$n5425
.sym 60190 $abc$36456$n5255
.sym 60193 $abc$36456$n5426
.sym 60194 $abc$36456$n2866
.sym 60195 $abc$36456$n3858
.sym 60199 $abc$36456$n5421
.sym 60210 $abc$36456$n5243
.sym 60222 $abc$36456$n3964_1
.sym 60223 $abc$36456$n3876_1
.sym 60226 $abc$36456$n5270
.sym 60229 $abc$36456$n3870_1
.sym 60230 $abc$36456$n5261
.sym 60231 $abc$36456$n3876_1
.sym 60237 $abc$36456$n5365
.sym 60241 $abc$36456$n5426
.sym 60245 $abc$36456$n3976_1
.sym 60246 $abc$36456$n5366
.sym 60247 $abc$36456$n5425
.sym 60249 $abc$36456$n3868_1
.sym 60258 $abc$36456$n3964_1
.sym 60259 $abc$36456$n5261
.sym 60260 $abc$36456$n3868_1
.sym 60263 $abc$36456$n3876_1
.sym 60264 $abc$36456$n5426
.sym 60265 $abc$36456$n3870_1
.sym 60266 $abc$36456$n5366
.sym 60269 $abc$36456$n3876_1
.sym 60270 $abc$36456$n3870_1
.sym 60271 $abc$36456$n5365
.sym 60272 $abc$36456$n5425
.sym 60281 $abc$36456$n5270
.sym 60282 $abc$36456$n3976_1
.sym 60284 $abc$36456$n3868_1
.sym 60297 $abc$36456$n3048_$glb_ce
.sym 60298 clk12_$glb_clk
.sym 60299 $abc$36456$n232_$glb_sr
.sym 60312 picorv32.reg_next_pc[26]
.sym 60318 $abc$36456$n5267
.sym 60331 $abc$36456$n5276
.sym 60374 serial_tx
.sym 60396 serial_tx
.sym 60399 basesoc_ctrl_bus_errors[0]
.sym 60414 $PACKER_VCC_NET
.sym 60434 $PACKER_VCC_NET
.sym 60459 $abc$36456$n2715
.sym 60461 basesoc_dat_w[6]
.sym 60495 basesoc_dat_w[6]
.sym 60520 $abc$36456$n2715
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60527 $abc$36456$n3243
.sym 60528 $abc$36456$n3239
.sym 60529 $abc$36456$n5056
.sym 60530 basesoc_ctrl_bus_errors[1]
.sym 60531 $abc$36456$n5090_1
.sym 60532 $abc$36456$n2725
.sym 60533 $abc$36456$n3242
.sym 60534 $abc$36456$n3241
.sym 60543 basesoc_ctrl_bus_errors[5]
.sym 60553 $abc$36456$n2715
.sym 60555 basesoc_dat_w[6]
.sym 60571 $abc$36456$n3324
.sym 60573 $abc$36456$n11
.sym 60576 $abc$36456$n229
.sym 60577 basesoc_ctrl_bus_errors[0]
.sym 60586 $abc$36456$n2709
.sym 60587 $PACKER_VCC_NET
.sym 60590 $abc$36456$n5061_1
.sym 60592 basesoc_ctrl_bus_errors[27]
.sym 60593 $abc$36456$n3239
.sym 60597 user_btn_n
.sym 60604 basesoc_ctrl_bus_errors[8]
.sym 60606 $abc$36456$n2709
.sym 60609 basesoc_ctrl_storage[0]
.sym 60612 basesoc_ctrl_bus_errors[6]
.sym 60614 basesoc_ctrl_bus_errors[13]
.sym 60617 $abc$36456$n102
.sym 60624 $abc$36456$n3314
.sym 60626 $abc$36456$n3324
.sym 60627 basesoc_ctrl_bus_errors[5]
.sym 60628 $abc$36456$n11
.sym 60632 $abc$36456$n3222
.sym 60649 basesoc_ctrl_bus_errors[8]
.sym 60650 $abc$36456$n3222
.sym 60651 $abc$36456$n3314
.sym 60652 basesoc_ctrl_storage[0]
.sym 60655 $abc$36456$n3222
.sym 60656 $abc$36456$n102
.sym 60657 basesoc_ctrl_bus_errors[6]
.sym 60658 $abc$36456$n3324
.sym 60661 $abc$36456$n3314
.sym 60662 basesoc_ctrl_bus_errors[5]
.sym 60663 $abc$36456$n3324
.sym 60664 basesoc_ctrl_bus_errors[13]
.sym 60669 $abc$36456$n11
.sym 60683 $abc$36456$n2709
.sym 60684 clk12_$glb_clk
.sym 60686 $abc$36456$n3236
.sym 60687 $abc$36456$n3235
.sym 60688 $abc$36456$n5071_1
.sym 60689 $abc$36456$n5075
.sym 60690 $abc$36456$n5066
.sym 60691 $abc$36456$n5050
.sym 60692 $abc$36456$n5091_1
.sym 60693 $abc$36456$n5073
.sym 60696 $abc$36456$n3107
.sym 60698 serial_tx
.sym 60702 basesoc_ctrl_bus_errors[13]
.sym 60705 basesoc_ctrl_storage[0]
.sym 60706 array_muxed0[4]
.sym 60708 basesoc_ctrl_bus_errors[8]
.sym 60711 $abc$36456$n3230
.sym 60712 basesoc_ctrl_bus_errors[2]
.sym 60714 $abc$36456$n5090_1
.sym 60716 $abc$36456$n2715
.sym 60717 $abc$36456$n3320
.sym 60718 $abc$36456$n5085_1
.sym 60720 user_btn_n
.sym 60721 $abc$36456$n3317
.sym 60727 $abc$36456$n3230
.sym 60728 $abc$36456$n5067_1
.sym 60729 basesoc_ctrl_storage[11]
.sym 60730 basesoc_ctrl_bus_errors[2]
.sym 60731 basesoc_ctrl_bus_errors[18]
.sym 60732 $abc$36456$n7
.sym 60733 basesoc_ctrl_storage[30]
.sym 60734 $abc$36456$n5068
.sym 60735 $abc$36456$n3224
.sym 60736 basesoc_dat_w[5]
.sym 60737 sys_rst
.sym 60738 $abc$36456$n2743
.sym 60739 basesoc_ctrl_bus_errors[22]
.sym 60742 basesoc_ctrl_bus_errors[11]
.sym 60743 $abc$36456$n3230
.sym 60744 $abc$36456$n3317
.sym 60745 $abc$36456$n3317
.sym 60747 $abc$36456$n5066
.sym 60751 $abc$36456$n3320
.sym 60752 basesoc_ctrl_storage[27]
.sym 60753 $abc$36456$n3314
.sym 60754 $abc$36456$n9
.sym 60755 $abc$36456$n3324
.sym 60756 $abc$36456$n5069_1
.sym 60757 basesoc_ctrl_bus_errors[27]
.sym 60760 $abc$36456$n3230
.sym 60761 $abc$36456$n3317
.sym 60762 basesoc_ctrl_storage[30]
.sym 60763 basesoc_ctrl_bus_errors[22]
.sym 60766 $abc$36456$n3314
.sym 60767 basesoc_ctrl_storage[11]
.sym 60768 $abc$36456$n3224
.sym 60769 basesoc_ctrl_bus_errors[11]
.sym 60775 $abc$36456$n7
.sym 60779 basesoc_dat_w[5]
.sym 60780 sys_rst
.sym 60786 $abc$36456$n9
.sym 60790 $abc$36456$n3320
.sym 60791 basesoc_ctrl_storage[27]
.sym 60792 basesoc_ctrl_bus_errors[27]
.sym 60793 $abc$36456$n3230
.sym 60796 $abc$36456$n3317
.sym 60797 basesoc_ctrl_bus_errors[2]
.sym 60798 basesoc_ctrl_bus_errors[18]
.sym 60799 $abc$36456$n3324
.sym 60802 $abc$36456$n5068
.sym 60803 $abc$36456$n5069_1
.sym 60804 $abc$36456$n5067_1
.sym 60805 $abc$36456$n5066
.sym 60806 $abc$36456$n2743
.sym 60807 clk12_$glb_clk
.sym 60809 $abc$36456$n5093_1
.sym 60810 $abc$36456$n3234
.sym 60811 $abc$36456$n5089_1
.sym 60812 basesoc_ctrl_storage[24]
.sym 60813 $abc$36456$n3237
.sym 60814 $abc$36456$n2729
.sym 60815 basesoc_ctrl_storage[31]
.sym 60816 $abc$36456$n3238
.sym 60821 sys_rst
.sym 60822 csrbank2_bitbang0_w[1]
.sym 60824 basesoc_uart_phy_uart_clk_txen
.sym 60825 basesoc_dat_w[2]
.sym 60826 basesoc_ctrl_reset_reset_r
.sym 60827 basesoc_ctrl_bus_errors[22]
.sym 60828 spiflash_miso
.sym 60829 $abc$36456$n2709
.sym 60830 $abc$36456$n5068
.sym 60832 $abc$36456$n2711
.sym 60836 $abc$36456$n5072
.sym 60838 $abc$36456$n2871
.sym 60840 $abc$36456$n3222
.sym 60841 $abc$36456$n3224
.sym 60844 $abc$36456$n2871
.sym 60850 $abc$36456$n5063_1
.sym 60852 $abc$36456$n3230
.sym 60854 $abc$36456$n5051
.sym 60855 $abc$36456$n5050
.sym 60856 $abc$36456$n3222
.sym 60858 basesoc_ctrl_bus_errors[24]
.sym 60862 basesoc_ctrl_bus_errors[26]
.sym 60863 $abc$36456$n132
.sym 60864 $abc$36456$n5060
.sym 60867 $abc$36456$n5061_1
.sym 60868 $abc$36456$n2871
.sym 60869 basesoc_ctrl_storage[24]
.sym 60871 $abc$36456$n5047
.sym 60872 $abc$36456$n5062
.sym 60873 basesoc_we
.sym 60875 $abc$36456$n5049
.sym 60876 sys_rst
.sym 60877 $abc$36456$n3320
.sym 60878 basesoc_ctrl_storage[26]
.sym 60880 $abc$36456$n5048
.sym 60881 slave_sel[2]
.sym 60883 $abc$36456$n132
.sym 60891 basesoc_ctrl_bus_errors[24]
.sym 60892 $abc$36456$n3320
.sym 60895 $abc$36456$n3222
.sym 60896 basesoc_we
.sym 60897 $abc$36456$n2871
.sym 60898 sys_rst
.sym 60904 slave_sel[2]
.sym 60907 $abc$36456$n5063_1
.sym 60908 $abc$36456$n5060
.sym 60909 $abc$36456$n5062
.sym 60910 $abc$36456$n5061_1
.sym 60913 $abc$36456$n5048
.sym 60914 $abc$36456$n3230
.sym 60915 basesoc_ctrl_storage[24]
.sym 60916 $abc$36456$n5049
.sym 60919 $abc$36456$n3320
.sym 60920 basesoc_ctrl_bus_errors[26]
.sym 60921 $abc$36456$n3230
.sym 60922 basesoc_ctrl_storage[26]
.sym 60925 $abc$36456$n5050
.sym 60926 $abc$36456$n5051
.sym 60927 $abc$36456$n5047
.sym 60928 $abc$36456$n2871
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 interface1_bank_bus_dat_r[1]
.sym 60933 $abc$36456$n5083
.sym 60934 $abc$36456$n5057
.sym 60935 $abc$36456$n5092_1
.sym 60936 $abc$36456$n5084
.sym 60937 $abc$36456$n5055
.sym 60938 $abc$36456$n5048
.sym 60939 basesoc_uart_phy_sink_ready
.sym 60944 $abc$36456$n5063_1
.sym 60945 basesoc_uart_phy_tx_busy
.sym 60946 $abc$36456$n2833
.sym 60947 $PACKER_VCC_NET
.sym 60949 basesoc_dat_w[7]
.sym 60951 $abc$36456$n132
.sym 60952 slave_sel_r[2]
.sym 60953 sys_rst
.sym 60954 basesoc_ctrl_bus_errors[24]
.sym 60956 $abc$36456$n13
.sym 60958 $abc$36456$n2942
.sym 60959 slave_sel_r[2]
.sym 60960 basesoc_uart_phy_storage[29]
.sym 60962 basesoc_we
.sym 60965 basesoc_ctrl_reset_reset_r
.sym 60966 basesoc_uart_phy_storage[27]
.sym 60976 $abc$36456$n5087
.sym 60980 basesoc_we
.sym 60983 $abc$36456$n3224
.sym 60990 $abc$36456$n5083
.sym 60998 $abc$36456$n2871
.sym 61001 $abc$36456$n3230
.sym 61004 sys_rst
.sym 61018 $abc$36456$n2871
.sym 61019 $abc$36456$n5087
.sym 61021 $abc$36456$n5083
.sym 61024 $abc$36456$n3230
.sym 61025 $abc$36456$n2871
.sym 61026 basesoc_we
.sym 61027 sys_rst
.sym 61042 sys_rst
.sym 61043 $abc$36456$n3224
.sym 61044 $abc$36456$n2871
.sym 61045 basesoc_we
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61055 basesoc_uart_phy_storage[29]
.sym 61057 basesoc_uart_phy_storage[24]
.sym 61058 basesoc_uart_phy_storage[27]
.sym 61059 $abc$36456$n2713
.sym 61067 basesoc_ctrl_storage[1]
.sym 61075 $abc$36456$n2715
.sym 61077 $abc$36456$n3320
.sym 61079 basesoc_ctrl_storage[16]
.sym 61081 basesoc_ctrl_storage[17]
.sym 61082 $abc$36456$n2715
.sym 61084 $PACKER_VCC_NET
.sym 61085 basesoc_ctrl_storage[22]
.sym 61086 $abc$36456$n2970
.sym 61089 basesoc_uart_phy_sink_ready
.sym 61098 sys_rst
.sym 61101 basesoc_dat_w[2]
.sym 61110 basesoc_dat_w[1]
.sym 61123 $abc$36456$n2743
.sym 61126 basesoc_dat_w[3]
.sym 61129 sys_rst
.sym 61130 basesoc_dat_w[2]
.sym 61137 basesoc_dat_w[1]
.sym 61144 basesoc_dat_w[3]
.sym 61175 $abc$36456$n2743
.sym 61176 clk12_$glb_clk
.sym 61177 sys_rst_$glb_sr
.sym 61179 basesoc_ctrl_storage[22]
.sym 61183 basesoc_ctrl_storage[23]
.sym 61184 basesoc_ctrl_storage[16]
.sym 61185 basesoc_ctrl_storage[17]
.sym 61190 $abc$36456$n5
.sym 61192 $PACKER_VCC_NET
.sym 61193 basesoc_uart_phy_storage[27]
.sym 61194 basesoc_uart_phy_storage[17]
.sym 61195 user_btn1
.sym 61196 basesoc_uart_phy_tx_busy
.sym 61198 array_muxed0[2]
.sym 61204 basesoc_uart_phy_storage[27]
.sym 61208 $abc$36456$n2745
.sym 61210 $abc$36456$n13
.sym 61222 $abc$36456$n6422
.sym 61223 waittimer1_count[3]
.sym 61230 $abc$36456$n2942
.sym 61231 $abc$36456$n6424
.sym 61232 $abc$36456$n6426
.sym 61233 waittimer1_count[5]
.sym 61234 sys_rst
.sym 61235 $abc$36456$n6432
.sym 61237 waittimer1_count[4]
.sym 61238 waittimer1_count[8]
.sym 61240 user_btn1
.sym 61241 $abc$36456$n6438
.sym 61243 basesoc_dat_w[1]
.sym 61254 sys_rst
.sym 61255 basesoc_dat_w[1]
.sym 61265 user_btn1
.sym 61267 $abc$36456$n6424
.sym 61271 $abc$36456$n6432
.sym 61272 user_btn1
.sym 61277 user_btn1
.sym 61279 $abc$36456$n6422
.sym 61282 waittimer1_count[5]
.sym 61283 waittimer1_count[3]
.sym 61284 waittimer1_count[8]
.sym 61285 waittimer1_count[4]
.sym 61288 $abc$36456$n6426
.sym 61291 user_btn1
.sym 61295 $abc$36456$n6438
.sym 61296 user_btn1
.sym 61298 $abc$36456$n2942
.sym 61299 clk12_$glb_clk
.sym 61300 sys_rst_$glb_sr
.sym 61302 $abc$36456$n162
.sym 61304 waittimer1_count[15]
.sym 61305 waittimer1_count[7]
.sym 61306 $abc$36456$n160
.sym 61307 waittimer1_count[6]
.sym 61308 eventmanager_status_w[1]
.sym 61312 $abc$36456$n2985
.sym 61313 $abc$36456$n13
.sym 61315 $abc$36456$n2711
.sym 61316 basesoc_dat_w[2]
.sym 61318 array_muxed0[4]
.sym 61319 basesoc_dat_w[7]
.sym 61320 basesoc_dat_w[1]
.sym 61321 basesoc_dat_w[5]
.sym 61326 waittimer1_count[1]
.sym 61328 waittimer1_count[8]
.sym 61332 eventmanager_status_w[1]
.sym 61334 $abc$36456$n2943
.sym 61336 $abc$36456$n2974
.sym 61350 waittimer1_count[1]
.sym 61352 waittimer1_count[4]
.sym 61354 waittimer1_count[3]
.sym 61356 waittimer1_count[5]
.sym 61362 waittimer1_count[7]
.sym 61364 waittimer1_count[6]
.sym 61365 $PACKER_VCC_NET
.sym 61368 waittimer1_count[0]
.sym 61372 waittimer1_count[2]
.sym 61373 $PACKER_VCC_NET
.sym 61374 $nextpnr_ICESTORM_LC_8$O
.sym 61376 waittimer1_count[0]
.sym 61380 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 61382 $PACKER_VCC_NET
.sym 61383 waittimer1_count[1]
.sym 61386 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 61388 waittimer1_count[2]
.sym 61389 $PACKER_VCC_NET
.sym 61390 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 61392 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 61394 $PACKER_VCC_NET
.sym 61395 waittimer1_count[3]
.sym 61396 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 61398 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 61400 waittimer1_count[4]
.sym 61401 $PACKER_VCC_NET
.sym 61402 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 61404 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 61406 $PACKER_VCC_NET
.sym 61407 waittimer1_count[5]
.sym 61408 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 61410 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 61412 $PACKER_VCC_NET
.sym 61413 waittimer1_count[6]
.sym 61414 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 61416 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 61418 waittimer1_count[7]
.sym 61419 $PACKER_VCC_NET
.sym 61420 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 61424 waittimer1_count[10]
.sym 61425 $abc$36456$n3364_1
.sym 61426 waittimer1_count[14]
.sym 61427 $abc$36456$n164
.sym 61428 $abc$36456$n168
.sym 61429 $abc$36456$n166
.sym 61430 waittimer1_count[12]
.sym 61431 $abc$36456$n170
.sym 61435 $PACKER_VCC_NET
.sym 61436 array_muxed0[14]
.sym 61440 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 61441 $PACKER_VCC_NET
.sym 61442 basesoc_uart_phy_rx
.sym 61443 $abc$36456$n2995
.sym 61444 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 61445 basesoc_uart_phy_rx_busy
.sym 61446 $PACKER_VCC_NET
.sym 61447 basesoc_uart_phy_rx
.sym 61449 $abc$36456$n3360
.sym 61450 $abc$36456$n2942
.sym 61453 basesoc_picorv323[2]
.sym 61454 basesoc_we
.sym 61455 $abc$36456$n2954
.sym 61460 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 61468 waittimer1_count[15]
.sym 61476 waittimer1_count[9]
.sym 61477 waittimer1_count[13]
.sym 61479 waittimer1_count[11]
.sym 61481 waittimer1_count[10]
.sym 61485 $PACKER_VCC_NET
.sym 61488 waittimer1_count[8]
.sym 61491 waittimer1_count[14]
.sym 61493 $PACKER_VCC_NET
.sym 61495 waittimer1_count[12]
.sym 61497 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 61499 waittimer1_count[8]
.sym 61500 $PACKER_VCC_NET
.sym 61501 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 61503 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 61505 waittimer1_count[9]
.sym 61506 $PACKER_VCC_NET
.sym 61507 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 61509 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 61511 $PACKER_VCC_NET
.sym 61512 waittimer1_count[10]
.sym 61513 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 61515 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 61517 $PACKER_VCC_NET
.sym 61518 waittimer1_count[11]
.sym 61519 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 61521 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 61523 waittimer1_count[12]
.sym 61524 $PACKER_VCC_NET
.sym 61525 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 61527 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 61529 $PACKER_VCC_NET
.sym 61530 waittimer1_count[13]
.sym 61531 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 61533 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 61535 waittimer1_count[14]
.sym 61536 $PACKER_VCC_NET
.sym 61537 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 61539 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 61541 $PACKER_VCC_NET
.sym 61542 waittimer1_count[15]
.sym 61543 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 61547 waittimer1_count[1]
.sym 61551 $abc$36456$n2943
.sym 61552 $abc$36456$n2974
.sym 61554 $abc$36456$n2942
.sym 61559 basesoc_uart_tx_fifo_wrport_we
.sym 61561 $abc$36456$n2890
.sym 61568 basesoc_uart_eventmanager_pending_w[1]
.sym 61573 $abc$36456$n2986
.sym 61574 $abc$36456$n2970
.sym 61577 basesoc_uart_phy_sink_ready
.sym 61578 $abc$36456$n2942
.sym 61579 array_muxed0[4]
.sym 61580 $abc$36456$n5465
.sym 61581 array_muxed0[3]
.sym 61583 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 61594 sys_rst
.sym 61596 $abc$36456$n6448
.sym 61597 user_btn1
.sym 61599 $abc$36456$n172
.sym 61603 $abc$36456$n3362
.sym 61606 waittimer1_count[0]
.sym 61612 waittimer1_count[1]
.sym 61613 $PACKER_VCC_NET
.sym 61615 $abc$36456$n2942
.sym 61616 $abc$36456$n3363
.sym 61617 waittimer1_count[16]
.sym 61618 waittimer1_count[2]
.sym 61619 $abc$36456$n3361
.sym 61621 waittimer1_count[16]
.sym 61623 $PACKER_VCC_NET
.sym 61624 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 61640 user_btn1
.sym 61641 $abc$36456$n6448
.sym 61642 sys_rst
.sym 61645 waittimer1_count[0]
.sym 61646 waittimer1_count[2]
.sym 61647 $abc$36456$n172
.sym 61648 waittimer1_count[1]
.sym 61654 $abc$36456$n172
.sym 61657 $abc$36456$n3362
.sym 61659 $abc$36456$n3361
.sym 61660 $abc$36456$n3363
.sym 61667 $abc$36456$n2942
.sym 61668 clk12_$glb_clk
.sym 61671 $abc$36456$n5432
.sym 61672 $abc$36456$n5435
.sym 61673 $abc$36456$n5438
.sym 61674 $abc$36456$n5441
.sym 61675 $abc$36456$n5444
.sym 61676 $abc$36456$n5447
.sym 61677 $abc$36456$n5450
.sym 61681 basesoc_picorv328[31]
.sym 61686 waittimer1_count[0]
.sym 61688 $PACKER_VCC_NET
.sym 61689 array_muxed0[7]
.sym 61691 spiflash_bus_dat_r[31]
.sym 61692 $abc$36456$n3386
.sym 61695 $abc$36456$n5441
.sym 61697 $abc$36456$n5444
.sym 61699 $abc$36456$n5447
.sym 61701 $abc$36456$n4557
.sym 61702 basesoc_picorv323[4]
.sym 61703 $abc$36456$n2972
.sym 61705 basesoc_picorv327[5]
.sym 61717 spiflash_bus_dat_r[20]
.sym 61718 $abc$36456$n2833
.sym 61721 slave_sel_r[1]
.sym 61722 spiflash_bus_dat_r[17]
.sym 61724 $abc$36456$n3393_1
.sym 61725 $abc$36456$n2954
.sym 61726 $abc$36456$n2833
.sym 61730 array_muxed0[0]
.sym 61731 spiflash_bus_dat_r[31]
.sym 61733 $abc$36456$n2986
.sym 61734 $abc$36456$n2970
.sym 61736 spiflash_bus_dat_r[21]
.sym 61738 $abc$36456$n2974
.sym 61739 array_muxed0[4]
.sym 61741 array_muxed0[3]
.sym 61742 spiflash_bus_dat_r[16]
.sym 61744 spiflash_bus_dat_r[21]
.sym 61745 $abc$36456$n2833
.sym 61746 $abc$36456$n2986
.sym 61747 slave_sel_r[1]
.sym 61750 array_muxed0[3]
.sym 61751 spiflash_bus_dat_r[20]
.sym 61753 $abc$36456$n3393_1
.sym 61756 spiflash_bus_dat_r[17]
.sym 61758 $abc$36456$n3393_1
.sym 61759 array_muxed0[0]
.sym 61763 $abc$36456$n3393_1
.sym 61765 spiflash_bus_dat_r[16]
.sym 61768 spiflash_bus_dat_r[16]
.sym 61769 slave_sel_r[1]
.sym 61770 $abc$36456$n2833
.sym 61771 $abc$36456$n2970
.sym 61774 slave_sel_r[1]
.sym 61775 $abc$36456$n2833
.sym 61776 $abc$36456$n2954
.sym 61777 spiflash_bus_dat_r[17]
.sym 61780 spiflash_bus_dat_r[21]
.sym 61782 $abc$36456$n3393_1
.sym 61783 array_muxed0[4]
.sym 61787 $abc$36456$n3393_1
.sym 61789 spiflash_bus_dat_r[31]
.sym 61790 $abc$36456$n2974
.sym 61791 clk12_$glb_clk
.sym 61792 sys_rst_$glb_sr
.sym 61793 $abc$36456$n5453
.sym 61794 $abc$36456$n5456
.sym 61795 $abc$36456$n5459
.sym 61796 $abc$36456$n5462
.sym 61797 $abc$36456$n5465
.sym 61798 $abc$36456$n5468
.sym 61799 $abc$36456$n5471
.sym 61800 $abc$36456$n5474
.sym 61803 picorv32.mem_wordsize[0]
.sym 61805 slave_sel[1]
.sym 61806 basesoc_picorv323[6]
.sym 61807 basesoc_we
.sym 61809 slave_sel_r[1]
.sym 61811 basesoc_picorv323[7]
.sym 61812 $abc$36456$n3012
.sym 61813 array_muxed0[2]
.sym 61814 $abc$36456$n2833
.sym 61815 array_muxed0[6]
.sym 61817 $abc$36456$n5435
.sym 61818 basesoc_picorv327[23]
.sym 61819 $abc$36456$n2998
.sym 61820 $abc$36456$n5504
.sym 61821 basesoc_picorv327[13]
.sym 61822 $abc$36456$n5487
.sym 61823 basesoc_picorv327[8]
.sym 61824 $abc$36456$n2974
.sym 61827 basesoc_picorv327[15]
.sym 61828 $abc$36456$n3185
.sym 61835 $abc$36456$n5432
.sym 61838 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61840 $abc$36456$n2833
.sym 61841 $abc$36456$n2999
.sym 61843 picorv32.instr_sub
.sym 61845 basesoc_picorv327[7]
.sym 61846 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61847 regs0
.sym 61848 spiflash_bus_dat_r[22]
.sym 61849 $abc$36456$n5450
.sym 61851 basesoc_picorv323[7]
.sym 61853 $abc$36456$n4406_1
.sym 61854 $abc$36456$n4558_1
.sym 61857 $abc$36456$n5433
.sym 61858 $abc$36456$n5451
.sym 61865 slave_sel_r[1]
.sym 61873 $abc$36456$n4406_1
.sym 61874 basesoc_picorv327[7]
.sym 61875 basesoc_picorv323[7]
.sym 61876 $abc$36456$n4558_1
.sym 61881 regs0
.sym 61891 $abc$36456$n5450
.sym 61892 $abc$36456$n5451
.sym 61893 picorv32.instr_sub
.sym 61894 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61897 $abc$36456$n2999
.sym 61898 slave_sel_r[1]
.sym 61899 spiflash_bus_dat_r[22]
.sym 61900 $abc$36456$n2833
.sym 61909 $abc$36456$n5433
.sym 61910 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61911 $abc$36456$n5432
.sym 61912 picorv32.instr_sub
.sym 61914 clk12_$glb_clk
.sym 61916 $abc$36456$n5477
.sym 61917 $abc$36456$n5480
.sym 61918 $abc$36456$n5483
.sym 61919 $abc$36456$n5486
.sym 61920 $abc$36456$n5489
.sym 61921 $abc$36456$n5492
.sym 61922 $abc$36456$n5495
.sym 61923 $abc$36456$n5498
.sym 61927 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61928 sys_rst
.sym 61929 $abc$36456$n5471
.sym 61930 $abc$36456$n2998
.sym 61931 $abc$36456$n232
.sym 61932 $abc$36456$n232
.sym 61933 $PACKER_VCC_NET
.sym 61934 basesoc_uart_phy_rx
.sym 61936 basesoc_picorv327[12]
.sym 61937 $abc$36456$n2841_1
.sym 61938 $abc$36456$n3894
.sym 61940 basesoc_picorv327[26]
.sym 61942 picorv32.mem_rdata_latched[2]
.sym 61943 $abc$36456$n5433
.sym 61944 basesoc_picorv328[10]
.sym 61946 basesoc_picorv328[12]
.sym 61947 basesoc_picorv328[15]
.sym 61948 $abc$36456$n5507
.sym 61949 $abc$36456$n4615
.sym 61950 basesoc_picorv328[31]
.sym 61951 basesoc_picorv323[0]
.sym 61957 $abc$36456$n4597
.sym 61958 basesoc_picorv323[0]
.sym 61959 $abc$36456$n3012
.sym 61960 $abc$36456$n2833
.sym 61961 picorv32.mem_wordsize[2]
.sym 61963 $abc$36456$n2911_1
.sym 61964 picorv32.instr_sub
.sym 61966 $abc$36456$n2879
.sym 61967 basesoc_picorv328[13]
.sym 61968 basesoc_picorv328[14]
.sym 61969 basesoc_picorv327[2]
.sym 61970 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61972 $abc$36456$n5474
.sym 61973 basesoc_picorv323[2]
.sym 61974 basesoc_picorv327[14]
.sym 61976 $abc$36456$n5486
.sym 61977 basesoc_picorv328[16]
.sym 61978 picorv32.mem_wordsize[0]
.sym 61979 $abc$36456$n4406_1
.sym 61981 basesoc_picorv327[13]
.sym 61982 $abc$36456$n5487
.sym 61983 picorv32.mem_rdata_q[2]
.sym 61985 $abc$36456$n5475
.sym 61986 $abc$36456$n4405
.sym 61988 $abc$36456$n4404_1
.sym 61990 $abc$36456$n4405
.sym 61991 basesoc_picorv328[13]
.sym 61992 $abc$36456$n4406_1
.sym 61993 basesoc_picorv327[13]
.sym 61996 $abc$36456$n5475
.sym 61997 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61998 picorv32.instr_sub
.sym 61999 $abc$36456$n5474
.sym 62002 $abc$36456$n4404_1
.sym 62003 basesoc_picorv328[13]
.sym 62004 $abc$36456$n4597
.sym 62005 basesoc_picorv327[13]
.sym 62008 basesoc_picorv327[2]
.sym 62009 basesoc_picorv323[2]
.sym 62010 basesoc_picorv327[14]
.sym 62011 basesoc_picorv328[14]
.sym 62020 picorv32.mem_rdata_q[2]
.sym 62021 $abc$36456$n2879
.sym 62022 $abc$36456$n2833
.sym 62023 $abc$36456$n2911_1
.sym 62026 $abc$36456$n5487
.sym 62027 $abc$36456$n5486
.sym 62028 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62029 picorv32.instr_sub
.sym 62032 basesoc_picorv323[0]
.sym 62033 basesoc_picorv328[16]
.sym 62034 picorv32.mem_wordsize[0]
.sym 62035 picorv32.mem_wordsize[2]
.sym 62036 $abc$36456$n3012
.sym 62037 clk12_$glb_clk
.sym 62039 $abc$36456$n5501
.sym 62040 $abc$36456$n5504
.sym 62041 $abc$36456$n5507
.sym 62042 $abc$36456$n5510
.sym 62043 $abc$36456$n5513
.sym 62044 $abc$36456$n5516
.sym 62045 $abc$36456$n5519
.sym 62046 $abc$36456$n5522
.sym 62050 basesoc_picorv327[28]
.sym 62052 basesoc_picorv327[7]
.sym 62053 basesoc_picorv327[16]
.sym 62054 picorv32.instr_sub
.sym 62055 basesoc_picorv328[19]
.sym 62056 $abc$36456$n2833
.sym 62057 picorv32.mem_wordsize[2]
.sym 62058 $abc$36456$n3012
.sym 62060 $abc$36456$n5480
.sym 62061 $abc$36456$n4402
.sym 62062 $abc$36456$n2879
.sym 62063 basesoc_picorv328[16]
.sym 62064 basesoc_picorv328[18]
.sym 62065 basesoc_picorv328[17]
.sym 62066 basesoc_picorv328[21]
.sym 62068 basesoc_picorv328[20]
.sym 62069 $abc$36456$n5492
.sym 62070 picorv32.mem_rdata_latched[2]
.sym 62071 $abc$36456$n5523
.sym 62072 $abc$36456$n5465
.sym 62073 basesoc_picorv328[22]
.sym 62074 basesoc_picorv328[23]
.sym 62081 picorv32.mem_rdata_q[0]
.sym 62082 $abc$36456$n4404_1
.sym 62083 $abc$36456$n4406_1
.sym 62084 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62085 $abc$36456$n2879
.sym 62086 $abc$36456$n2833
.sym 62088 $abc$36456$n4404_1
.sym 62089 $abc$36456$n4611
.sym 62090 $abc$36456$n3183
.sym 62091 basesoc_picorv327[31]
.sym 62092 $abc$36456$n3184
.sym 62093 $abc$36456$n4402
.sym 62094 $abc$36456$n4689_1
.sym 62095 picorv32.mem_rdata_latched[0]
.sym 62096 $abc$36456$n2903_1
.sym 62097 $abc$36456$n5523
.sym 62098 basesoc_picorv323[4]
.sym 62099 basesoc_picorv327[15]
.sym 62101 $abc$36456$n4475
.sym 62102 $abc$36456$n4610
.sym 62103 picorv32.instr_sub
.sym 62104 basesoc_picorv328[31]
.sym 62107 basesoc_picorv328[15]
.sym 62109 $abc$36456$n4405
.sym 62111 $abc$36456$n5522
.sym 62113 $abc$36456$n4611
.sym 62114 $abc$36456$n3183
.sym 62115 $abc$36456$n4610
.sym 62116 $abc$36456$n4404_1
.sym 62120 picorv32.mem_rdata_latched[0]
.sym 62125 $abc$36456$n4402
.sym 62126 $abc$36456$n4475
.sym 62127 basesoc_picorv323[4]
.sym 62131 $abc$36456$n3184
.sym 62134 $abc$36456$n4404_1
.sym 62137 $abc$36456$n5522
.sym 62138 picorv32.instr_sub
.sym 62139 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62140 $abc$36456$n5523
.sym 62143 basesoc_picorv328[31]
.sym 62144 $abc$36456$n4404_1
.sym 62145 $abc$36456$n4689_1
.sym 62146 basesoc_picorv327[31]
.sym 62149 $abc$36456$n4405
.sym 62150 basesoc_picorv327[15]
.sym 62151 basesoc_picorv328[15]
.sym 62152 $abc$36456$n4406_1
.sym 62155 $abc$36456$n2879
.sym 62156 $abc$36456$n2903_1
.sym 62157 picorv32.mem_rdata_q[0]
.sym 62158 $abc$36456$n2833
.sym 62160 clk12_$glb_clk
.sym 62163 $abc$36456$n5433
.sym 62164 $abc$36456$n5436
.sym 62165 $abc$36456$n5439
.sym 62166 $abc$36456$n5442
.sym 62167 $abc$36456$n5445
.sym 62168 $abc$36456$n5448
.sym 62169 $abc$36456$n5451
.sym 62172 $abc$36456$n3107
.sym 62174 basesoc_picorv328[26]
.sym 62175 $abc$36456$n5519
.sym 62176 $abc$36456$n3183
.sym 62177 basesoc_picorv327[31]
.sym 62178 picorv32.mem_rdata_q[0]
.sym 62179 basesoc_picorv327[25]
.sym 62180 basesoc_picorv328[31]
.sym 62181 $abc$36456$n3894
.sym 62182 $abc$36456$n2833
.sym 62184 $abc$36456$n3026
.sym 62185 basesoc_picorv327[24]
.sym 62186 picorv32.instr_sub
.sym 62187 basesoc_picorv327[28]
.sym 62188 $abc$36456$n5475
.sym 62189 $abc$36456$n5444
.sym 62190 $abc$36456$n5513
.sym 62191 $abc$36456$n5483
.sym 62192 $abc$36456$n5447
.sym 62193 $abc$36456$n5477
.sym 62194 basesoc_picorv327[30]
.sym 62195 $abc$36456$n5441
.sym 62196 $abc$36456$n4547_1
.sym 62197 basesoc_picorv327[5]
.sym 62204 picorv32.instr_sub
.sym 62205 $abc$36456$n5444
.sym 62207 basesoc_picorv323[7]
.sym 62209 basesoc_picorv323[5]
.sym 62218 $abc$36456$n5447
.sym 62219 $abc$36456$n5441
.sym 62221 basesoc_picorv323[2]
.sym 62223 $abc$36456$n5435
.sym 62224 $abc$36456$n5445
.sym 62229 $abc$36456$n5436
.sym 62230 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62231 $abc$36456$n5442
.sym 62232 basesoc_picorv323[6]
.sym 62233 $abc$36456$n5448
.sym 62236 $abc$36456$n5435
.sym 62237 picorv32.instr_sub
.sym 62238 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62239 $abc$36456$n5436
.sym 62242 picorv32.instr_sub
.sym 62243 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62244 $abc$36456$n5448
.sym 62245 $abc$36456$n5447
.sym 62248 $abc$36456$n5441
.sym 62249 picorv32.instr_sub
.sym 62250 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62251 $abc$36456$n5442
.sym 62255 basesoc_picorv323[7]
.sym 62262 basesoc_picorv323[2]
.sym 62269 basesoc_picorv323[6]
.sym 62274 basesoc_picorv323[5]
.sym 62278 $abc$36456$n5445
.sym 62279 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62280 picorv32.instr_sub
.sym 62281 $abc$36456$n5444
.sym 62285 $abc$36456$n5454
.sym 62286 $abc$36456$n5457
.sym 62287 $abc$36456$n5460
.sym 62288 $abc$36456$n5463
.sym 62289 $abc$36456$n5466
.sym 62290 $abc$36456$n5469
.sym 62291 $abc$36456$n5472
.sym 62292 $abc$36456$n5475
.sym 62297 $abc$36456$n4404_1
.sym 62298 picorv32.instr_jal
.sym 62299 basesoc_picorv323[6]
.sym 62301 basesoc_picorv323[2]
.sym 62305 $abc$36456$n4406_1
.sym 62306 sys_rst
.sym 62308 picorv32.mem_rdata_latched[0]
.sym 62309 $abc$36456$n5435
.sym 62310 $abc$36456$n5510
.sym 62311 basesoc_picorv327[15]
.sym 62312 basesoc_picorv327[13]
.sym 62313 $abc$36456$n5504
.sym 62314 basesoc_picorv327[23]
.sym 62315 basesoc_picorv327[8]
.sym 62316 $abc$36456$n4684
.sym 62317 basesoc_picorv327[27]
.sym 62318 basesoc_picorv328[30]
.sym 62319 $abc$36456$n5487
.sym 62327 $abc$36456$n5471
.sym 62328 basesoc_picorv328[14]
.sym 62330 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62333 picorv32.instr_sub
.sym 62337 basesoc_picorv328[13]
.sym 62341 $abc$36456$n5492
.sym 62342 $abc$36456$n5465
.sym 62346 basesoc_picorv328[12]
.sym 62347 $abc$36456$n5493
.sym 62348 $abc$36456$n5472
.sym 62350 $abc$36456$n5478
.sym 62353 $abc$36456$n5477
.sym 62354 $abc$36456$n5466
.sym 62355 basesoc_picorv328[8]
.sym 62359 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62360 picorv32.instr_sub
.sym 62361 $abc$36456$n5477
.sym 62362 $abc$36456$n5478
.sym 62368 basesoc_picorv328[8]
.sym 62371 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62372 $abc$36456$n5471
.sym 62373 $abc$36456$n5472
.sym 62374 picorv32.instr_sub
.sym 62377 $abc$36456$n5493
.sym 62378 $abc$36456$n5492
.sym 62379 picorv32.instr_sub
.sym 62380 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62383 basesoc_picorv328[13]
.sym 62390 basesoc_picorv328[12]
.sym 62395 basesoc_picorv328[14]
.sym 62401 $abc$36456$n5466
.sym 62402 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62403 picorv32.instr_sub
.sym 62404 $abc$36456$n5465
.sym 62408 $abc$36456$n5478
.sym 62409 $abc$36456$n5481
.sym 62410 $abc$36456$n5484
.sym 62411 $abc$36456$n5487
.sym 62412 $abc$36456$n5490
.sym 62413 $abc$36456$n5493
.sym 62414 $abc$36456$n5496
.sym 62415 $abc$36456$n5499
.sym 62421 $abc$36456$n4405
.sym 62422 picorv32.mem_wordsize[2]
.sym 62423 picorv32.is_sb_sh_sw
.sym 62424 picorv32.is_sb_sh_sw
.sym 62425 basesoc_picorv327[12]
.sym 62426 basesoc_picorv327[31]
.sym 62427 $abc$36456$n4405
.sym 62429 picorv32.is_sb_sh_sw
.sym 62430 $abc$36456$n4405
.sym 62431 $abc$36456$n2879
.sym 62432 basesoc_picorv328[12]
.sym 62433 $abc$36456$n5507
.sym 62434 basesoc_picorv328[15]
.sym 62435 basesoc_picorv323[0]
.sym 62436 basesoc_picorv328[10]
.sym 62439 $abc$36456$n4406_1
.sym 62440 basesoc_picorv328[21]
.sym 62441 basesoc_picorv328[31]
.sym 62443 basesoc_picorv327[26]
.sym 62449 $abc$36456$n4675
.sym 62451 basesoc_picorv327[5]
.sym 62453 $abc$36456$n4685
.sym 62454 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62455 $abc$36456$n4406_1
.sym 62456 picorv32.instr_sub
.sym 62459 $abc$36456$n4405
.sym 62461 $abc$36456$n5483
.sym 62462 $abc$36456$n5513
.sym 62464 $abc$36456$n5480
.sym 62466 basesoc_picorv327[30]
.sym 62467 $abc$36456$n5484
.sym 62469 $abc$36456$n5514
.sym 62473 basesoc_picorv327[28]
.sym 62474 $abc$36456$n5481
.sym 62475 basesoc_picorv323[5]
.sym 62476 basesoc_picorv328[28]
.sym 62477 $abc$36456$n4404_1
.sym 62478 basesoc_picorv328[30]
.sym 62480 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62488 basesoc_picorv327[30]
.sym 62489 $abc$36456$n4685
.sym 62490 $abc$36456$n4404_1
.sym 62491 basesoc_picorv328[30]
.sym 62494 $abc$36456$n5514
.sym 62495 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62496 $abc$36456$n5513
.sym 62497 picorv32.instr_sub
.sym 62500 $abc$36456$n4405
.sym 62501 basesoc_picorv327[5]
.sym 62502 basesoc_picorv323[5]
.sym 62503 $abc$36456$n4406_1
.sym 62506 $abc$36456$n4406_1
.sym 62507 basesoc_picorv327[30]
.sym 62508 basesoc_picorv328[30]
.sym 62509 $abc$36456$n4405
.sym 62512 $abc$36456$n4404_1
.sym 62513 $abc$36456$n4675
.sym 62514 basesoc_picorv327[28]
.sym 62515 basesoc_picorv328[28]
.sym 62518 $abc$36456$n5484
.sym 62519 picorv32.instr_sub
.sym 62520 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62521 $abc$36456$n5483
.sym 62524 picorv32.instr_sub
.sym 62525 $abc$36456$n5480
.sym 62526 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62527 $abc$36456$n5481
.sym 62531 $abc$36456$n5502
.sym 62532 $abc$36456$n5505
.sym 62533 $abc$36456$n5508
.sym 62534 $abc$36456$n5511
.sym 62535 $abc$36456$n5514
.sym 62536 $abc$36456$n5517
.sym 62537 $abc$36456$n5520
.sym 62538 $abc$36456$n5523
.sym 62544 por_rst
.sym 62545 basesoc_picorv327[5]
.sym 62546 $abc$36456$n6759
.sym 62547 $abc$36456$n4405
.sym 62548 $abc$36456$n4475
.sym 62549 $abc$36456$n4475
.sym 62550 picorv32.instr_sub
.sym 62551 basesoc_picorv328[19]
.sym 62552 basesoc_picorv323[6]
.sym 62553 picorv32.mem_wordsize[2]
.sym 62554 basesoc_picorv327[16]
.sym 62555 basesoc_picorv328[16]
.sym 62556 basesoc_picorv328[17]
.sym 62559 $abc$36456$n2862
.sym 62560 basesoc_picorv328[20]
.sym 62561 basesoc_picorv327[6]
.sym 62562 $abc$36456$n5523
.sym 62563 basesoc_picorv328[18]
.sym 62564 basesoc_picorv328[22]
.sym 62565 basesoc_picorv328[21]
.sym 62566 basesoc_picorv327[24]
.sym 62572 $abc$36456$n3188
.sym 62573 $abc$36456$n4404_1
.sym 62574 picorv32.mem_rdata_latched[21]
.sym 62575 $abc$36456$n4535
.sym 62580 $abc$36456$n5510
.sym 62581 $abc$36456$n5519
.sym 62583 $abc$36456$n4536_1
.sym 62585 $abc$36456$n5504
.sym 62586 $abc$36456$n2879
.sym 62588 picorv32.mem_rdata_q[21]
.sym 62589 $abc$36456$n5505
.sym 62590 $abc$36456$n5508
.sym 62591 $abc$36456$n5511
.sym 62592 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62593 $abc$36456$n5507
.sym 62596 basesoc_picorv328[28]
.sym 62599 $abc$36456$n2985
.sym 62600 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62602 $abc$36456$n5520
.sym 62603 picorv32.instr_sub
.sym 62607 picorv32.mem_rdata_latched[21]
.sym 62611 basesoc_picorv328[28]
.sym 62617 picorv32.mem_rdata_q[21]
.sym 62618 $abc$36456$n2879
.sym 62619 $abc$36456$n2985
.sym 62623 $abc$36456$n5507
.sym 62624 $abc$36456$n5508
.sym 62625 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62626 picorv32.instr_sub
.sym 62629 $abc$36456$n5504
.sym 62630 $abc$36456$n5505
.sym 62631 picorv32.instr_sub
.sym 62632 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62635 $abc$36456$n5520
.sym 62636 picorv32.instr_sub
.sym 62637 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62638 $abc$36456$n5519
.sym 62641 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62642 $abc$36456$n5510
.sym 62643 picorv32.instr_sub
.sym 62644 $abc$36456$n5511
.sym 62647 $abc$36456$n4404_1
.sym 62648 $abc$36456$n3188
.sym 62649 $abc$36456$n4535
.sym 62650 $abc$36456$n4536_1
.sym 62652 clk12_$glb_clk
.sym 62654 $abc$36456$n6771
.sym 62655 $abc$36456$n6769
.sym 62656 $abc$36456$n6765
.sym 62657 $abc$36456$n3186
.sym 62658 picorv32.decoded_imm_uj[4]
.sym 62659 $abc$36456$n3192
.sym 62660 $abc$36456$n3187
.sym 62661 $abc$36456$n3190
.sym 62666 basesoc_picorv327[25]
.sym 62667 $abc$36456$n4599
.sym 62668 $abc$36456$n4686_1
.sym 62669 $abc$36456$n4659
.sym 62670 $abc$36456$n4645_1
.sym 62671 basesoc_picorv327[31]
.sym 62672 picorv32.latched_is_lh
.sym 62673 $abc$36456$n6777
.sym 62674 picorv32.mem_wordsize[0]
.sym 62675 $PACKER_VCC_NET
.sym 62676 $abc$36456$n3441
.sym 62677 basesoc_picorv328[26]
.sym 62678 basesoc_picorv327[30]
.sym 62679 picorv32.mem_rdata_latched[21]
.sym 62680 picorv32.mem_rdata_q[9]
.sym 62681 basesoc_picorv327[5]
.sym 62682 picorv32.decoded_imm[21]
.sym 62683 basesoc_picorv328[16]
.sym 62686 basesoc_picorv327[28]
.sym 62687 picorv32.instr_lui
.sym 62688 picorv32.decoded_imm[4]
.sym 62689 picorv32.instr_sub
.sym 62695 picorv32.mem_rdata_q[24]
.sym 62696 basesoc_picorv327[30]
.sym 62697 basesoc_picorv327[5]
.sym 62698 $abc$36456$n3199
.sym 62701 $abc$36456$n3113_1
.sym 62702 picorv32.instr_jal
.sym 62703 picorv32.is_sb_sh_sw
.sym 62704 basesoc_picorv327[17]
.sym 62705 basesoc_picorv323[0]
.sym 62706 picorv32.mem_rdata_q[9]
.sym 62708 $abc$36456$n3114_1
.sym 62709 basesoc_picorv323[5]
.sym 62710 picorv32.decoded_imm_uj[2]
.sym 62711 basesoc_picorv328[8]
.sym 62713 $abc$36456$n3108
.sym 62715 basesoc_picorv328[17]
.sym 62716 basesoc_picorv328[30]
.sym 62717 $abc$36456$n3198
.sym 62718 basesoc_picorv327[8]
.sym 62719 $abc$36456$n2862
.sym 62721 basesoc_picorv327[6]
.sym 62722 picorv32.mem_rdata_q[22]
.sym 62723 picorv32.decoded_imm_uj[4]
.sym 62724 basesoc_picorv327[0]
.sym 62725 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62726 basesoc_picorv323[6]
.sym 62729 basesoc_picorv323[5]
.sym 62730 basesoc_picorv327[5]
.sym 62734 picorv32.decoded_imm_uj[4]
.sym 62736 picorv32.instr_jal
.sym 62737 $abc$36456$n3113_1
.sym 62740 picorv32.mem_rdata_q[22]
.sym 62741 picorv32.instr_jal
.sym 62742 picorv32.decoded_imm_uj[2]
.sym 62743 $abc$36456$n2862
.sym 62746 basesoc_picorv327[30]
.sym 62747 basesoc_picorv327[17]
.sym 62748 basesoc_picorv328[30]
.sym 62749 basesoc_picorv328[17]
.sym 62752 picorv32.mem_rdata_q[9]
.sym 62753 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62754 $abc$36456$n3108
.sym 62755 picorv32.is_sb_sh_sw
.sym 62758 $abc$36456$n3199
.sym 62759 $abc$36456$n3198
.sym 62760 basesoc_picorv327[8]
.sym 62761 basesoc_picorv328[8]
.sym 62764 picorv32.mem_rdata_q[24]
.sym 62766 $abc$36456$n3114_1
.sym 62767 $abc$36456$n2862
.sym 62770 basesoc_picorv323[0]
.sym 62771 basesoc_picorv327[0]
.sym 62772 basesoc_picorv327[6]
.sym 62773 basesoc_picorv323[6]
.sym 62774 $abc$36456$n3032_$glb_ce
.sym 62775 clk12_$glb_clk
.sym 62776 $abc$36456$n229_$glb_sr
.sym 62777 $abc$36456$n3134_1
.sym 62778 basesoc_picorv328[29]
.sym 62779 basesoc_picorv328[24]
.sym 62780 $abc$36456$n3191
.sym 62781 basesoc_picorv328[22]
.sym 62782 $abc$36456$n3148
.sym 62783 basesoc_picorv328[25]
.sym 62784 $abc$36456$n3146_1
.sym 62789 basesoc_picorv328[21]
.sym 62790 basesoc_picorv323[7]
.sym 62791 $abc$36456$n3197
.sym 62792 $abc$36456$n3186
.sym 62793 basesoc_picorv327[25]
.sym 62794 basesoc_picorv328[8]
.sym 62795 $abc$36456$n4404_1
.sym 62796 picorv32.is_slli_srli_srai
.sym 62797 picorv32.latched_stalu
.sym 62798 picorv32.mem_wordsize[0]
.sym 62799 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62800 basesoc_picorv327[23]
.sym 62801 $abc$36456$n3021
.sym 62802 basesoc_picorv328[30]
.sym 62803 basesoc_picorv327[15]
.sym 62804 picorv32.is_lui_auipc_jal
.sym 62805 basesoc_picorv327[17]
.sym 62806 basesoc_picorv328[25]
.sym 62807 basesoc_picorv327[8]
.sym 62808 basesoc_picorv327[27]
.sym 62810 basesoc_picorv327[23]
.sym 62811 basesoc_picorv327[13]
.sym 62812 picorv32.mem_rdata_q[23]
.sym 62818 $abc$36456$n5173
.sym 62819 picorv32.decoded_imm[18]
.sym 62820 picorv32.is_lui_auipc_jal
.sym 62821 $abc$36456$n4136_1
.sym 62822 $abc$36456$n4091_1
.sym 62823 $abc$36456$n3040
.sym 62824 $abc$36456$n4104_1
.sym 62826 $abc$36456$n5173
.sym 62830 $abc$36456$n4102_1
.sym 62831 $abc$36456$n3040
.sym 62832 $abc$36456$n4916
.sym 62834 $abc$36456$n3796_1
.sym 62835 picorv32.decoded_imm[31]
.sym 62836 $abc$36456$n4134_1
.sym 62837 picorv32.reg_pc[6]
.sym 62838 $abc$36456$n3816
.sym 62839 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62840 $abc$36456$n3786_1
.sym 62841 picorv32.reg_pc[11]
.sym 62842 picorv32.decoded_imm[21]
.sym 62846 picorv32.decoded_imm[16]
.sym 62847 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62848 $abc$36456$n3790
.sym 62849 $abc$36456$n4921
.sym 62851 $abc$36456$n3786_1
.sym 62852 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62853 picorv32.is_lui_auipc_jal
.sym 62854 picorv32.decoded_imm[16]
.sym 62857 $abc$36456$n4102_1
.sym 62858 $abc$36456$n5173
.sym 62859 $abc$36456$n4916
.sym 62860 $abc$36456$n4104_1
.sym 62863 $abc$36456$n3816
.sym 62864 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62865 picorv32.is_lui_auipc_jal
.sym 62866 picorv32.decoded_imm[31]
.sym 62869 $abc$36456$n3040
.sym 62870 $abc$36456$n4091_1
.sym 62871 picorv32.reg_pc[11]
.sym 62872 $abc$36456$n4921
.sym 62875 picorv32.is_lui_auipc_jal
.sym 62876 picorv32.decoded_imm[18]
.sym 62877 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62878 $abc$36456$n3790
.sym 62881 picorv32.decoded_imm[21]
.sym 62882 picorv32.is_lui_auipc_jal
.sym 62883 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62884 $abc$36456$n3796_1
.sym 62887 $abc$36456$n3040
.sym 62888 $abc$36456$n4916
.sym 62889 $abc$36456$n4091_1
.sym 62890 picorv32.reg_pc[6]
.sym 62893 $abc$36456$n5173
.sym 62894 $abc$36456$n4921
.sym 62895 $abc$36456$n4136_1
.sym 62896 $abc$36456$n4134_1
.sym 62897 $abc$36456$n3107_$glb_ce
.sym 62898 clk12_$glb_clk
.sym 62900 $abc$36456$n4095_1
.sym 62901 $abc$36456$n4098_1
.sym 62902 picorv32.decoded_imm_uj[13]
.sym 62903 picorv32.decoded_imm_uj[16]
.sym 62904 $abc$36456$n4097_1
.sym 62905 $abc$36456$n5439_1
.sym 62906 $abc$36456$n3122
.sym 62907 $abc$36456$n4096_1
.sym 62912 basesoc_picorv327[29]
.sym 62913 basesoc_picorv328[25]
.sym 62914 basesoc_picorv328[21]
.sym 62915 basesoc_picorv327[16]
.sym 62916 basesoc_picorv327[1]
.sym 62917 picorv32.latched_is_lu
.sym 62918 $abc$36456$n4102_1
.sym 62919 $abc$36456$n3040
.sym 62920 picorv32.mem_rdata_q[16]
.sym 62921 basesoc_picorv327[31]
.sym 62922 basesoc_picorv328[18]
.sym 62923 basesoc_picorv328[24]
.sym 62924 picorv32.decoded_imm[13]
.sym 62925 basesoc_picorv328[31]
.sym 62927 picorv32.reg_pc[11]
.sym 62928 picorv32.reg_pc[14]
.sym 62929 picorv32.reg_pc[15]
.sym 62930 $abc$36456$n3800_1
.sym 62931 basesoc_picorv328[21]
.sym 62932 picorv32.decoded_imm[16]
.sym 62933 picorv32.mem_rdata_q[7]
.sym 62934 picorv32.is_lui_auipc_jal
.sym 62935 $abc$36456$n4921
.sym 62941 picorv32.decoded_imm[2]
.sym 62942 picorv32.decoded_imm[3]
.sym 62943 picorv32.decoded_imm[5]
.sym 62944 picorv32.decoded_imm[0]
.sym 62945 picorv32.decoded_imm[7]
.sym 62949 basesoc_picorv327[5]
.sym 62951 basesoc_picorv327[2]
.sym 62952 basesoc_picorv327[6]
.sym 62953 basesoc_picorv327[7]
.sym 62954 basesoc_picorv327[0]
.sym 62955 picorv32.decoded_imm[1]
.sym 62959 basesoc_picorv327[4]
.sym 62960 picorv32.decoded_imm[4]
.sym 62961 basesoc_picorv327[3]
.sym 62969 picorv32.decoded_imm[6]
.sym 62972 basesoc_picorv327[1]
.sym 62973 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 62975 picorv32.decoded_imm[0]
.sym 62976 basesoc_picorv327[0]
.sym 62979 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 62981 basesoc_picorv327[1]
.sym 62982 picorv32.decoded_imm[1]
.sym 62983 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 62985 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 62987 basesoc_picorv327[2]
.sym 62988 picorv32.decoded_imm[2]
.sym 62989 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 62991 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 62993 basesoc_picorv327[3]
.sym 62994 picorv32.decoded_imm[3]
.sym 62995 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 62997 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 62999 picorv32.decoded_imm[4]
.sym 63000 basesoc_picorv327[4]
.sym 63001 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 63003 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 63005 picorv32.decoded_imm[5]
.sym 63006 basesoc_picorv327[5]
.sym 63007 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 63009 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 63011 picorv32.decoded_imm[6]
.sym 63012 basesoc_picorv327[6]
.sym 63013 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 63015 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63017 picorv32.decoded_imm[7]
.sym 63018 basesoc_picorv327[7]
.sym 63019 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 63023 basesoc_picorv328[30]
.sym 63024 $abc$36456$n4146
.sym 63025 $abc$36456$n5457_1
.sym 63026 $abc$36456$n4154
.sym 63027 basesoc_picorv328[23]
.sym 63028 $abc$36456$n4160
.sym 63029 basesoc_picorv328[20]
.sym 63030 $abc$36456$n5455
.sym 63031 $abc$36456$n4910
.sym 63032 $abc$36456$n2963
.sym 63035 $abc$36456$n4091_1
.sym 63036 basesoc_picorv327[25]
.sym 63037 picorv32.cpuregs_rs1[5]
.sym 63038 $abc$36456$n4060_1
.sym 63039 $abc$36456$n4911
.sym 63040 $abc$36456$n4060_1
.sym 63041 $abc$36456$n4912
.sym 63042 basesoc_picorv327[0]
.sym 63043 picorv32.reg_pc[5]
.sym 63044 $abc$36456$n3040
.sym 63045 basesoc_picorv327[7]
.sym 63046 $abc$36456$n4055_1
.sym 63047 basesoc_picorv327[3]
.sym 63048 picorv32.decoded_imm[30]
.sym 63049 $abc$36456$n5173
.sym 63050 picorv32.decoded_imm_uj[17]
.sym 63052 basesoc_picorv328[20]
.sym 63053 basesoc_picorv327[24]
.sym 63054 picorv32.decoded_imm[10]
.sym 63055 picorv32.decoded_imm_uj[15]
.sym 63056 $abc$36456$n5173
.sym 63057 picorv32.decoded_imm[12]
.sym 63058 picorv32.decoded_imm_uj[11]
.sym 63059 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63064 picorv32.decoded_imm[12]
.sym 63066 basesoc_picorv327[15]
.sym 63067 basesoc_picorv327[10]
.sym 63068 picorv32.decoded_imm[11]
.sym 63070 picorv32.decoded_imm[10]
.sym 63072 basesoc_picorv327[12]
.sym 63073 basesoc_picorv327[9]
.sym 63074 picorv32.decoded_imm[9]
.sym 63075 picorv32.decoded_imm[8]
.sym 63076 basesoc_picorv327[14]
.sym 63078 basesoc_picorv327[13]
.sym 63084 picorv32.decoded_imm[13]
.sym 63085 picorv32.decoded_imm[15]
.sym 63089 picorv32.decoded_imm[14]
.sym 63092 basesoc_picorv327[8]
.sym 63094 basesoc_picorv327[11]
.sym 63096 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 63098 basesoc_picorv327[8]
.sym 63099 picorv32.decoded_imm[8]
.sym 63100 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63102 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 63104 basesoc_picorv327[9]
.sym 63105 picorv32.decoded_imm[9]
.sym 63106 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 63108 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 63110 basesoc_picorv327[10]
.sym 63111 picorv32.decoded_imm[10]
.sym 63112 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 63114 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 63116 picorv32.decoded_imm[11]
.sym 63117 basesoc_picorv327[11]
.sym 63118 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 63120 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 63122 basesoc_picorv327[12]
.sym 63123 picorv32.decoded_imm[12]
.sym 63124 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 63126 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 63128 picorv32.decoded_imm[13]
.sym 63129 basesoc_picorv327[13]
.sym 63130 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 63132 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 63134 basesoc_picorv327[14]
.sym 63135 picorv32.decoded_imm[14]
.sym 63136 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 63138 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63140 basesoc_picorv327[15]
.sym 63141 picorv32.decoded_imm[15]
.sym 63142 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 63146 $abc$36456$n4165
.sym 63147 $abc$36456$n4191
.sym 63148 picorv32.decoded_imm_uj[15]
.sym 63149 $abc$36456$n4148
.sym 63150 picorv32.decoded_imm_uj[22]
.sym 63151 picorv32.decoded_imm_uj[1]
.sym 63152 $abc$36456$n5463_1
.sym 63153 $abc$36456$n5474_1
.sym 63158 $abc$36456$n3113
.sym 63159 $abc$36456$n3030
.sym 63160 $abc$36456$n3124_1
.sym 63161 picorv32.is_lui_auipc_jal
.sym 63162 basesoc_picorv327[18]
.sym 63163 picorv32.instr_jal
.sym 63164 basesoc_picorv327[14]
.sym 63165 basesoc_picorv328[30]
.sym 63166 picorv32.decoded_imm[0]
.sym 63167 picorv32.cpu_state[2]
.sym 63168 basesoc_picorv327[19]
.sym 63169 $abc$36456$n3040
.sym 63170 basesoc_picorv327[28]
.sym 63171 picorv32.decoded_imm_uj[22]
.sym 63173 picorv32.decoded_imm[21]
.sym 63174 $abc$36456$n4932
.sym 63175 picorv32.decoded_imm[23]
.sym 63176 picorv32.reg_pc[29]
.sym 63177 picorv32.decoded_imm[20]
.sym 63178 $abc$36456$n4091_1
.sym 63179 picorv32.mem_rdata_latched[21]
.sym 63180 picorv32.cpuregs_rs1[13]
.sym 63181 $abc$36456$n4055_1
.sym 63182 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63187 picorv32.decoded_imm[20]
.sym 63189 picorv32.decoded_imm[21]
.sym 63191 basesoc_picorv327[17]
.sym 63193 basesoc_picorv327[16]
.sym 63194 picorv32.decoded_imm[17]
.sym 63195 basesoc_picorv327[21]
.sym 63197 basesoc_picorv327[20]
.sym 63199 picorv32.decoded_imm[23]
.sym 63201 basesoc_picorv327[22]
.sym 63203 basesoc_picorv327[23]
.sym 63207 basesoc_picorv327[19]
.sym 63209 picorv32.decoded_imm[22]
.sym 63210 picorv32.decoded_imm[19]
.sym 63213 picorv32.decoded_imm[16]
.sym 63215 picorv32.decoded_imm[18]
.sym 63216 basesoc_picorv327[18]
.sym 63219 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 63221 picorv32.decoded_imm[16]
.sym 63222 basesoc_picorv327[16]
.sym 63223 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63225 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 63227 basesoc_picorv327[17]
.sym 63228 picorv32.decoded_imm[17]
.sym 63229 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 63231 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 63233 picorv32.decoded_imm[18]
.sym 63234 basesoc_picorv327[18]
.sym 63235 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 63237 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 63239 basesoc_picorv327[19]
.sym 63240 picorv32.decoded_imm[19]
.sym 63241 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 63243 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 63245 basesoc_picorv327[20]
.sym 63246 picorv32.decoded_imm[20]
.sym 63247 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 63249 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 63251 picorv32.decoded_imm[21]
.sym 63252 basesoc_picorv327[21]
.sym 63253 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 63255 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 63257 basesoc_picorv327[22]
.sym 63258 picorv32.decoded_imm[22]
.sym 63259 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 63261 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63263 basesoc_picorv327[23]
.sym 63264 picorv32.decoded_imm[23]
.sym 63265 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 63269 $abc$36456$n5461
.sym 63270 $abc$36456$n4231
.sym 63271 picorv32.decoded_imm[16]
.sym 63272 $abc$36456$n4166
.sym 63273 $abc$36456$n5490_1
.sym 63274 $abc$36456$n4164
.sym 63275 picorv32.decoded_imm[22]
.sym 63276 $abc$36456$n4249
.sym 63278 picorv32.mem_wordsize[0]
.sym 63281 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 63282 picorv32.latched_stalu
.sym 63283 basesoc_picorv327[23]
.sym 63284 $abc$36456$n4059_1
.sym 63285 picorv32.mem_rdata_latched[31]
.sym 63286 $abc$36456$n5474_1
.sym 63288 basesoc_picorv328[28]
.sym 63289 basesoc_picorv327[16]
.sym 63290 picorv32.instr_setq
.sym 63291 basesoc_picorv327[21]
.sym 63292 picorv32.decoded_imm_uj[15]
.sym 63293 picorv32.reg_pc[13]
.sym 63297 picorv32.latched_stalu
.sym 63298 picorv32.decoded_imm[28]
.sym 63299 $abc$36456$n5198
.sym 63300 basesoc_picorv327[27]
.sym 63301 picorv32.decoded_imm[27]
.sym 63303 picorv32.decoded_imm_uj[3]
.sym 63305 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63310 picorv32.decoded_imm[25]
.sym 63314 picorv32.decoded_imm[28]
.sym 63316 basesoc_picorv327[29]
.sym 63318 basesoc_picorv327[28]
.sym 63319 basesoc_picorv327[27]
.sym 63320 picorv32.decoded_imm[30]
.sym 63321 basesoc_picorv327[31]
.sym 63322 picorv32.decoded_imm[29]
.sym 63323 basesoc_picorv327[26]
.sym 63327 picorv32.decoded_imm[27]
.sym 63330 picorv32.decoded_imm[24]
.sym 63333 basesoc_picorv327[24]
.sym 63334 picorv32.decoded_imm[26]
.sym 63336 picorv32.decoded_imm[31]
.sym 63337 basesoc_picorv327[30]
.sym 63338 basesoc_picorv327[25]
.sym 63342 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 63344 basesoc_picorv327[24]
.sym 63345 picorv32.decoded_imm[24]
.sym 63346 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63348 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 63350 picorv32.decoded_imm[25]
.sym 63351 basesoc_picorv327[25]
.sym 63352 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 63354 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 63356 picorv32.decoded_imm[26]
.sym 63357 basesoc_picorv327[26]
.sym 63358 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 63360 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 63362 basesoc_picorv327[27]
.sym 63363 picorv32.decoded_imm[27]
.sym 63364 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 63366 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 63368 basesoc_picorv327[28]
.sym 63369 picorv32.decoded_imm[28]
.sym 63370 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 63372 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 63374 basesoc_picorv327[29]
.sym 63375 picorv32.decoded_imm[29]
.sym 63376 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 63378 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 63380 picorv32.decoded_imm[30]
.sym 63381 basesoc_picorv327[30]
.sym 63382 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 63385 picorv32.decoded_imm[31]
.sym 63386 basesoc_picorv327[31]
.sym 63388 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 63392 $abc$36456$n3150
.sym 63393 $abc$36456$n4236_1
.sym 63394 picorv32.decoded_imm[23]
.sym 63395 $abc$36456$n4217
.sym 63396 picorv32.decoded_imm[24]
.sym 63397 $abc$36456$n4247_1
.sym 63398 $abc$36456$n4258
.sym 63399 $abc$36456$n4248_1
.sym 63400 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63404 $abc$36456$n4934
.sym 63405 $abc$36456$n5173
.sym 63406 picorv32.decoded_imm[30]
.sym 63407 picorv32.mem_rdata_q[21]
.sym 63408 picorv32.reg_pc[16]
.sym 63409 $abc$36456$n3034_1
.sym 63410 $abc$36456$n4936
.sym 63411 $abc$36456$n5461
.sym 63412 $abc$36456$n5173
.sym 63413 basesoc_picorv327[24]
.sym 63414 picorv32.decoded_imm[25]
.sym 63416 picorv32.decoded_imm[16]
.sym 63417 $abc$36456$n4059_1
.sym 63418 $abc$36456$n5204
.sym 63419 picorv32.reg_pc[11]
.sym 63421 picorv32.reg_pc[15]
.sym 63422 $abc$36456$n3044_1
.sym 63424 picorv32.reg_pc[14]
.sym 63425 $abc$36456$n5201
.sym 63426 picorv32.instr_auipc
.sym 63427 picorv32.reg_next_pc[3]
.sym 63433 $abc$36456$n3040
.sym 63434 basesoc_picorv327[27]
.sym 63435 $abc$36456$n3113
.sym 63436 $abc$36456$n4055_1
.sym 63438 $abc$36456$n3021
.sym 63442 $abc$36456$n4241_1
.sym 63443 $abc$36456$n3045_1
.sym 63444 $abc$36456$n4937
.sym 63445 $abc$36456$n4938
.sym 63446 picorv32.reg_pc[28]
.sym 63447 $abc$36456$n5488
.sym 63449 basesoc_picorv327[28]
.sym 63450 $abc$36456$n4091_1
.sym 63451 $abc$36456$n4235_1
.sym 63452 $abc$36456$n5173
.sym 63453 $abc$36456$n5486_1
.sym 63454 $abc$36456$n4237
.sym 63455 $abc$36456$n3034_1
.sym 63457 picorv32.reg_pc[27]
.sym 63458 $abc$36456$n4236_1
.sym 63460 $abc$36456$n4243
.sym 63462 picorv32.cpuregs_rs1[27]
.sym 63463 $abc$36456$n4069_1
.sym 63464 $abc$36456$n5555
.sym 63466 basesoc_picorv327[28]
.sym 63467 $abc$36456$n5488
.sym 63468 $abc$36456$n3034_1
.sym 63469 $abc$36456$n4069_1
.sym 63472 $abc$36456$n4069_1
.sym 63473 $abc$36456$n3034_1
.sym 63474 basesoc_picorv327[27]
.sym 63475 $abc$36456$n5486_1
.sym 63478 $abc$36456$n4236_1
.sym 63479 $abc$36456$n3021
.sym 63480 picorv32.cpuregs_rs1[27]
.sym 63481 $abc$36456$n4055_1
.sym 63484 $abc$36456$n4091_1
.sym 63485 $abc$36456$n3040
.sym 63486 $abc$36456$n4938
.sym 63487 picorv32.reg_pc[28]
.sym 63490 $abc$36456$n4235_1
.sym 63491 $abc$36456$n5173
.sym 63492 $abc$36456$n4937
.sym 63493 $abc$36456$n4237
.sym 63496 $abc$36456$n4091_1
.sym 63497 $abc$36456$n3040
.sym 63498 picorv32.reg_pc[27]
.sym 63499 $abc$36456$n4937
.sym 63502 $abc$36456$n4241_1
.sym 63503 $abc$36456$n5173
.sym 63504 $abc$36456$n4243
.sym 63505 $abc$36456$n4938
.sym 63510 $abc$36456$n3045_1
.sym 63511 $abc$36456$n5555
.sym 63512 $abc$36456$n3113
.sym 63513 clk12_$glb_clk
.sym 63516 $abc$36456$n5398
.sym 63517 $abc$36456$n5399
.sym 63518 $abc$36456$n5400
.sym 63519 $abc$36456$n5401
.sym 63520 $abc$36456$n5402
.sym 63521 $abc$36456$n5403
.sym 63522 $abc$36456$n5404
.sym 63523 picorv32.mem_rdata_q[14]
.sym 63527 $abc$36456$n3040
.sym 63528 basesoc_picorv327[25]
.sym 63529 $abc$36456$n3852
.sym 63530 $abc$36456$n4217
.sym 63531 $abc$36456$n3113
.sym 63532 $abc$36456$n4262_1
.sym 63533 $abc$36456$n3021
.sym 63534 picorv32.reg_pc[28]
.sym 63535 picorv32.decoded_imm_uj[24]
.sym 63536 picorv32.cpuregs_rs1[31]
.sym 63537 $abc$36456$n3036
.sym 63538 $abc$36456$n4060_1
.sym 63539 picorv32.decoded_imm_uj[11]
.sym 63542 picorv32.decoded_imm_uj[23]
.sym 63543 picorv32.decoded_imm_uj[15]
.sym 63544 picorv32.decoded_imm_uj[19]
.sym 63546 $abc$36456$n5207
.sym 63548 $abc$36456$n5219
.sym 63549 $abc$36456$n5408
.sym 63550 picorv32.decoded_imm_uj[17]
.sym 63558 $abc$36456$n3870_1
.sym 63559 $abc$36456$n5341
.sym 63561 $abc$36456$n3870_1
.sym 63562 picorv32.irq_delay
.sym 63565 picorv32.decoder_trigger
.sym 63566 $abc$36456$n5340
.sym 63567 $abc$36456$n3876_1
.sym 63568 $abc$36456$n5342
.sym 63569 $abc$36456$n5343
.sym 63570 $abc$36456$n5344
.sym 63574 $abc$36456$n5222
.sym 63576 $abc$36456$n5401
.sym 63577 $abc$36456$n3046
.sym 63579 $abc$36456$n5404
.sym 63582 picorv32.irq_active
.sym 63583 $abc$36456$n5400
.sym 63584 $abc$36456$n5352
.sym 63585 $abc$36456$n5402
.sym 63586 $abc$36456$n5403
.sym 63587 $abc$36456$n5412
.sym 63589 $abc$36456$n5412
.sym 63590 $abc$36456$n5352
.sym 63591 $abc$36456$n3876_1
.sym 63592 $abc$36456$n3870_1
.sym 63595 $abc$36456$n3870_1
.sym 63596 $abc$36456$n3876_1
.sym 63597 $abc$36456$n5342
.sym 63598 $abc$36456$n5402
.sym 63601 picorv32.decoder_trigger
.sym 63602 $abc$36456$n3046
.sym 63603 picorv32.irq_delay
.sym 63604 picorv32.irq_active
.sym 63607 $abc$36456$n3870_1
.sym 63608 $abc$36456$n5400
.sym 63609 $abc$36456$n5340
.sym 63610 $abc$36456$n3876_1
.sym 63613 $abc$36456$n5343
.sym 63614 $abc$36456$n5403
.sym 63615 $abc$36456$n3876_1
.sym 63616 $abc$36456$n3870_1
.sym 63620 $abc$36456$n5222
.sym 63625 $abc$36456$n3870_1
.sym 63626 $abc$36456$n5404
.sym 63627 $abc$36456$n3876_1
.sym 63628 $abc$36456$n5344
.sym 63631 $abc$36456$n3870_1
.sym 63632 $abc$36456$n5401
.sym 63633 $abc$36456$n5341
.sym 63634 $abc$36456$n3876_1
.sym 63635 $abc$36456$n3048_$glb_ce
.sym 63636 clk12_$glb_clk
.sym 63637 $abc$36456$n232_$glb_sr
.sym 63638 $abc$36456$n5405
.sym 63639 $abc$36456$n5406
.sym 63640 $abc$36456$n5407
.sym 63641 $abc$36456$n5408
.sym 63642 $abc$36456$n5409
.sym 63643 $abc$36456$n5410
.sym 63644 $abc$36456$n5411
.sym 63645 $abc$36456$n5412
.sym 63647 $abc$36456$n3107
.sym 63650 $abc$36456$n3858
.sym 63651 picorv32.decoder_trigger
.sym 63652 picorv32.decoded_imm[31]
.sym 63653 $abc$36456$n3876_1
.sym 63654 $abc$36456$n3884_1
.sym 63657 $abc$36456$n5806
.sym 63658 $abc$36456$n2866
.sym 63659 picorv32.decoded_imm_uj[2]
.sym 63660 picorv32.decoded_imm[29]
.sym 63664 picorv32.decoded_imm_uj[22]
.sym 63667 picorv32.reg_pc[29]
.sym 63672 $abc$36456$n5416
.sym 63681 $abc$36456$n5195
.sym 63685 $abc$36456$n5198
.sym 63689 $abc$36456$n5189
.sym 63690 $abc$36456$n5204
.sym 63694 $abc$36456$n5192
.sym 63695 $abc$36456$n5201
.sym 63698 $abc$36456$n5210
.sym 63705 $abc$36456$n5207
.sym 63711 $nextpnr_ICESTORM_LC_13$O
.sym 63713 $abc$36456$n5189
.sym 63717 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 63719 $abc$36456$n5192
.sym 63723 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 63726 $abc$36456$n5195
.sym 63727 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 63729 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 63731 $abc$36456$n5198
.sym 63733 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 63735 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 63738 $abc$36456$n5201
.sym 63739 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 63741 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 63743 $abc$36456$n5204
.sym 63745 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 63747 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 63749 $abc$36456$n5207
.sym 63751 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 63753 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 63756 $abc$36456$n5210
.sym 63757 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 63761 $abc$36456$n5413
.sym 63762 $abc$36456$n5414
.sym 63763 $abc$36456$n5415
.sym 63764 $abc$36456$n5416
.sym 63765 $abc$36456$n5417
.sym 63766 $abc$36456$n5418
.sym 63767 $abc$36456$n5419
.sym 63768 $abc$36456$n5420
.sym 63775 $abc$36456$n3868_1
.sym 63776 picorv32.decoded_imm_uj[14]
.sym 63777 $abc$36456$n5231
.sym 63778 $abc$36456$n3870_1
.sym 63779 picorv32.reg_next_pc[2]
.sym 63781 picorv32.irq_delay
.sym 63782 $abc$36456$n3870_1
.sym 63783 picorv32.reg_next_pc[3]
.sym 63786 $abc$36456$n5237
.sym 63787 $abc$36456$n3048
.sym 63797 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 63810 $abc$36456$n5222
.sym 63814 $abc$36456$n5234
.sym 63815 $abc$36456$n5231
.sym 63817 $abc$36456$n5225
.sym 63818 $abc$36456$n5219
.sym 63825 $abc$36456$n5216
.sym 63826 $abc$36456$n5228
.sym 63829 $abc$36456$n5213
.sym 63834 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 63837 $abc$36456$n5213
.sym 63838 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 63840 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 63843 $abc$36456$n5216
.sym 63844 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 63846 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 63849 $abc$36456$n5219
.sym 63850 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 63852 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 63855 $abc$36456$n5222
.sym 63856 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 63858 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 63861 $abc$36456$n5225
.sym 63862 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 63864 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 63867 $abc$36456$n5228
.sym 63868 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 63870 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 63873 $abc$36456$n5231
.sym 63874 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 63876 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 63879 $abc$36456$n5234
.sym 63880 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 63884 $abc$36456$n5421
.sym 63885 $abc$36456$n5422
.sym 63886 $abc$36456$n5423
.sym 63887 $abc$36456$n5424
.sym 63888 $abc$36456$n5425
.sym 63889 $abc$36456$n5426
.sym 63890 $abc$36456$n5427
.sym 63891 $abc$36456$n3936_1
.sym 63899 picorv32.cpu_state[0]
.sym 63901 picorv32.decoded_imm_uj[24]
.sym 63903 picorv32.latched_stalu
.sym 63904 picorv32.reg_next_pc[24]
.sym 63905 picorv32.decoded_imm_uj[23]
.sym 63907 picorv32.decoded_imm_uj[20]
.sym 63911 $abc$36456$n5216
.sym 63913 $abc$36456$n3870_1
.sym 63919 $abc$36456$n3870_1
.sym 63920 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 63937 $abc$36456$n5255
.sym 63943 $abc$36456$n5240
.sym 63944 $abc$36456$n5246
.sym 63945 $abc$36456$n5252
.sym 63946 $abc$36456$n5237
.sym 63947 $abc$36456$n5249
.sym 63954 $abc$36456$n5243
.sym 63955 $abc$36456$n5258
.sym 63957 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 63959 $abc$36456$n5237
.sym 63961 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 63963 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 63965 $abc$36456$n5240
.sym 63967 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 63969 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 63972 $abc$36456$n5243
.sym 63973 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 63975 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 63978 $abc$36456$n5246
.sym 63979 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 63981 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 63984 $abc$36456$n5249
.sym 63985 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 63987 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 63989 $abc$36456$n5252
.sym 63991 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 63993 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 63995 $abc$36456$n5255
.sym 63997 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 63999 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64002 $abc$36456$n5258
.sym 64003 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 64009 $abc$36456$n3964_1
.sym 64010 $abc$36456$n3972_1
.sym 64026 picorv32.latched_stalu
.sym 64030 csrbank0_leds_out0_w[2]
.sym 64031 $abc$36456$n5252
.sym 64033 $abc$36456$n5249
.sym 64040 $abc$36456$n5360
.sym 64043 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64049 $abc$36456$n5363
.sym 64050 $abc$36456$n5423
.sym 64054 $abc$36456$n5427
.sym 64061 $abc$36456$n5267
.sym 64062 $abc$36456$n3870_1
.sym 64064 $abc$36456$n3876_1
.sym 64068 $abc$36456$n5261
.sym 64069 $abc$36456$n5367
.sym 64070 $abc$36456$n5264
.sym 64071 $abc$36456$n5276
.sym 64072 $abc$36456$n5270
.sym 64073 $abc$36456$n5273
.sym 64080 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 64083 $abc$36456$n5261
.sym 64084 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64086 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 64088 $abc$36456$n5264
.sym 64090 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 64092 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 64095 $abc$36456$n5267
.sym 64096 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 64098 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 64101 $abc$36456$n5270
.sym 64102 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 64104 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 64107 $abc$36456$n5273
.sym 64108 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 64113 $abc$36456$n5276
.sym 64114 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 64117 $abc$36456$n3876_1
.sym 64118 $abc$36456$n5367
.sym 64119 $abc$36456$n5427
.sym 64120 $abc$36456$n3870_1
.sym 64123 $abc$36456$n5363
.sym 64124 $abc$36456$n5423
.sym 64125 $abc$36456$n3870_1
.sym 64126 $abc$36456$n3876_1
.sym 64155 $abc$36456$n5273
.sym 64232 basesoc_ctrl_bus_errors[2]
.sym 64233 basesoc_ctrl_bus_errors[3]
.sym 64234 basesoc_ctrl_bus_errors[4]
.sym 64235 basesoc_ctrl_bus_errors[5]
.sym 64236 basesoc_ctrl_bus_errors[6]
.sym 64237 basesoc_ctrl_bus_errors[7]
.sym 64288 basesoc_ctrl_bus_errors[0]
.sym 64297 $PACKER_VCC_NET
.sym 64299 $abc$36456$n2729
.sym 64305 basesoc_ctrl_bus_errors[0]
.sym 64307 $PACKER_VCC_NET
.sym 64351 $abc$36456$n2729
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64358 basesoc_ctrl_bus_errors[8]
.sym 64359 basesoc_ctrl_bus_errors[9]
.sym 64360 basesoc_ctrl_bus_errors[10]
.sym 64361 basesoc_ctrl_bus_errors[11]
.sym 64362 basesoc_ctrl_bus_errors[12]
.sym 64363 basesoc_ctrl_bus_errors[13]
.sym 64364 basesoc_ctrl_bus_errors[14]
.sym 64365 basesoc_ctrl_bus_errors[15]
.sym 64381 basesoc_ctrl_bus_errors[2]
.sym 64393 $abc$36456$n2729
.sym 64414 basesoc_ctrl_bus_errors[3]
.sym 64423 $abc$36456$n2729
.sym 64435 $abc$36456$n3240
.sym 64437 basesoc_ctrl_bus_errors[2]
.sym 64438 basesoc_ctrl_bus_errors[3]
.sym 64441 $abc$36456$n3242
.sym 64442 basesoc_ctrl_bus_errors[7]
.sym 64443 basesoc_ctrl_bus_errors[0]
.sym 64446 basesoc_ctrl_bus_errors[1]
.sym 64449 $abc$36456$n3324
.sym 64451 basesoc_ctrl_bus_errors[8]
.sym 64452 basesoc_ctrl_bus_errors[9]
.sym 64453 $abc$36456$n2725
.sym 64454 $abc$36456$n2729
.sym 64455 sys_rst
.sym 64458 $abc$36456$n3241
.sym 64459 $abc$36456$n3243
.sym 64460 $abc$36456$n3314
.sym 64461 basesoc_ctrl_bus_errors[10]
.sym 64462 basesoc_ctrl_bus_errors[11]
.sym 64463 basesoc_ctrl_bus_errors[12]
.sym 64464 basesoc_ctrl_bus_errors[13]
.sym 64465 basesoc_ctrl_bus_errors[14]
.sym 64466 basesoc_ctrl_bus_errors[15]
.sym 64468 basesoc_ctrl_bus_errors[11]
.sym 64469 basesoc_ctrl_bus_errors[10]
.sym 64470 basesoc_ctrl_bus_errors[8]
.sym 64471 basesoc_ctrl_bus_errors[9]
.sym 64474 $abc$36456$n3243
.sym 64475 $abc$36456$n3240
.sym 64476 $abc$36456$n3241
.sym 64477 $abc$36456$n3242
.sym 64480 basesoc_ctrl_bus_errors[1]
.sym 64481 basesoc_ctrl_bus_errors[9]
.sym 64482 $abc$36456$n3314
.sym 64483 $abc$36456$n3324
.sym 64487 basesoc_ctrl_bus_errors[1]
.sym 64492 $abc$36456$n3314
.sym 64493 $abc$36456$n3324
.sym 64494 basesoc_ctrl_bus_errors[15]
.sym 64495 basesoc_ctrl_bus_errors[7]
.sym 64498 basesoc_ctrl_bus_errors[0]
.sym 64499 sys_rst
.sym 64500 $abc$36456$n2729
.sym 64504 basesoc_ctrl_bus_errors[13]
.sym 64505 basesoc_ctrl_bus_errors[12]
.sym 64506 basesoc_ctrl_bus_errors[15]
.sym 64507 basesoc_ctrl_bus_errors[14]
.sym 64510 basesoc_ctrl_bus_errors[0]
.sym 64511 basesoc_ctrl_bus_errors[2]
.sym 64512 basesoc_ctrl_bus_errors[3]
.sym 64513 basesoc_ctrl_bus_errors[1]
.sym 64514 $abc$36456$n2725
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64517 basesoc_ctrl_bus_errors[16]
.sym 64518 basesoc_ctrl_bus_errors[17]
.sym 64519 basesoc_ctrl_bus_errors[18]
.sym 64520 basesoc_ctrl_bus_errors[19]
.sym 64521 basesoc_ctrl_bus_errors[20]
.sym 64522 basesoc_ctrl_bus_errors[21]
.sym 64523 basesoc_ctrl_bus_errors[22]
.sym 64524 basesoc_ctrl_bus_errors[23]
.sym 64530 basesoc_dat_w[6]
.sym 64533 $abc$36456$n5072
.sym 64539 $abc$36456$n3240
.sym 64542 $abc$36456$n5056
.sym 64543 $abc$36456$n120
.sym 64546 $abc$36456$n2711
.sym 64549 basesoc_ctrl_bus_errors[14]
.sym 64552 basesoc_ctrl_bus_errors[17]
.sym 64559 $abc$36456$n3324
.sym 64562 basesoc_ctrl_storage[15]
.sym 64563 $abc$36456$n5074
.sym 64565 $abc$36456$n5073
.sym 64566 basesoc_ctrl_bus_errors[0]
.sym 64567 basesoc_ctrl_bus_errors[22]
.sym 64569 $abc$36456$n120
.sym 64573 $abc$36456$n108
.sym 64574 basesoc_ctrl_bus_errors[16]
.sym 64576 $abc$36456$n3317
.sym 64577 basesoc_ctrl_bus_errors[19]
.sym 64578 basesoc_ctrl_bus_errors[28]
.sym 64579 $abc$36456$n3224
.sym 64580 basesoc_ctrl_bus_errors[3]
.sym 64581 basesoc_ctrl_bus_errors[23]
.sym 64582 $abc$36456$n3230
.sym 64583 basesoc_ctrl_bus_errors[17]
.sym 64584 basesoc_ctrl_bus_errors[18]
.sym 64585 $abc$36456$n5075
.sym 64586 basesoc_ctrl_bus_errors[20]
.sym 64587 basesoc_ctrl_bus_errors[21]
.sym 64588 $abc$36456$n3320
.sym 64589 $abc$36456$n5072
.sym 64591 basesoc_ctrl_bus_errors[17]
.sym 64592 basesoc_ctrl_bus_errors[18]
.sym 64593 basesoc_ctrl_bus_errors[16]
.sym 64594 basesoc_ctrl_bus_errors[19]
.sym 64597 basesoc_ctrl_bus_errors[23]
.sym 64598 basesoc_ctrl_bus_errors[21]
.sym 64599 basesoc_ctrl_bus_errors[20]
.sym 64600 basesoc_ctrl_bus_errors[22]
.sym 64603 $abc$36456$n5075
.sym 64604 $abc$36456$n5073
.sym 64605 $abc$36456$n5072
.sym 64606 $abc$36456$n5074
.sym 64609 $abc$36456$n3320
.sym 64610 $abc$36456$n120
.sym 64611 $abc$36456$n3230
.sym 64612 basesoc_ctrl_bus_errors[28]
.sym 64615 $abc$36456$n3317
.sym 64616 $abc$36456$n3324
.sym 64617 basesoc_ctrl_bus_errors[3]
.sym 64618 basesoc_ctrl_bus_errors[19]
.sym 64621 $abc$36456$n3324
.sym 64622 $abc$36456$n3317
.sym 64623 basesoc_ctrl_bus_errors[0]
.sym 64624 basesoc_ctrl_bus_errors[16]
.sym 64627 $abc$36456$n3317
.sym 64628 basesoc_ctrl_bus_errors[23]
.sym 64629 basesoc_ctrl_storage[15]
.sym 64630 $abc$36456$n3224
.sym 64633 $abc$36456$n3224
.sym 64634 $abc$36456$n3317
.sym 64635 basesoc_ctrl_bus_errors[20]
.sym 64636 $abc$36456$n108
.sym 64640 basesoc_ctrl_bus_errors[24]
.sym 64641 basesoc_ctrl_bus_errors[25]
.sym 64642 basesoc_ctrl_bus_errors[26]
.sym 64643 basesoc_ctrl_bus_errors[27]
.sym 64644 basesoc_ctrl_bus_errors[28]
.sym 64645 basesoc_ctrl_bus_errors[29]
.sym 64646 basesoc_ctrl_bus_errors[30]
.sym 64647 basesoc_ctrl_bus_errors[31]
.sym 64652 basesoc_ctrl_reset_reset_r
.sym 64655 $abc$36456$n9
.sym 64656 slave_sel_r[2]
.sym 64658 basesoc_ctrl_storage[15]
.sym 64659 $abc$36456$n5074
.sym 64660 array_muxed1[4]
.sym 64661 $abc$36456$n229
.sym 64662 csrbank2_bitbang_en0_w
.sym 64663 $abc$36456$n3324
.sym 64665 $abc$36456$n5071_1
.sym 64666 $abc$36456$n2729
.sym 64668 $abc$36456$n3227
.sym 64674 sys_rst
.sym 64681 $abc$36456$n5090_1
.sym 64682 $abc$36456$n3235
.sym 64683 sys_rst
.sym 64684 $abc$36456$n3320
.sym 64685 $abc$36456$n3237
.sym 64687 basesoc_dat_w[7]
.sym 64688 $abc$36456$n2833
.sym 64689 $abc$36456$n3236
.sym 64690 $abc$36456$n3234
.sym 64691 $abc$36456$n3239
.sym 64692 $abc$36456$n5092_1
.sym 64694 $abc$36456$n3230
.sym 64695 $abc$36456$n5091_1
.sym 64696 $abc$36456$n3238
.sym 64697 basesoc_ctrl_bus_errors[24]
.sym 64700 basesoc_ctrl_bus_errors[27]
.sym 64702 basesoc_ctrl_reset_reset_r
.sym 64703 basesoc_ctrl_bus_errors[30]
.sym 64704 basesoc_ctrl_bus_errors[31]
.sym 64705 $abc$36456$n5093_1
.sym 64706 basesoc_ctrl_bus_errors[25]
.sym 64707 basesoc_ctrl_bus_errors[26]
.sym 64708 $abc$36456$n2715
.sym 64709 basesoc_ctrl_bus_errors[28]
.sym 64710 basesoc_ctrl_bus_errors[29]
.sym 64711 basesoc_ctrl_storage[31]
.sym 64712 basesoc_ctrl_bus_errors[31]
.sym 64714 basesoc_ctrl_bus_errors[31]
.sym 64715 $abc$36456$n3320
.sym 64716 $abc$36456$n3230
.sym 64717 basesoc_ctrl_storage[31]
.sym 64720 $abc$36456$n3236
.sym 64721 $abc$36456$n3238
.sym 64722 $abc$36456$n3235
.sym 64723 $abc$36456$n3237
.sym 64726 $abc$36456$n5090_1
.sym 64727 $abc$36456$n5093_1
.sym 64728 $abc$36456$n5092_1
.sym 64729 $abc$36456$n5091_1
.sym 64734 basesoc_ctrl_reset_reset_r
.sym 64738 basesoc_ctrl_bus_errors[29]
.sym 64739 basesoc_ctrl_bus_errors[28]
.sym 64740 basesoc_ctrl_bus_errors[30]
.sym 64741 basesoc_ctrl_bus_errors[31]
.sym 64744 $abc$36456$n3239
.sym 64745 sys_rst
.sym 64746 $abc$36456$n2833
.sym 64747 $abc$36456$n3234
.sym 64752 basesoc_dat_w[7]
.sym 64756 basesoc_ctrl_bus_errors[27]
.sym 64757 basesoc_ctrl_bus_errors[24]
.sym 64758 basesoc_ctrl_bus_errors[26]
.sym 64759 basesoc_ctrl_bus_errors[25]
.sym 64760 $abc$36456$n2715
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 $abc$36456$n5053
.sym 64766 $abc$36456$n104
.sym 64767 $abc$36456$n5054_1
.sym 64768 $abc$36456$n110
.sym 64769 $abc$36456$n5086_1
.sym 64770 $abc$36456$n6829
.sym 64775 $abc$36456$n2970
.sym 64777 $abc$36456$n130
.sym 64778 basesoc_ctrl_bus_errors[27]
.sym 64780 basesoc_uart_phy_tx_busy
.sym 64781 $abc$36456$n5061_1
.sym 64782 $abc$36456$n2709
.sym 64784 $abc$36456$n2715
.sym 64785 basesoc_uart_phy_tx_busy
.sym 64786 $PACKER_GND_NET
.sym 64787 basesoc_dat_w[5]
.sym 64788 $abc$36456$n11
.sym 64790 basesoc_we
.sym 64792 $abc$36456$n118
.sym 64793 basesoc_uart_phy_sink_ready
.sym 64794 $abc$36456$n2729
.sym 64795 interface1_bank_bus_dat_r[1]
.sym 64796 $abc$36456$n6306
.sym 64797 basesoc_ctrl_storage[23]
.sym 64798 basesoc_we
.sym 64804 basesoc_ctrl_storage[23]
.sym 64805 basesoc_ctrl_bus_errors[25]
.sym 64807 $abc$36456$n6306
.sym 64808 $abc$36456$n5084
.sym 64809 $abc$36456$n3320
.sym 64810 basesoc_ctrl_bus_errors[30]
.sym 64811 $abc$36456$n3317
.sym 64812 $abc$36456$n5056
.sym 64813 $abc$36456$n5085_1
.sym 64814 $abc$36456$n5057
.sym 64815 $abc$36456$n3222
.sym 64816 $abc$36456$n3224
.sym 64817 basesoc_ctrl_storage[1]
.sym 64818 basesoc_ctrl_storage[7]
.sym 64819 $abc$36456$n2871
.sym 64820 $abc$36456$n5053
.sym 64822 basesoc_ctrl_bus_errors[17]
.sym 64824 basesoc_ctrl_storage[16]
.sym 64826 basesoc_ctrl_storage[17]
.sym 64828 $abc$36456$n3227
.sym 64830 basesoc_ctrl_storage[22]
.sym 64834 $abc$36456$n5086_1
.sym 64835 basesoc_ctrl_storage[8]
.sym 64837 $abc$36456$n5053
.sym 64838 $abc$36456$n5057
.sym 64839 $abc$36456$n2871
.sym 64840 $abc$36456$n5056
.sym 64843 $abc$36456$n5086_1
.sym 64844 basesoc_ctrl_bus_errors[30]
.sym 64845 $abc$36456$n3320
.sym 64846 $abc$36456$n5084
.sym 64849 basesoc_ctrl_storage[1]
.sym 64850 basesoc_ctrl_bus_errors[25]
.sym 64851 $abc$36456$n3222
.sym 64852 $abc$36456$n3320
.sym 64855 basesoc_ctrl_storage[7]
.sym 64856 basesoc_ctrl_storage[23]
.sym 64857 $abc$36456$n3227
.sym 64858 $abc$36456$n3222
.sym 64861 $abc$36456$n5085_1
.sym 64862 basesoc_ctrl_storage[22]
.sym 64864 $abc$36456$n3227
.sym 64867 $abc$36456$n3227
.sym 64868 basesoc_ctrl_storage[17]
.sym 64869 $abc$36456$n3317
.sym 64870 basesoc_ctrl_bus_errors[17]
.sym 64873 basesoc_ctrl_storage[8]
.sym 64874 $abc$36456$n3227
.sym 64875 basesoc_ctrl_storage[16]
.sym 64876 $abc$36456$n3224
.sym 64881 $abc$36456$n6306
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 spiflash_counter[7]
.sym 64887 spiflash_counter[3]
.sym 64888 spiflash_counter[5]
.sym 64889 spiflash_counter[2]
.sym 64893 spiflash_counter[6]
.sym 64899 basesoc_uart_tx_fifo_wrport_we
.sym 64901 user_btn_n
.sym 64905 $abc$36456$n3230
.sym 64906 basesoc_ctrl_storage[7]
.sym 64907 $abc$36456$n3317
.sym 64908 $abc$36456$n106
.sym 64909 $abc$36456$n13
.sym 64910 user_btn1
.sym 64915 basesoc_dat_w[6]
.sym 64916 array_muxed0[11]
.sym 64919 $abc$36456$n2989
.sym 64921 spiflash_counter[3]
.sym 64929 basesoc_dat_w[3]
.sym 64932 basesoc_ctrl_reset_reset_r
.sym 64942 $abc$36456$n2871
.sym 64945 $abc$36456$n2745
.sym 64947 basesoc_dat_w[5]
.sym 64951 $abc$36456$n3227
.sym 64953 sys_rst
.sym 64958 basesoc_we
.sym 64960 basesoc_dat_w[5]
.sym 64973 basesoc_ctrl_reset_reset_r
.sym 64981 basesoc_dat_w[3]
.sym 64984 basesoc_we
.sym 64985 sys_rst
.sym 64986 $abc$36456$n2871
.sym 64987 $abc$36456$n3227
.sym 65006 $abc$36456$n2745
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65011 $abc$36456$n6356
.sym 65012 $abc$36456$n6358
.sym 65013 $abc$36456$n6360
.sym 65014 $abc$36456$n6362
.sym 65015 $abc$36456$n6364
.sym 65016 $abc$36456$n6366
.sym 65024 basesoc_dat_w[4]
.sym 65025 basesoc_dat_w[3]
.sym 65028 $abc$36456$n3224
.sym 65030 $abc$36456$n2871
.sym 65031 $abc$36456$n2713
.sym 65033 spiflash_counter[5]
.sym 65034 user_btn1
.sym 65035 spiflash_counter[2]
.sym 65036 eventmanager_status_w[1]
.sym 65038 $abc$36456$n2713
.sym 65041 $abc$36456$n2713
.sym 65044 basesoc_uart_tx_fifo_do_read
.sym 65051 basesoc_dat_w[7]
.sym 65052 $abc$36456$n2713
.sym 65054 basesoc_ctrl_reset_reset_r
.sym 65058 basesoc_dat_w[1]
.sym 65075 basesoc_dat_w[6]
.sym 65092 basesoc_dat_w[6]
.sym 65113 basesoc_dat_w[7]
.sym 65119 basesoc_ctrl_reset_reset_r
.sym 65125 basesoc_dat_w[1]
.sym 65129 $abc$36456$n2713
.sym 65130 clk12_$glb_clk
.sym 65131 sys_rst_$glb_sr
.sym 65132 $abc$36456$n3398
.sym 65133 $abc$36456$n3388
.sym 65134 $abc$36456$n3393_1
.sym 65135 spiflash_counter[1]
.sym 65136 $abc$36456$n2989
.sym 65137 $abc$36456$n3387
.sym 65138 $abc$36456$n2828
.sym 65139 $abc$36456$n2829
.sym 65149 array_muxed1[4]
.sym 65150 basesoc_ctrl_reset_reset_r
.sym 65152 $abc$36456$n2954
.sym 65158 user_btn1
.sym 65159 $abc$36456$n2988
.sym 65165 $abc$36456$n2964
.sym 65166 sys_rst
.sym 65174 $abc$36456$n3364_1
.sym 65178 $abc$36456$n160
.sym 65179 $abc$36456$n6428
.sym 65180 $abc$36456$n6430
.sym 65182 user_btn1
.sym 65184 $abc$36456$n2942
.sym 65186 $abc$36456$n160
.sym 65188 $abc$36456$n170
.sym 65192 sys_rst
.sym 65194 $abc$36456$n3360
.sym 65198 $abc$36456$n162
.sym 65212 $abc$36456$n6430
.sym 65214 sys_rst
.sym 65215 user_btn1
.sym 65225 $abc$36456$n170
.sym 65230 $abc$36456$n162
.sym 65237 user_btn1
.sym 65238 sys_rst
.sym 65239 $abc$36456$n6428
.sym 65243 $abc$36456$n160
.sym 65248 $abc$36456$n3360
.sym 65249 $abc$36456$n162
.sym 65250 $abc$36456$n3364_1
.sym 65251 $abc$36456$n160
.sym 65252 $abc$36456$n2942
.sym 65253 clk12_$glb_clk
.sym 65257 $abc$36456$n57
.sym 65258 $abc$36456$n2827_1
.sym 65259 $abc$36456$n3381
.sym 65260 adr[1]
.sym 65261 $abc$36456$n3397
.sym 65268 $PACKER_VCC_NET
.sym 65269 $PACKER_VCC_NET
.sym 65270 $abc$36456$n2942
.sym 65274 basesoc_uart_phy_sink_ready
.sym 65275 basesoc_uart_phy_tx_busy
.sym 65278 $abc$36456$n2986
.sym 65279 $abc$36456$n3393_1
.sym 65281 user_btn1
.sym 65282 basesoc_we
.sym 65283 $abc$36456$n3386
.sym 65290 slave_sel[2]
.sym 65298 $abc$36456$n6436
.sym 65300 $abc$36456$n6440
.sym 65302 $abc$36456$n6444
.sym 65303 $abc$36456$n6446
.sym 65307 $abc$36456$n164
.sym 65309 $abc$36456$n166
.sym 65311 $abc$36456$n170
.sym 65317 $abc$36456$n166
.sym 65318 user_btn1
.sym 65323 $abc$36456$n2942
.sym 65324 $abc$36456$n168
.sym 65326 sys_rst
.sym 65331 $abc$36456$n164
.sym 65335 $abc$36456$n168
.sym 65336 $abc$36456$n164
.sym 65337 $abc$36456$n166
.sym 65338 $abc$36456$n170
.sym 65342 $abc$36456$n168
.sym 65347 sys_rst
.sym 65348 user_btn1
.sym 65350 $abc$36456$n6436
.sym 65353 user_btn1
.sym 65354 sys_rst
.sym 65355 $abc$36456$n6444
.sym 65360 $abc$36456$n6440
.sym 65361 sys_rst
.sym 65362 user_btn1
.sym 65365 $abc$36456$n166
.sym 65371 sys_rst
.sym 65372 user_btn1
.sym 65373 $abc$36456$n6446
.sym 65375 $abc$36456$n2942
.sym 65376 clk12_$glb_clk
.sym 65378 $abc$36456$n3386
.sym 65379 $abc$36456$n2988
.sym 65380 $abc$36456$n3389
.sym 65381 spiflash_bus_ack
.sym 65382 $abc$36456$n2964
.sym 65385 $abc$36456$n2971
.sym 65388 basesoc_picorv328[29]
.sym 65390 $abc$36456$n2979_1
.sym 65394 $abc$36456$n2972
.sym 65402 $abc$36456$n5453
.sym 65404 basesoc_picorv323[1]
.sym 65407 array_muxed0[11]
.sym 65408 basesoc_we
.sym 65410 basesoc_picorv327[1]
.sym 65411 basesoc_picorv327[6]
.sym 65421 $abc$36456$n2943
.sym 65427 waittimer1_count[1]
.sym 65433 eventmanager_status_w[1]
.sym 65434 waittimer1_count[0]
.sym 65439 $abc$36456$n3393_1
.sym 65441 user_btn1
.sym 65443 sys_rst
.sym 65448 $abc$36456$n2972
.sym 65452 user_btn1
.sym 65455 waittimer1_count[1]
.sym 65476 user_btn1
.sym 65477 sys_rst
.sym 65478 waittimer1_count[0]
.sym 65479 eventmanager_status_w[1]
.sym 65483 $abc$36456$n3393_1
.sym 65485 $abc$36456$n2972
.sym 65494 eventmanager_status_w[1]
.sym 65496 sys_rst
.sym 65497 user_btn1
.sym 65498 $abc$36456$n2943
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65502 basesoc_we
.sym 65503 spram_bus_ack
.sym 65506 slave_sel_r[1]
.sym 65507 spram_wren0
.sym 65508 $abc$36456$n5287
.sym 65509 basesoc_picorv328[24]
.sym 65512 basesoc_picorv328[24]
.sym 65515 $abc$36456$n2974
.sym 65516 array_muxed0[12]
.sym 65517 $abc$36456$n2943
.sym 65518 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 65519 $abc$36456$n232
.sym 65521 array_muxed0[5]
.sym 65523 $abc$36456$n2841_1
.sym 65526 basesoc_picorv327[9]
.sym 65527 basesoc_picorv327[0]
.sym 65528 slave_sel_r[1]
.sym 65529 basesoc_picorv327[3]
.sym 65531 basesoc_picorv327[7]
.sym 65532 array_muxed0[13]
.sym 65534 $abc$36456$n5459
.sym 65535 basesoc_picorv327[4]
.sym 65536 $abc$36456$n5462
.sym 65543 basesoc_picorv323[7]
.sym 65546 basesoc_picorv323[2]
.sym 65547 basesoc_picorv327[3]
.sym 65553 basesoc_picorv327[0]
.sym 65554 basesoc_picorv323[6]
.sym 65557 basesoc_picorv327[7]
.sym 65559 basesoc_picorv323[0]
.sym 65560 basesoc_picorv327[5]
.sym 65561 basesoc_picorv327[4]
.sym 65564 basesoc_picorv323[1]
.sym 65566 basesoc_picorv327[2]
.sym 65567 basesoc_picorv323[4]
.sym 65568 basesoc_picorv323[5]
.sym 65569 basesoc_picorv323[3]
.sym 65570 basesoc_picorv327[1]
.sym 65571 basesoc_picorv327[6]
.sym 65574 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 65576 basesoc_picorv323[0]
.sym 65577 basesoc_picorv327[0]
.sym 65580 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 65582 basesoc_picorv323[1]
.sym 65583 basesoc_picorv327[1]
.sym 65584 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 65586 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 65588 basesoc_picorv327[2]
.sym 65589 basesoc_picorv323[2]
.sym 65590 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 65592 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 65594 basesoc_picorv323[3]
.sym 65595 basesoc_picorv327[3]
.sym 65596 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 65598 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 65600 basesoc_picorv327[4]
.sym 65601 basesoc_picorv323[4]
.sym 65602 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 65604 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 65606 basesoc_picorv327[5]
.sym 65607 basesoc_picorv323[5]
.sym 65608 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 65610 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 65612 basesoc_picorv323[6]
.sym 65613 basesoc_picorv327[6]
.sym 65614 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 65616 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 65618 basesoc_picorv327[7]
.sym 65619 basesoc_picorv323[7]
.sym 65620 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 65624 $abc$36456$n2737
.sym 65629 basesoc_counter[0]
.sym 65630 $abc$36456$n4571
.sym 65631 basesoc_counter[1]
.sym 65636 $abc$36456$n2960_1
.sym 65637 spram_wren0
.sym 65639 $abc$36456$n2882_1
.sym 65640 $abc$36456$n2833
.sym 65642 $abc$36456$n3447
.sym 65645 basesoc_we
.sym 65646 $abc$36456$n2841_1
.sym 65647 $abc$36456$n2974_1
.sym 65648 $abc$36456$n5501
.sym 65649 basesoc_picorv327[10]
.sym 65651 $abc$36456$n5438
.sym 65652 basesoc_picorv327[2]
.sym 65653 basesoc_picorv327[18]
.sym 65656 basesoc_picorv327[11]
.sym 65657 basesoc_picorv327[19]
.sym 65660 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 65665 basesoc_picorv327[10]
.sym 65668 basesoc_picorv327[12]
.sym 65681 basesoc_picorv328[11]
.sym 65682 basesoc_picorv327[11]
.sym 65683 basesoc_picorv328[12]
.sym 65684 basesoc_picorv328[14]
.sym 65685 basesoc_picorv327[14]
.sym 65686 basesoc_picorv327[9]
.sym 65687 basesoc_picorv328[9]
.sym 65688 basesoc_picorv327[8]
.sym 65689 basesoc_picorv328[10]
.sym 65690 basesoc_picorv328[8]
.sym 65691 basesoc_picorv327[15]
.sym 65692 basesoc_picorv328[15]
.sym 65694 basesoc_picorv327[13]
.sym 65695 basesoc_picorv328[13]
.sym 65697 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 65699 basesoc_picorv327[8]
.sym 65700 basesoc_picorv328[8]
.sym 65701 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 65703 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 65705 basesoc_picorv328[9]
.sym 65706 basesoc_picorv327[9]
.sym 65707 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 65709 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 65711 basesoc_picorv328[10]
.sym 65712 basesoc_picorv327[10]
.sym 65713 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 65715 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 65717 basesoc_picorv328[11]
.sym 65718 basesoc_picorv327[11]
.sym 65719 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 65721 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 65723 basesoc_picorv327[12]
.sym 65724 basesoc_picorv328[12]
.sym 65725 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 65727 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 65729 basesoc_picorv327[13]
.sym 65730 basesoc_picorv328[13]
.sym 65731 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 65733 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 65735 basesoc_picorv328[14]
.sym 65736 basesoc_picorv327[14]
.sym 65737 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 65739 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 65741 basesoc_picorv328[15]
.sym 65742 basesoc_picorv327[15]
.sym 65743 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 65749 $abc$36456$n4632_1
.sym 65750 array_muxed0[13]
.sym 65751 $abc$36456$n4631_1
.sym 65753 $abc$36456$n4598_1
.sym 65757 picorv32.decoded_imm_uj[16]
.sym 65760 basesoc_uart_tx_fifo_do_read
.sym 65761 $abc$36456$n2733
.sym 65762 array_muxed0[3]
.sym 65764 basesoc_picorv328[17]
.sym 65765 $PACKER_VCC_NET
.sym 65767 $abc$36456$n2932
.sym 65769 $abc$36456$n2879
.sym 65770 basesoc_uart_tx_fifo_do_read
.sym 65771 basesoc_picorv327[14]
.sym 65772 $abc$36456$n4405
.sym 65773 basesoc_picorv323[0]
.sym 65774 basesoc_picorv327[21]
.sym 65775 basesoc_picorv327[22]
.sym 65776 basesoc_picorv328[8]
.sym 65777 basesoc_picorv327[15]
.sym 65778 $abc$36456$n3444
.sym 65779 basesoc_picorv328[12]
.sym 65780 $abc$36456$n4404_1
.sym 65781 basesoc_picorv327[15]
.sym 65783 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 65790 basesoc_picorv327[21]
.sym 65792 basesoc_picorv327[20]
.sym 65793 basesoc_picorv327[23]
.sym 65795 basesoc_picorv328[19]
.sym 65801 basesoc_picorv327[22]
.sym 65803 basesoc_picorv327[16]
.sym 65805 basesoc_picorv328[20]
.sym 65809 basesoc_picorv328[18]
.sym 65810 basesoc_picorv328[17]
.sym 65811 basesoc_picorv328[21]
.sym 65813 basesoc_picorv327[18]
.sym 65814 basesoc_picorv327[17]
.sym 65816 basesoc_picorv328[16]
.sym 65817 basesoc_picorv327[19]
.sym 65818 basesoc_picorv328[22]
.sym 65819 basesoc_picorv328[23]
.sym 65820 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 65822 basesoc_picorv328[16]
.sym 65823 basesoc_picorv327[16]
.sym 65824 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 65826 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 65828 basesoc_picorv328[17]
.sym 65829 basesoc_picorv327[17]
.sym 65830 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 65832 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 65834 basesoc_picorv328[18]
.sym 65835 basesoc_picorv327[18]
.sym 65836 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 65838 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 65840 basesoc_picorv327[19]
.sym 65841 basesoc_picorv328[19]
.sym 65842 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 65844 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 65846 basesoc_picorv328[20]
.sym 65847 basesoc_picorv327[20]
.sym 65848 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 65850 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 65852 basesoc_picorv327[21]
.sym 65853 basesoc_picorv328[21]
.sym 65854 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 65856 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 65858 basesoc_picorv328[22]
.sym 65859 basesoc_picorv327[22]
.sym 65860 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 65862 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 65864 basesoc_picorv328[23]
.sym 65865 basesoc_picorv327[23]
.sym 65866 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 65870 $abc$36456$n4412_1
.sym 65871 $abc$36456$n3183
.sym 65872 $abc$36456$n3184
.sym 65874 $abc$36456$n3181
.sym 65875 $abc$36456$n4514_1
.sym 65876 $abc$36456$n3182
.sym 65877 $abc$36456$n4689_1
.sym 65880 $abc$36456$n3148
.sym 65882 $abc$36456$n5477
.sym 65884 $abc$36456$n3894
.sym 65886 $abc$36456$n4405
.sym 65887 basesoc_picorv323[4]
.sym 65888 $abc$36456$n5483
.sym 65889 $abc$36456$n3708_1
.sym 65890 $abc$36456$n3026
.sym 65891 $abc$36456$n3012
.sym 65893 $abc$36456$n2932
.sym 65894 basesoc_picorv328[24]
.sym 65896 $abc$36456$n5457
.sym 65897 $abc$36456$n5451
.sym 65898 basesoc_picorv327[6]
.sym 65899 $abc$36456$n5489
.sym 65900 basesoc_picorv327[17]
.sym 65901 basesoc_picorv327[1]
.sym 65902 $abc$36456$n5453
.sym 65903 basesoc_picorv327[29]
.sym 65904 $abc$36456$n5469
.sym 65905 $abc$36456$n5498
.sym 65906 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 65911 basesoc_picorv328[30]
.sym 65912 basesoc_picorv328[24]
.sym 65913 basesoc_picorv327[27]
.sym 65914 basesoc_picorv327[29]
.sym 65915 basesoc_picorv327[24]
.sym 65917 basesoc_picorv327[25]
.sym 65923 basesoc_picorv327[26]
.sym 65924 basesoc_picorv328[26]
.sym 65925 basesoc_picorv328[31]
.sym 65930 basesoc_picorv328[28]
.sym 65932 basesoc_picorv328[25]
.sym 65933 basesoc_picorv328[29]
.sym 65934 basesoc_picorv328[27]
.sym 65938 basesoc_picorv327[31]
.sym 65939 basesoc_picorv327[30]
.sym 65940 basesoc_picorv327[28]
.sym 65943 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 65945 basesoc_picorv328[24]
.sym 65946 basesoc_picorv327[24]
.sym 65947 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 65949 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 65951 basesoc_picorv327[25]
.sym 65952 basesoc_picorv328[25]
.sym 65953 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 65955 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 65957 basesoc_picorv327[26]
.sym 65958 basesoc_picorv328[26]
.sym 65959 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 65961 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 65963 basesoc_picorv327[27]
.sym 65964 basesoc_picorv328[27]
.sym 65965 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 65967 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 65969 basesoc_picorv328[28]
.sym 65970 basesoc_picorv327[28]
.sym 65971 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 65973 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 65975 basesoc_picorv328[29]
.sym 65976 basesoc_picorv327[29]
.sym 65977 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 65979 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 65981 basesoc_picorv327[30]
.sym 65982 basesoc_picorv328[30]
.sym 65983 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 65986 basesoc_picorv328[31]
.sym 65987 basesoc_picorv327[31]
.sym 65989 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 65993 $abc$36456$n4641_1
.sym 65994 $abc$36456$n4642
.sym 65995 $abc$36456$n6739
.sym 65997 $abc$36456$n4564
.sym 65998 $abc$36456$n6727
.sym 65999 $abc$36456$n6724
.sym 66000 $abc$36456$n6728
.sym 66004 basesoc_picorv328[23]
.sym 66008 $abc$36456$n5487
.sym 66009 basesoc_picorv327[27]
.sym 66011 $abc$36456$n3185
.sym 66012 $abc$36456$n4412_1
.sym 66013 $abc$36456$n5510
.sym 66015 basesoc_picorv328[30]
.sym 66017 basesoc_picorv327[14]
.sym 66018 basesoc_picorv328[25]
.sym 66019 basesoc_picorv327[0]
.sym 66020 basesoc_picorv328[27]
.sym 66021 basesoc_picorv327[9]
.sym 66022 basesoc_picorv327[4]
.sym 66023 basesoc_picorv327[7]
.sym 66024 $abc$36456$n5462
.sym 66025 basesoc_picorv327[3]
.sym 66026 basesoc_picorv327[4]
.sym 66027 $abc$36456$n5459
.sym 66028 picorv32.reg_next_pc[3]
.sym 66036 basesoc_picorv327[3]
.sym 66037 basesoc_picorv327[0]
.sym 66038 $abc$36456$n6726
.sym 66041 basesoc_picorv327[7]
.sym 66045 $abc$36456$n6731
.sym 66046 basesoc_picorv327[4]
.sym 66047 $abc$36456$n6730
.sym 66048 $abc$36456$n6729
.sym 66055 $abc$36456$n6727
.sym 66056 $abc$36456$n6724
.sym 66057 basesoc_picorv327[2]
.sym 66058 basesoc_picorv327[6]
.sym 66061 basesoc_picorv327[1]
.sym 66062 $abc$36456$n6725
.sym 66063 basesoc_picorv327[5]
.sym 66065 $abc$36456$n6728
.sym 66066 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 66068 basesoc_picorv327[0]
.sym 66069 $abc$36456$n6724
.sym 66072 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 66074 basesoc_picorv327[1]
.sym 66075 $abc$36456$n6725
.sym 66076 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 66078 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 66080 basesoc_picorv327[2]
.sym 66081 $abc$36456$n6726
.sym 66082 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 66084 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 66086 basesoc_picorv327[3]
.sym 66087 $abc$36456$n6727
.sym 66088 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 66090 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 66092 basesoc_picorv327[4]
.sym 66093 $abc$36456$n6728
.sym 66094 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 66096 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 66098 basesoc_picorv327[5]
.sym 66099 $abc$36456$n6729
.sym 66100 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 66102 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 66104 basesoc_picorv327[6]
.sym 66105 $abc$36456$n6730
.sym 66106 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 66108 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 66110 $abc$36456$n6731
.sym 66111 basesoc_picorv327[7]
.sym 66112 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 66116 $abc$36456$n4579
.sym 66117 $abc$36456$n6747
.sym 66118 $abc$36456$n6735
.sym 66119 $abc$36456$n4435
.sym 66120 $abc$36456$n4637_1
.sym 66121 $abc$36456$n6737
.sym 66122 $abc$36456$n4585
.sym 66123 $abc$36456$n4638
.sym 66126 $abc$36456$n3146_1
.sym 66128 $abc$36456$n4399
.sym 66129 $abc$36456$n6724
.sym 66130 $abc$36456$n4405
.sym 66132 basesoc_picorv328[21]
.sym 66133 $abc$36456$n4429_1
.sym 66134 $abc$36456$n3894
.sym 66135 $abc$36456$n3459
.sym 66136 $abc$36456$n3711_1
.sym 66137 $abc$36456$n4405
.sym 66138 basesoc_picorv323[1]
.sym 66139 picorv32.mem_rdata_latched[2]
.sym 66140 basesoc_picorv327[18]
.sym 66142 basesoc_picorv327[10]
.sym 66143 basesoc_picorv327[2]
.sym 66144 basesoc_picorv323[4]
.sym 66145 $abc$36456$n5501
.sym 66146 $abc$36456$n5516
.sym 66147 basesoc_picorv327[11]
.sym 66148 basesoc_picorv327[11]
.sym 66149 basesoc_picorv327[19]
.sym 66151 basesoc_picorv327[18]
.sym 66152 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 66159 basesoc_picorv327[11]
.sym 66161 $abc$36456$n6743
.sym 66162 $abc$36456$n6741
.sym 66163 basesoc_picorv327[12]
.sym 66166 $abc$36456$n6733
.sym 66167 $abc$36456$n6739
.sym 66168 basesoc_picorv327[10]
.sym 66171 $abc$36456$n6745
.sym 66175 $abc$36456$n6735
.sym 66177 basesoc_picorv327[14]
.sym 66178 $abc$36456$n6737
.sym 66180 basesoc_picorv327[8]
.sym 66181 basesoc_picorv327[9]
.sym 66182 $abc$36456$n6747
.sym 66183 basesoc_picorv327[13]
.sym 66187 basesoc_picorv327[15]
.sym 66189 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 66191 basesoc_picorv327[8]
.sym 66192 $abc$36456$n6733
.sym 66193 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 66195 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 66197 $abc$36456$n6735
.sym 66198 basesoc_picorv327[9]
.sym 66199 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 66201 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 66203 $abc$36456$n6737
.sym 66204 basesoc_picorv327[10]
.sym 66205 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 66207 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 66209 basesoc_picorv327[11]
.sym 66210 $abc$36456$n6739
.sym 66211 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 66213 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 66215 $abc$36456$n6741
.sym 66216 basesoc_picorv327[12]
.sym 66217 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 66219 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 66221 $abc$36456$n6743
.sym 66222 basesoc_picorv327[13]
.sym 66223 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 66225 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 66227 $abc$36456$n6745
.sym 66228 basesoc_picorv327[14]
.sym 66229 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 66231 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 66233 $abc$36456$n6747
.sym 66234 basesoc_picorv327[15]
.sym 66235 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 66239 $abc$36456$n4647_1
.sym 66240 $abc$36456$n6749
.sym 66241 $abc$36456$n6761
.sym 66242 $abc$36456$n6751
.sym 66243 $abc$36456$n6753
.sym 66244 $abc$36456$n6757
.sym 66245 $abc$36456$n4652_1
.sym 66246 $abc$36456$n6763
.sym 66250 $abc$36456$n3134_1
.sym 66251 picorv32.mem_rdata_latched[2]
.sym 66252 basesoc_picorv328[16]
.sym 66253 $PACKER_VCC_NET
.sym 66254 $abc$36456$n4435
.sym 66258 $abc$36456$n4579
.sym 66259 $abc$36456$n4402
.sym 66261 basesoc_picorv323[0]
.sym 66262 basesoc_picorv328[20]
.sym 66263 basesoc_picorv327[14]
.sym 66264 $abc$36456$n4404_1
.sym 66265 picorv32.instr_jal
.sym 66266 basesoc_picorv327[21]
.sym 66267 basesoc_picorv327[20]
.sym 66268 $abc$36456$n4405
.sym 66269 basesoc_picorv327[21]
.sym 66270 $abc$36456$n3444
.sym 66271 $abc$36456$n4009_1
.sym 66272 basesoc_picorv328[8]
.sym 66273 basesoc_picorv327[15]
.sym 66275 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 66283 $abc$36456$n6755
.sym 66284 basesoc_picorv327[16]
.sym 66286 $abc$36456$n6759
.sym 66289 basesoc_picorv327[23]
.sym 66290 basesoc_picorv327[21]
.sym 66293 basesoc_picorv327[20]
.sym 66297 $abc$36456$n6749
.sym 66298 $abc$36456$n6761
.sym 66299 $abc$36456$n6751
.sym 66301 $abc$36456$n6757
.sym 66303 $abc$36456$n6763
.sym 66305 basesoc_picorv327[17]
.sym 66306 basesoc_picorv327[22]
.sym 66308 $abc$36456$n6753
.sym 66309 basesoc_picorv327[19]
.sym 66311 basesoc_picorv327[18]
.sym 66312 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 66314 $abc$36456$n6749
.sym 66315 basesoc_picorv327[16]
.sym 66316 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 66318 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 66320 basesoc_picorv327[17]
.sym 66321 $abc$36456$n6751
.sym 66322 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 66324 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 66326 $abc$36456$n6753
.sym 66327 basesoc_picorv327[18]
.sym 66328 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 66330 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 66332 basesoc_picorv327[19]
.sym 66333 $abc$36456$n6755
.sym 66334 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 66336 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 66338 $abc$36456$n6757
.sym 66339 basesoc_picorv327[20]
.sym 66340 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 66342 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 66344 $abc$36456$n6759
.sym 66345 basesoc_picorv327[21]
.sym 66346 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 66348 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 66350 basesoc_picorv327[22]
.sym 66351 $abc$36456$n6761
.sym 66352 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 66354 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 66356 basesoc_picorv327[23]
.sym 66357 $abc$36456$n6763
.sym 66358 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 66362 $abc$36456$n4656
.sym 66363 $abc$36456$n6767
.sym 66364 $abc$36456$n4678
.sym 66365 picorv32.alu_out_q[29]
.sym 66366 $abc$36456$n4654
.sym 66367 $abc$36456$n4645_1
.sym 66368 $abc$36456$n4681
.sym 66369 $abc$36456$n4655_1
.sym 66373 picorv32.decoded_imm[24]
.sym 66374 $abc$36456$n4475
.sym 66375 $abc$36456$n4652_1
.sym 66377 $abc$36456$n6755
.sym 66380 $PACKER_GND_NET
.sym 66381 $abc$36456$n3852
.sym 66382 $abc$36456$n4405
.sym 66384 picorv32.instr_sub
.sym 66385 basesoc_picorv328[16]
.sym 66386 $abc$36456$n5498
.sym 66387 $abc$36456$n4069_1
.sym 66388 picorv32.is_sb_sh_sw
.sym 66389 basesoc_picorv327[6]
.sym 66390 basesoc_picorv328[24]
.sym 66391 basesoc_picorv327[17]
.sym 66392 picorv32.mem_rdata_q[22]
.sym 66393 basesoc_picorv328[18]
.sym 66394 basesoc_picorv328[22]
.sym 66395 basesoc_picorv327[29]
.sym 66396 basesoc_picorv328[26]
.sym 66397 basesoc_picorv327[1]
.sym 66398 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 66403 $abc$36456$n6771
.sym 66404 $abc$36456$n6769
.sym 66405 $abc$36456$n6765
.sym 66406 basesoc_picorv327[29]
.sym 66408 basesoc_picorv327[25]
.sym 66409 basesoc_picorv327[31]
.sym 66411 $abc$36456$n6777
.sym 66412 $abc$36456$n6773
.sym 66415 $abc$36456$n6779
.sym 66417 basesoc_picorv327[27]
.sym 66418 basesoc_picorv327[26]
.sym 66421 $abc$36456$n6775
.sym 66423 basesoc_picorv327[30]
.sym 66428 $abc$36456$n6767
.sym 66429 basesoc_picorv327[24]
.sym 66431 basesoc_picorv327[28]
.sym 66435 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 66437 basesoc_picorv327[24]
.sym 66438 $abc$36456$n6765
.sym 66439 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 66441 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 66443 $abc$36456$n6767
.sym 66444 basesoc_picorv327[25]
.sym 66445 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 66447 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 66449 $abc$36456$n6769
.sym 66450 basesoc_picorv327[26]
.sym 66451 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 66453 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 66455 $abc$36456$n6771
.sym 66456 basesoc_picorv327[27]
.sym 66457 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 66459 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 66461 basesoc_picorv327[28]
.sym 66462 $abc$36456$n6773
.sym 66463 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 66465 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 66467 $abc$36456$n6775
.sym 66468 basesoc_picorv327[29]
.sym 66469 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 66471 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 66473 $abc$36456$n6777
.sym 66474 basesoc_picorv327[30]
.sym 66475 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 66479 basesoc_picorv327[31]
.sym 66480 $abc$36456$n6779
.sym 66481 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 66485 $abc$36456$n3201
.sym 66486 $abc$36456$n3195
.sym 66487 $abc$36456$n3202
.sym 66488 $abc$36456$n3200
.sym 66489 $abc$36456$n3193
.sym 66490 picorv32.mem_rdata_latched[13]
.sym 66491 $abc$36456$n3196
.sym 66492 $abc$36456$n3194
.sym 66496 picorv32.decoded_imm[22]
.sym 66497 basesoc_picorv327[8]
.sym 66498 $abc$36456$n3852
.sym 66500 $abc$36456$n4679
.sym 66503 $abc$36456$n6792
.sym 66504 basesoc_picorv328[30]
.sym 66505 basesoc_picorv327[27]
.sym 66506 $abc$36456$n3852
.sym 66507 $abc$36456$n6808
.sym 66508 basesoc_picorv328[25]
.sym 66509 basesoc_picorv327[3]
.sym 66510 basesoc_picorv328[25]
.sym 66511 basesoc_picorv327[11]
.sym 66513 basesoc_picorv327[14]
.sym 66514 basesoc_picorv328[20]
.sym 66515 basesoc_picorv328[23]
.sym 66516 basesoc_picorv328[29]
.sym 66517 basesoc_picorv327[7]
.sym 66518 basesoc_picorv327[4]
.sym 66519 $abc$36456$n3126_1
.sym 66520 picorv32.decoded_imm[25]
.sym 66526 $abc$36456$n3188
.sym 66528 basesoc_picorv328[24]
.sym 66529 $abc$36456$n3191
.sym 66532 basesoc_picorv328[25]
.sym 66533 basesoc_picorv327[25]
.sym 66536 basesoc_picorv323[4]
.sym 66538 basesoc_picorv323[7]
.sym 66539 $abc$36456$n3192
.sym 66541 $abc$36456$n3189
.sym 66542 basesoc_picorv327[4]
.sym 66543 basesoc_picorv327[7]
.sym 66544 picorv32.mem_rdata_latched[24]
.sym 66545 basesoc_picorv328[27]
.sym 66547 basesoc_picorv327[1]
.sym 66548 $abc$36456$n3187
.sym 66549 $abc$36456$n3190
.sym 66551 basesoc_picorv327[26]
.sym 66553 basesoc_picorv323[1]
.sym 66556 basesoc_picorv328[26]
.sym 66560 basesoc_picorv328[27]
.sym 66565 basesoc_picorv328[26]
.sym 66571 basesoc_picorv328[24]
.sym 66577 basesoc_picorv323[7]
.sym 66578 $abc$36456$n3187
.sym 66579 basesoc_picorv327[7]
.sym 66580 $abc$36456$n3192
.sym 66583 picorv32.mem_rdata_latched[24]
.sym 66589 basesoc_picorv327[1]
.sym 66590 basesoc_picorv327[4]
.sym 66591 basesoc_picorv323[4]
.sym 66592 basesoc_picorv323[1]
.sym 66595 $abc$36456$n3189
.sym 66596 $abc$36456$n3190
.sym 66597 $abc$36456$n3188
.sym 66598 $abc$36456$n3191
.sym 66601 basesoc_picorv327[25]
.sym 66602 basesoc_picorv327[26]
.sym 66603 basesoc_picorv328[26]
.sym 66604 basesoc_picorv328[25]
.sym 66605 $abc$36456$n3030_$glb_ce
.sym 66606 clk12_$glb_clk
.sym 66609 basesoc_picorv327[6]
.sym 66610 $abc$36456$n3105
.sym 66611 $abc$36456$n3126_1
.sym 66612 basesoc_picorv327[29]
.sym 66613 basesoc_picorv327[1]
.sym 66614 basesoc_picorv327[3]
.sym 66615 basesoc_picorv327[11]
.sym 66619 picorv32.decoded_imm_uj[13]
.sym 66620 basesoc_picorv328[31]
.sym 66621 $abc$36456$n4406_1
.sym 66622 basesoc_picorv327[26]
.sym 66623 picorv32.is_lui_auipc_jal
.sym 66624 basesoc_picorv328[9]
.sym 66627 basesoc_picorv328[10]
.sym 66628 $PACKER_VCC_NET
.sym 66632 basesoc_picorv328[22]
.sym 66633 basesoc_picorv327[19]
.sym 66634 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66635 basesoc_picorv327[1]
.sym 66636 basesoc_picorv327[10]
.sym 66637 picorv32.decoded_imm_uj[4]
.sym 66638 picorv32.mem_rdata_latched[13]
.sym 66639 basesoc_picorv327[11]
.sym 66640 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66641 picorv32.decoded_imm[29]
.sym 66642 basesoc_picorv328[29]
.sym 66643 basesoc_picorv327[18]
.sym 66649 basesoc_picorv328[16]
.sym 66651 basesoc_picorv327[31]
.sym 66653 $abc$36456$n3802_1
.sym 66655 $abc$36456$n3812
.sym 66658 $abc$36456$n3804
.sym 66659 basesoc_picorv328[31]
.sym 66660 picorv32.mem_rdata_q[16]
.sym 66662 picorv32.instr_lui
.sym 66663 basesoc_picorv327[16]
.sym 66664 picorv32.mem_rdata_q[22]
.sym 66665 picorv32.decoded_imm[29]
.sym 66667 picorv32.mem_rdata_q[23]
.sym 66668 $abc$36456$n3126_1
.sym 66669 picorv32.decoded_imm[22]
.sym 66673 picorv32.instr_auipc
.sym 66674 $abc$36456$n3798
.sym 66675 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66676 picorv32.decoded_imm[24]
.sym 66679 picorv32.is_lui_auipc_jal
.sym 66680 picorv32.decoded_imm[25]
.sym 66682 picorv32.mem_rdata_q[16]
.sym 66683 $abc$36456$n3126_1
.sym 66684 picorv32.instr_lui
.sym 66685 picorv32.instr_auipc
.sym 66688 picorv32.is_lui_auipc_jal
.sym 66689 $abc$36456$n3812
.sym 66690 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66691 picorv32.decoded_imm[29]
.sym 66694 picorv32.decoded_imm[24]
.sym 66695 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66696 $abc$36456$n3802_1
.sym 66697 picorv32.is_lui_auipc_jal
.sym 66700 basesoc_picorv328[31]
.sym 66701 basesoc_picorv328[16]
.sym 66702 basesoc_picorv327[16]
.sym 66703 basesoc_picorv327[31]
.sym 66706 picorv32.decoded_imm[22]
.sym 66707 picorv32.is_lui_auipc_jal
.sym 66708 $abc$36456$n3798
.sym 66709 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66712 $abc$36456$n3126_1
.sym 66713 picorv32.mem_rdata_q[23]
.sym 66714 picorv32.instr_auipc
.sym 66715 picorv32.instr_lui
.sym 66718 picorv32.decoded_imm[25]
.sym 66719 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66720 $abc$36456$n3804
.sym 66721 picorv32.is_lui_auipc_jal
.sym 66724 picorv32.instr_auipc
.sym 66725 picorv32.mem_rdata_q[22]
.sym 66726 $abc$36456$n3126_1
.sym 66727 picorv32.instr_lui
.sym 66728 $abc$36456$n3107_$glb_ce
.sym 66729 clk12_$glb_clk
.sym 66731 picorv32.decoded_imm[11]
.sym 66732 $abc$36456$n4066_1
.sym 66733 $abc$36456$n4159
.sym 66734 $abc$36456$n4158
.sym 66735 $abc$36456$n4067_1
.sym 66736 $abc$36456$n4065_1
.sym 66737 picorv32.decoded_imm[7]
.sym 66738 $abc$36456$n5431
.sym 66740 basesoc_picorv327[1]
.sym 66741 picorv32.decoded_imm_uj[16]
.sym 66743 basesoc_picorv327[12]
.sym 66744 basesoc_picorv327[3]
.sym 66745 $abc$36456$n3022
.sym 66746 picorv32.mem_rdata_q[31]
.sym 66747 basesoc_picorv328[29]
.sym 66748 $abc$36456$n3021
.sym 66749 $abc$36456$n3802_1
.sym 66750 $abc$36456$n2862
.sym 66751 $abc$36456$n3812
.sym 66752 basesoc_picorv327[6]
.sym 66754 $abc$36456$n3804
.sym 66755 basesoc_picorv327[14]
.sym 66756 $abc$36456$n5490_1
.sym 66757 basesoc_picorv327[15]
.sym 66758 picorv32.mem_rdata_latched[16]
.sym 66759 basesoc_picorv327[29]
.sym 66760 picorv32.decoded_imm[8]
.sym 66761 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66762 picorv32.instr_jal
.sym 66763 basesoc_picorv327[20]
.sym 66764 picorv32.decoded_imm[5]
.sym 66765 $abc$36456$n5465_1
.sym 66766 picorv32.latched_is_lu
.sym 66772 $abc$36456$n4095_1
.sym 66773 $abc$36456$n4098_1
.sym 66774 picorv32.mem_rdata_latched[16]
.sym 66775 picorv32.reg_pc[5]
.sym 66776 $abc$36456$n4055_1
.sym 66777 $abc$36456$n4091_1
.sym 66778 $abc$36456$n4060_1
.sym 66779 $abc$36456$n4096_1
.sym 66781 basesoc_picorv327[6]
.sym 66783 $abc$36456$n3040
.sym 66784 $abc$36456$n3021
.sym 66785 $abc$36456$n4915
.sym 66786 picorv32.instr_jal
.sym 66787 picorv32.cpuregs_rs1[5]
.sym 66788 picorv32.mem_rdata_q[7]
.sym 66792 $abc$36456$n4097_1
.sym 66793 $abc$36456$n5173
.sym 66794 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66795 picorv32.decoded_imm_uj[11]
.sym 66796 $abc$36456$n4059_1
.sym 66798 picorv32.mem_rdata_latched[13]
.sym 66803 basesoc_picorv327[4]
.sym 66805 $abc$36456$n4055_1
.sym 66807 picorv32.cpuregs_rs1[5]
.sym 66808 $abc$36456$n4096_1
.sym 66811 picorv32.reg_pc[5]
.sym 66812 $abc$36456$n4915
.sym 66813 $abc$36456$n4091_1
.sym 66814 $abc$36456$n3040
.sym 66820 picorv32.mem_rdata_latched[13]
.sym 66826 picorv32.mem_rdata_latched[16]
.sym 66829 $abc$36456$n4060_1
.sym 66831 basesoc_picorv327[4]
.sym 66835 $abc$36456$n4098_1
.sym 66836 $abc$36456$n4095_1
.sym 66837 $abc$36456$n5173
.sym 66838 $abc$36456$n4915
.sym 66841 picorv32.mem_rdata_q[7]
.sym 66842 picorv32.decoded_imm_uj[11]
.sym 66843 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66844 picorv32.instr_jal
.sym 66847 $abc$36456$n3021
.sym 66848 $abc$36456$n4097_1
.sym 66849 $abc$36456$n4059_1
.sym 66850 basesoc_picorv327[6]
.sym 66851 $abc$36456$n3030_$glb_ce
.sym 66852 clk12_$glb_clk
.sym 66854 basesoc_picorv327[17]
.sym 66855 $abc$36456$n3124_1
.sym 66856 $abc$36456$n5459_1
.sym 66857 basesoc_picorv327[13]
.sym 66858 $abc$36456$n4147
.sym 66859 basesoc_picorv327[18]
.sym 66860 basesoc_picorv327[14]
.sym 66861 basesoc_picorv327[15]
.sym 66866 picorv32.mem_rdata_latched[30]
.sym 66867 $abc$36456$n5523_1
.sym 66868 $abc$36456$n5439_1
.sym 66870 picorv32.instr_maskirq
.sym 66871 $abc$36456$n3040
.sym 66872 $abc$36456$n4055_1
.sym 66873 picorv32.instr_sub
.sym 66874 basesoc_picorv327[2]
.sym 66875 picorv32.is_sb_sh_sw
.sym 66876 picorv32.instr_lui
.sym 66877 basesoc_picorv327[5]
.sym 66878 picorv32.decoded_imm[13]
.sym 66879 picorv32.decoded_imm_uj[13]
.sym 66880 $abc$36456$n3040
.sym 66881 basesoc_picorv327[18]
.sym 66882 picorv32.decoded_imm[1]
.sym 66883 $abc$36456$n4069_1
.sym 66884 picorv32.decoded_imm[6]
.sym 66885 $abc$36456$n2866
.sym 66886 picorv32.mem_rdata_q[31]
.sym 66887 basesoc_picorv327[17]
.sym 66889 picorv32.decoded_imm_uj[6]
.sym 66895 picorv32.reg_pc[14]
.sym 66896 $abc$36456$n3021
.sym 66897 $abc$36456$n3800_1
.sym 66898 $abc$36456$n4148
.sym 66899 $abc$36456$n3040
.sym 66900 $abc$36456$n4923
.sym 66901 picorv32.is_lui_auipc_jal
.sym 66902 $abc$36456$n4925
.sym 66903 $abc$36456$n4152
.sym 66904 picorv32.reg_pc[15]
.sym 66906 $abc$36456$n4154
.sym 66909 $abc$36456$n4924
.sym 66911 picorv32.decoded_imm[30]
.sym 66912 picorv32.decoded_imm[23]
.sym 66913 $abc$36456$n5173
.sym 66914 $abc$36456$n3814
.sym 66915 $abc$36456$n4147
.sym 66917 picorv32.cpuregs_rs1[13]
.sym 66918 $abc$36456$n4055_1
.sym 66919 $abc$36456$n3794_1
.sym 66920 $abc$36456$n4146
.sym 66921 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66922 picorv32.decoded_imm[20]
.sym 66923 $abc$36456$n4091_1
.sym 66928 picorv32.is_lui_auipc_jal
.sym 66929 $abc$36456$n3814
.sym 66930 picorv32.decoded_imm[30]
.sym 66931 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66934 $abc$36456$n3021
.sym 66935 $abc$36456$n4147
.sym 66936 $abc$36456$n4055_1
.sym 66937 picorv32.cpuregs_rs1[13]
.sym 66940 $abc$36456$n4154
.sym 66941 $abc$36456$n4924
.sym 66942 $abc$36456$n5173
.sym 66943 $abc$36456$n4152
.sym 66946 $abc$36456$n4924
.sym 66947 picorv32.reg_pc[14]
.sym 66948 $abc$36456$n4091_1
.sym 66949 $abc$36456$n3040
.sym 66952 picorv32.is_lui_auipc_jal
.sym 66953 picorv32.decoded_imm[23]
.sym 66954 $abc$36456$n3800_1
.sym 66955 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66958 $abc$36456$n4091_1
.sym 66959 $abc$36456$n3040
.sym 66960 $abc$36456$n4925
.sym 66961 picorv32.reg_pc[15]
.sym 66964 picorv32.decoded_imm[20]
.sym 66965 $abc$36456$n3794_1
.sym 66966 picorv32.is_lui_auipc_jal
.sym 66967 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66970 $abc$36456$n4148
.sym 66971 $abc$36456$n5173
.sym 66972 $abc$36456$n4923
.sym 66973 $abc$36456$n4146
.sym 66974 $abc$36456$n3107_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66977 picorv32.decoded_imm[1]
.sym 66978 picorv32.decoded_imm[6]
.sym 66979 picorv32.decoded_imm[8]
.sym 66980 $abc$36456$n3152
.sym 66981 picorv32.decoded_imm[5]
.sym 66982 $abc$36456$n3154
.sym 66983 picorv32.decoded_imm[13]
.sym 66984 $abc$36456$n3128
.sym 66989 $abc$36456$n2877_1
.sym 66990 $abc$36456$n3021
.sym 66992 basesoc_picorv327[13]
.sym 66993 picorv32.is_lui_auipc_jal
.sym 66994 basesoc_picorv327[15]
.sym 66995 basesoc_picorv327[8]
.sym 66996 basesoc_picorv327[17]
.sym 66997 picorv32.instr_lui
.sym 66998 $abc$36456$n3852
.sym 66999 basesoc_picorv327[23]
.sym 67000 picorv32.mem_rdata_q[31]
.sym 67001 picorv32.reg_pc[26]
.sym 67003 picorv32.mem_rdata_q[29]
.sym 67004 picorv32.decoded_imm[14]
.sym 67005 picorv32.decoded_imm[25]
.sym 67006 basesoc_picorv328[23]
.sym 67007 $abc$36456$n4055_1
.sym 67009 basesoc_picorv327[14]
.sym 67010 basesoc_picorv328[20]
.sym 67011 $abc$36456$n3126_1
.sym 67012 picorv32.decoded_imm[6]
.sym 67018 $abc$36456$n4173
.sym 67020 $abc$36456$n4198
.sym 67023 $abc$36456$n4931
.sym 67024 $abc$36456$n4059_1
.sym 67025 picorv32.mem_rdata_latched[31]
.sym 67026 basesoc_picorv327[17]
.sym 67027 $abc$36456$n4927
.sym 67031 basesoc_picorv327[21]
.sym 67032 $abc$36456$n5173
.sym 67033 basesoc_picorv327[15]
.sym 67034 picorv32.mem_rdata_latched[21]
.sym 67035 $abc$36456$n4091_1
.sym 67037 $abc$36456$n4060_1
.sym 67040 $abc$36456$n3040
.sym 67042 basesoc_picorv327[19]
.sym 67044 $abc$36456$n4170
.sym 67046 picorv32.reg_pc[13]
.sym 67047 $abc$36456$n4923
.sym 67048 picorv32.mem_rdata_latched[15]
.sym 67051 basesoc_picorv327[15]
.sym 67052 basesoc_picorv327[17]
.sym 67053 $abc$36456$n4059_1
.sym 67054 $abc$36456$n4060_1
.sym 67057 basesoc_picorv327[19]
.sym 67058 basesoc_picorv327[21]
.sym 67059 $abc$36456$n4060_1
.sym 67060 $abc$36456$n4059_1
.sym 67066 picorv32.mem_rdata_latched[15]
.sym 67069 picorv32.reg_pc[13]
.sym 67070 $abc$36456$n3040
.sym 67071 $abc$36456$n4091_1
.sym 67072 $abc$36456$n4923
.sym 67076 picorv32.mem_rdata_latched[31]
.sym 67082 picorv32.mem_rdata_latched[21]
.sym 67087 $abc$36456$n4173
.sym 67088 $abc$36456$n5173
.sym 67089 $abc$36456$n4927
.sym 67090 $abc$36456$n4170
.sym 67093 $abc$36456$n4931
.sym 67094 $abc$36456$n4198
.sym 67095 $abc$36456$n5173
.sym 67096 $abc$36456$n3040
.sym 67097 $abc$36456$n3030_$glb_ce
.sym 67098 clk12_$glb_clk
.sym 67100 picorv32.decoded_imm[25]
.sym 67101 picorv32.decoded_imm[30]
.sym 67102 $abc$36456$n3164
.sym 67103 picorv32.decoded_imm[12]
.sym 67104 picorv32.decoded_imm[9]
.sym 67105 $abc$36456$n4257_1
.sym 67106 picorv32.decoded_imm[10]
.sym 67107 $abc$36456$n5484_1
.sym 67108 picorv32.instr_maskirq
.sym 67113 picorv32.decoded_imm[13]
.sym 67114 $abc$36456$n3021
.sym 67115 picorv32.is_lui_auipc_jal
.sym 67116 $abc$36456$n4171
.sym 67117 picorv32.cpu_state[0]
.sym 67118 picorv32.irq_pending[1]
.sym 67119 picorv32.instr_auipc
.sym 67120 $abc$36456$n4059_1
.sym 67122 picorv32.is_compare
.sym 67123 picorv32.mem_rdata_q[26]
.sym 67124 picorv32.decoded_imm_uj[5]
.sym 67125 picorv32.decoded_imm[29]
.sym 67126 picorv32.reg_next_pc[17]
.sym 67127 $abc$36456$n3124_1
.sym 67128 basesoc_picorv327[19]
.sym 67129 picorv32.decoded_imm[10]
.sym 67130 picorv32.decoded_imm[14]
.sym 67131 picorv32.decoded_imm_uj[1]
.sym 67132 picorv32.decoded_imm_uj[4]
.sym 67133 $abc$36456$n3858
.sym 67135 picorv32.decoded_imm[30]
.sym 67141 $abc$36456$n4165
.sym 67142 $abc$36456$n3021
.sym 67143 picorv32.reg_pc[29]
.sym 67144 $abc$36456$n4166
.sym 67145 $abc$36456$n4091_1
.sym 67146 $abc$36456$n4939
.sym 67148 $abc$36456$n4055_1
.sym 67150 $abc$36456$n5173
.sym 67151 $abc$36456$n4936
.sym 67152 picorv32.cpuregs_rs1[16]
.sym 67153 picorv32.decoded_imm_uj[22]
.sym 67154 $abc$36456$n4247_1
.sym 67156 picorv32.reg_pc[16]
.sym 67157 $abc$36456$n3134_1
.sym 67160 $abc$36456$n3124_1
.sym 67161 picorv32.reg_pc[26]
.sym 67163 $abc$36456$n3146_1
.sym 67164 $abc$36456$n4249
.sym 67165 $abc$36456$n4926
.sym 67166 picorv32.decoded_imm_uj[16]
.sym 67167 $abc$36456$n3040
.sym 67168 picorv32.instr_jal
.sym 67169 picorv32.instr_jal
.sym 67170 $abc$36456$n4164
.sym 67174 $abc$36456$n5173
.sym 67175 $abc$36456$n4926
.sym 67176 $abc$36456$n4164
.sym 67177 $abc$36456$n4166
.sym 67180 $abc$36456$n4936
.sym 67181 $abc$36456$n4091_1
.sym 67182 $abc$36456$n3040
.sym 67183 picorv32.reg_pc[26]
.sym 67186 $abc$36456$n3134_1
.sym 67187 $abc$36456$n3124_1
.sym 67188 picorv32.decoded_imm_uj[16]
.sym 67189 picorv32.instr_jal
.sym 67192 $abc$36456$n3040
.sym 67193 $abc$36456$n4091_1
.sym 67194 $abc$36456$n4926
.sym 67195 picorv32.reg_pc[16]
.sym 67198 $abc$36456$n4247_1
.sym 67199 $abc$36456$n4249
.sym 67200 $abc$36456$n5173
.sym 67201 $abc$36456$n4939
.sym 67204 $abc$36456$n3021
.sym 67205 $abc$36456$n4165
.sym 67206 $abc$36456$n4055_1
.sym 67207 picorv32.cpuregs_rs1[16]
.sym 67210 $abc$36456$n3146_1
.sym 67211 picorv32.decoded_imm_uj[22]
.sym 67212 picorv32.instr_jal
.sym 67213 $abc$36456$n3124_1
.sym 67216 $abc$36456$n3040
.sym 67217 picorv32.reg_pc[29]
.sym 67218 $abc$36456$n4939
.sym 67219 $abc$36456$n4091_1
.sym 67220 $abc$36456$n3032_$glb_ce
.sym 67221 clk12_$glb_clk
.sym 67222 $abc$36456$n229_$glb_sr
.sym 67223 $abc$36456$n3036
.sym 67224 picorv32.decoded_imm[14]
.sym 67225 picorv32.decoded_imm[21]
.sym 67226 $abc$36456$n3156
.sym 67227 $abc$36456$n4230_1
.sym 67228 $abc$36456$n4229_1
.sym 67229 picorv32.decoded_imm[20]
.sym 67230 $abc$36456$n3160
.sym 67232 $abc$36456$n5173
.sym 67235 picorv32.decoded_imm_uj[10]
.sym 67236 picorv32.decoded_imm[10]
.sym 67237 picorv32.decoded_imm_uj[12]
.sym 67238 picorv32.decoded_imm[12]
.sym 67239 basesoc_picorv327[24]
.sym 67240 $abc$36456$n5173
.sym 67241 $abc$36456$n3052
.sym 67242 picorv32.mem_rdata_q[30]
.sym 67243 picorv32.mem_rdata_q[20]
.sym 67244 picorv32.decoded_imm[30]
.sym 67245 basesoc_picorv327[31]
.sym 67246 $abc$36456$n3021
.sym 67247 $abc$36456$n3164
.sym 67248 picorv32.decoded_imm_uj[14]
.sym 67249 $abc$36456$n2866
.sym 67250 $abc$36456$n3868_1
.sym 67251 picorv32.decoded_imm[9]
.sym 67252 $abc$36456$n5490_1
.sym 67254 picorv32.instr_jal
.sym 67255 picorv32.instr_jal
.sym 67256 basesoc_picorv327[26]
.sym 67257 $abc$36456$n5484_1
.sym 67258 $abc$36456$n3166
.sym 67264 $abc$36456$n3150
.sym 67265 $abc$36456$n4091_1
.sym 67266 $abc$36456$n4055_1
.sym 67267 basesoc_picorv327[26]
.sym 67268 picorv32.instr_lui
.sym 67269 $abc$36456$n4259_1
.sym 67270 $abc$36456$n4262_1
.sym 67271 $abc$36456$n4248_1
.sym 67272 picorv32.cpuregs_rs1[29]
.sym 67273 $abc$36456$n3021
.sym 67274 picorv32.cpuregs_rs1[31]
.sym 67275 picorv32.decoded_imm_uj[24]
.sym 67276 $abc$36456$n4060_1
.sym 67278 picorv32.instr_jal
.sym 67280 $abc$36456$n4059_1
.sym 67282 picorv32.cpuregs_rs1[24]
.sym 67283 $abc$36456$n3126_1
.sym 67285 basesoc_picorv327[28]
.sym 67286 basesoc_picorv327[30]
.sym 67287 $abc$36456$n3124_1
.sym 67288 picorv32.reg_pc[24]
.sym 67289 $abc$36456$n3148
.sym 67290 picorv32.mem_rdata_q[24]
.sym 67291 picorv32.instr_auipc
.sym 67293 basesoc_picorv327[28]
.sym 67295 picorv32.decoded_imm_uj[23]
.sym 67297 picorv32.instr_lui
.sym 67298 $abc$36456$n3126_1
.sym 67299 picorv32.instr_auipc
.sym 67300 picorv32.mem_rdata_q[24]
.sym 67303 $abc$36456$n4060_1
.sym 67304 $abc$36456$n4059_1
.sym 67305 basesoc_picorv327[26]
.sym 67306 basesoc_picorv327[28]
.sym 67309 picorv32.decoded_imm_uj[23]
.sym 67310 $abc$36456$n3124_1
.sym 67311 $abc$36456$n3148
.sym 67312 picorv32.instr_jal
.sym 67315 $abc$36456$n4091_1
.sym 67316 picorv32.cpuregs_rs1[24]
.sym 67317 picorv32.reg_pc[24]
.sym 67318 $abc$36456$n4055_1
.sym 67321 picorv32.decoded_imm_uj[24]
.sym 67322 picorv32.instr_jal
.sym 67323 $abc$36456$n3150
.sym 67324 $abc$36456$n3124_1
.sym 67327 $abc$36456$n4248_1
.sym 67328 $abc$36456$n3021
.sym 67329 picorv32.cpuregs_rs1[29]
.sym 67330 $abc$36456$n4055_1
.sym 67333 $abc$36456$n4055_1
.sym 67334 picorv32.cpuregs_rs1[31]
.sym 67335 $abc$36456$n4262_1
.sym 67336 $abc$36456$n4259_1
.sym 67339 $abc$36456$n4060_1
.sym 67340 basesoc_picorv327[30]
.sym 67341 basesoc_picorv327[28]
.sym 67342 $abc$36456$n4059_1
.sym 67343 $abc$36456$n3032_$glb_ce
.sym 67344 clk12_$glb_clk
.sym 67345 $abc$36456$n229_$glb_sr
.sym 67346 picorv32.decoded_imm[29]
.sym 67347 picorv32.decoded_imm[31]
.sym 67348 picorv32.decoded_imm[27]
.sym 67349 picorv32.decoded_imm[28]
.sym 67350 $abc$36456$n3858
.sym 67351 picorv32.decoded_imm[26]
.sym 67352 $abc$36456$n3860_1
.sym 67353 $abc$36456$n2866
.sym 67358 picorv32.decoded_imm_uj[21]
.sym 67359 picorv32.decoded_imm[20]
.sym 67360 picorv32.latched_stalu
.sym 67361 $abc$36456$n4932
.sym 67362 picorv32.cpu_state[4]
.sym 67363 $abc$36456$n4069_1
.sym 67364 picorv32.instr_lui
.sym 67365 $abc$36456$n4259_1
.sym 67366 picorv32.cpu_state[4]
.sym 67367 picorv32.cpu_state[3]
.sym 67368 picorv32.cpuregs_rs1[29]
.sym 67369 picorv32.decoded_imm[21]
.sym 67371 $abc$36456$n3858
.sym 67372 basesoc_picorv327[30]
.sym 67373 picorv32.decoded_imm[26]
.sym 67375 $abc$36456$n3860_1
.sym 67376 $abc$36456$n3868_1
.sym 67377 $abc$36456$n2866
.sym 67378 $abc$36456$n3144_1
.sym 67379 picorv32.cpu_state[0]
.sym 67387 $abc$36456$n5806
.sym 67389 picorv32.decoded_imm_uj[2]
.sym 67390 picorv32.decoded_imm_uj[3]
.sym 67392 picorv32.decoded_imm_uj[6]
.sym 67393 $abc$36456$n5204
.sym 67394 $abc$36456$n5198
.sym 67396 picorv32.decoded_imm_uj[5]
.sym 67397 picorv32.decoded_imm_uj[7]
.sym 67401 picorv32.decoded_imm_uj[1]
.sym 67402 $abc$36456$n5195
.sym 67404 picorv32.decoded_imm_uj[4]
.sym 67409 $abc$36456$n5207
.sym 67411 $abc$36456$n5189
.sym 67412 $abc$36456$n5192
.sym 67413 picorv32.decoded_imm_uj[8]
.sym 67414 $abc$36456$n5201
.sym 67419 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 67421 picorv32.decoded_imm_uj[1]
.sym 67422 $abc$36456$n5806
.sym 67425 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 67427 picorv32.decoded_imm_uj[2]
.sym 67428 $abc$36456$n5189
.sym 67429 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 67431 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 67433 picorv32.decoded_imm_uj[3]
.sym 67434 $abc$36456$n5192
.sym 67435 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 67437 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 67439 $abc$36456$n5195
.sym 67440 picorv32.decoded_imm_uj[4]
.sym 67441 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 67443 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 67445 $abc$36456$n5198
.sym 67446 picorv32.decoded_imm_uj[5]
.sym 67447 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 67449 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 67451 $abc$36456$n5201
.sym 67452 picorv32.decoded_imm_uj[6]
.sym 67453 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 67455 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 67457 picorv32.decoded_imm_uj[7]
.sym 67458 $abc$36456$n5204
.sym 67459 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 67461 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 67463 $abc$36456$n5207
.sym 67464 picorv32.decoded_imm_uj[8]
.sym 67465 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 67469 picorv32.reg_next_pc[3]
.sym 67470 $abc$36456$n3868_1
.sym 67471 $abc$36456$n3869_1
.sym 67472 $abc$36456$n3862_1
.sym 67474 $abc$36456$n3166
.sym 67475 picorv32.reg_next_pc[2]
.sym 67476 $abc$36456$n3863_1
.sym 67481 picorv32.latched_stalu
.sym 67482 $abc$36456$n3860_1
.sym 67483 picorv32.cpu_state[3]
.sym 67484 picorv32.decoded_imm[28]
.sym 67485 picorv32.decoded_imm_uj[7]
.sym 67486 $abc$36456$n3048
.sym 67487 $abc$36456$n5399
.sym 67488 picorv32.decoded_imm_uj[6]
.sym 67489 $abc$36456$n3042_1
.sym 67490 $abc$36456$n5195
.sym 67492 picorv32.decoded_imm[27]
.sym 67493 picorv32.reg_pc[26]
.sym 67496 $abc$36456$n5222
.sym 67497 $abc$36456$n3158
.sym 67498 $abc$36456$n5192
.sym 67500 picorv32.decoded_imm_uj[29]
.sym 67501 picorv32.decoded_imm_uj[9]
.sym 67502 picorv32.irq_state[0]
.sym 67503 picorv32.reg_pc[24]
.sym 67504 $abc$36456$n3868_1
.sym 67505 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 67511 picorv32.decoded_imm_uj[12]
.sym 67512 picorv32.decoded_imm_uj[10]
.sym 67518 picorv32.decoded_imm_uj[15]
.sym 67519 $abc$36456$n5210
.sym 67520 $abc$36456$n5222
.sym 67522 picorv32.decoded_imm_uj[11]
.sym 67523 $abc$36456$n5219
.sym 67524 picorv32.decoded_imm_uj[14]
.sym 67525 $abc$36456$n5231
.sym 67526 picorv32.decoded_imm_uj[13]
.sym 67527 picorv32.decoded_imm_uj[9]
.sym 67530 $abc$36456$n5216
.sym 67536 picorv32.decoded_imm_uj[16]
.sym 67537 $abc$36456$n5225
.sym 67540 $abc$36456$n5213
.sym 67541 $abc$36456$n5228
.sym 67542 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 67544 picorv32.decoded_imm_uj[9]
.sym 67545 $abc$36456$n5210
.sym 67546 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 67548 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 67550 picorv32.decoded_imm_uj[10]
.sym 67551 $abc$36456$n5213
.sym 67552 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 67554 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 67556 picorv32.decoded_imm_uj[11]
.sym 67557 $abc$36456$n5216
.sym 67558 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 67560 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 67562 $abc$36456$n5219
.sym 67563 picorv32.decoded_imm_uj[12]
.sym 67564 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 67566 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 67568 $abc$36456$n5222
.sym 67569 picorv32.decoded_imm_uj[13]
.sym 67570 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 67572 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 67574 $abc$36456$n5225
.sym 67575 picorv32.decoded_imm_uj[14]
.sym 67576 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 67578 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 67580 picorv32.decoded_imm_uj[15]
.sym 67581 $abc$36456$n5228
.sym 67582 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 67584 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 67586 $abc$36456$n5231
.sym 67587 picorv32.decoded_imm_uj[16]
.sym 67588 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 67592 $abc$36456$n3928_1
.sym 67593 $abc$36456$n4347_1
.sym 67594 $abc$36456$n5255
.sym 67595 picorv32.reg_pc[24]
.sym 67596 picorv32.reg_next_pc[17]
.sym 67597 $abc$36456$n3956_1
.sym 67598 $abc$36456$n5234
.sym 67599 picorv32.reg_next_pc[24]
.sym 67601 $abc$36456$n3166
.sym 67605 picorv32.decoded_imm_uj[12]
.sym 67606 $abc$36456$n3870_1
.sym 67607 $abc$36456$n3876_1
.sym 67608 picorv32.decoded_imm_uj[10]
.sym 67610 $abc$36456$n3427
.sym 67611 picorv32.reg_next_pc[3]
.sym 67612 $abc$36456$n3048
.sym 67613 $abc$36456$n3044_1
.sym 67614 picorv32.latched_stalu
.sym 67615 $abc$36456$n5210
.sym 67617 picorv32.reg_next_pc[17]
.sym 67618 $abc$36456$n3876_1
.sym 67620 $abc$36456$n5189
.sym 67622 picorv32.decoder_trigger
.sym 67624 $abc$36456$n3876_1
.sym 67628 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 67633 $abc$36456$n5243
.sym 67635 picorv32.decoded_imm_uj[17]
.sym 67637 picorv32.decoded_imm_uj[19]
.sym 67639 picorv32.decoded_imm_uj[22]
.sym 67641 $abc$36456$n5237
.sym 67642 $abc$36456$n5252
.sym 67643 picorv32.decoded_imm_uj[23]
.sym 67645 picorv32.decoded_imm_uj[20]
.sym 67647 picorv32.decoded_imm_uj[24]
.sym 67651 $abc$36456$n5255
.sym 67654 $abc$36456$n5249
.sym 67657 picorv32.decoded_imm_uj[21]
.sym 67660 $abc$36456$n5246
.sym 67661 $abc$36456$n5240
.sym 67662 picorv32.decoded_imm_uj[18]
.sym 67663 $abc$36456$n5234
.sym 67665 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 67667 $abc$36456$n5234
.sym 67668 picorv32.decoded_imm_uj[17]
.sym 67669 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 67671 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 67673 picorv32.decoded_imm_uj[18]
.sym 67674 $abc$36456$n5237
.sym 67675 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 67677 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 67679 $abc$36456$n5240
.sym 67680 picorv32.decoded_imm_uj[19]
.sym 67681 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 67683 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 67685 $abc$36456$n5243
.sym 67686 picorv32.decoded_imm_uj[20]
.sym 67687 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 67689 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 67691 picorv32.decoded_imm_uj[21]
.sym 67692 $abc$36456$n5246
.sym 67693 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 67695 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 67697 picorv32.decoded_imm_uj[22]
.sym 67698 $abc$36456$n5249
.sym 67699 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 67701 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 67703 picorv32.decoded_imm_uj[23]
.sym 67704 $abc$36456$n5252
.sym 67705 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 67707 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 67709 $abc$36456$n5255
.sym 67710 picorv32.decoded_imm_uj[24]
.sym 67711 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 67715 picorv32.decoded_imm_uj[30]
.sym 67717 picorv32.decoded_imm_uj[31]
.sym 67718 picorv32.decoded_imm_uj[29]
.sym 67719 picorv32.decoded_imm_uj[27]
.sym 67720 picorv32.decoded_imm_uj[25]
.sym 67721 picorv32.decoded_imm_uj[28]
.sym 67722 picorv32.decoded_imm_uj[26]
.sym 67727 $abc$36456$n3870_1
.sym 67728 $abc$36456$n5360
.sym 67731 picorv32.decoded_imm_uj[23]
.sym 67735 picorv32.cpu_state[0]
.sym 67736 $abc$36456$n4347_1
.sym 67737 $abc$36456$n5243
.sym 67738 $abc$36456$n5252
.sym 67743 picorv32.decoded_imm_uj[21]
.sym 67751 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 67756 $abc$36456$n5270
.sym 67757 $abc$36456$n5355
.sym 67758 $abc$36456$n3870_1
.sym 67760 $abc$36456$n5261
.sym 67762 $abc$36456$n5267
.sym 67764 $abc$36456$n5273
.sym 67766 $abc$36456$n5415
.sym 67767 $abc$36456$n5276
.sym 67772 picorv32.decoded_imm_uj[30]
.sym 67775 picorv32.decoded_imm_uj[29]
.sym 67777 picorv32.decoded_imm_uj[25]
.sym 67778 $abc$36456$n3876_1
.sym 67779 picorv32.decoded_imm_uj[26]
.sym 67782 picorv32.decoded_imm_uj[31]
.sym 67783 $abc$36456$n5258
.sym 67784 picorv32.decoded_imm_uj[27]
.sym 67786 picorv32.decoded_imm_uj[28]
.sym 67787 $abc$36456$n5264
.sym 67788 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 67790 picorv32.decoded_imm_uj[25]
.sym 67791 $abc$36456$n5258
.sym 67792 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 67794 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 67796 $abc$36456$n5261
.sym 67797 picorv32.decoded_imm_uj[26]
.sym 67798 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 67800 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 67802 picorv32.decoded_imm_uj[27]
.sym 67803 $abc$36456$n5264
.sym 67804 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 67806 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 67808 $abc$36456$n5267
.sym 67809 picorv32.decoded_imm_uj[28]
.sym 67810 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 67812 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 67814 picorv32.decoded_imm_uj[29]
.sym 67815 $abc$36456$n5270
.sym 67816 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 67818 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 67820 picorv32.decoded_imm_uj[30]
.sym 67821 $abc$36456$n5273
.sym 67822 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 67826 picorv32.decoded_imm_uj[31]
.sym 67827 $abc$36456$n5276
.sym 67828 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 67831 $abc$36456$n5415
.sym 67832 $abc$36456$n3876_1
.sym 67833 $abc$36456$n5355
.sym 67834 $abc$36456$n3870_1
.sym 67850 $abc$36456$n5273
.sym 67852 $abc$36456$n3870_1
.sym 67855 $abc$36456$n5276
.sym 67858 $abc$36456$n5267
.sym 67860 $abc$36456$n5270
.sym 67879 $abc$36456$n5362
.sym 67880 $abc$36456$n3870_1
.sym 67881 $abc$36456$n5364
.sym 67882 $abc$36456$n5424
.sym 67886 $abc$36456$n3870_1
.sym 67888 $abc$36456$n5422
.sym 67890 $abc$36456$n3876_1
.sym 67896 $abc$36456$n3876_1
.sym 67924 $abc$36456$n5362
.sym 67925 $abc$36456$n3876_1
.sym 67926 $abc$36456$n5422
.sym 67927 $abc$36456$n3870_1
.sym 67930 $abc$36456$n5424
.sym 67931 $abc$36456$n3876_1
.sym 67932 $abc$36456$n3870_1
.sym 67933 $abc$36456$n5364
.sym 68000 $abc$36456$n3048
.sym 68061 spram_datain01[0]
.sym 68103 basesoc_ctrl_bus_errors[0]
.sym 68114 $abc$36456$n2729
.sym 68115 basesoc_ctrl_bus_errors[4]
.sym 68121 basesoc_ctrl_bus_errors[2]
.sym 68122 basesoc_ctrl_bus_errors[3]
.sym 68125 basesoc_ctrl_bus_errors[6]
.sym 68130 basesoc_ctrl_bus_errors[1]
.sym 68132 basesoc_ctrl_bus_errors[5]
.sym 68134 basesoc_ctrl_bus_errors[7]
.sym 68135 $nextpnr_ICESTORM_LC_1$O
.sym 68138 basesoc_ctrl_bus_errors[0]
.sym 68141 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 68143 basesoc_ctrl_bus_errors[1]
.sym 68147 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 68150 basesoc_ctrl_bus_errors[2]
.sym 68151 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 68153 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 68156 basesoc_ctrl_bus_errors[3]
.sym 68157 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 68159 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 68161 basesoc_ctrl_bus_errors[4]
.sym 68163 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 68165 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 68167 basesoc_ctrl_bus_errors[5]
.sym 68169 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 68171 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 68174 basesoc_ctrl_bus_errors[6]
.sym 68175 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 68177 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 68179 basesoc_ctrl_bus_errors[7]
.sym 68181 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 68182 $abc$36456$n2729
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68189 $abc$36456$n3240
.sym 68190 $abc$36456$n7
.sym 68192 basesoc_ctrl_storage[2]
.sym 68193 basesoc_ctrl_storage[0]
.sym 68194 $abc$36456$n5072
.sym 68196 $abc$36456$n5063_1
.sym 68206 $abc$36456$n120
.sym 68214 csrbank0_leds_out0_w[4]
.sym 68218 basesoc_ctrl_bus_errors[6]
.sym 68231 basesoc_dat_w[4]
.sym 68232 $abc$36456$n3222
.sym 68238 $abc$36456$n7
.sym 68241 basesoc_ctrl_bus_errors[11]
.sym 68245 $abc$36456$n2709
.sym 68246 array_muxed0[14]
.sym 68255 $abc$36456$n3324
.sym 68261 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 68273 basesoc_ctrl_bus_errors[15]
.sym 68274 basesoc_ctrl_bus_errors[8]
.sym 68275 basesoc_ctrl_bus_errors[9]
.sym 68276 basesoc_ctrl_bus_errors[10]
.sym 68277 basesoc_ctrl_bus_errors[11]
.sym 68278 basesoc_ctrl_bus_errors[12]
.sym 68280 basesoc_ctrl_bus_errors[14]
.sym 68287 basesoc_ctrl_bus_errors[13]
.sym 68293 $abc$36456$n2729
.sym 68298 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 68300 basesoc_ctrl_bus_errors[8]
.sym 68302 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 68304 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 68306 basesoc_ctrl_bus_errors[9]
.sym 68308 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 68310 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 68312 basesoc_ctrl_bus_errors[10]
.sym 68314 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 68316 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 68318 basesoc_ctrl_bus_errors[11]
.sym 68320 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 68322 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 68324 basesoc_ctrl_bus_errors[12]
.sym 68326 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 68328 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 68331 basesoc_ctrl_bus_errors[13]
.sym 68332 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 68334 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 68336 basesoc_ctrl_bus_errors[14]
.sym 68338 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 68340 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 68343 basesoc_ctrl_bus_errors[15]
.sym 68344 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 68345 $abc$36456$n2729
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68355 basesoc_ctrl_storage[1]
.sym 68360 $abc$36456$n3314
.sym 68363 array_muxed0[1]
.sym 68364 array_muxed2[0]
.sym 68366 sys_rst
.sym 68369 $abc$36456$n7
.sym 68374 array_muxed1[16]
.sym 68378 $abc$36456$n2741
.sym 68384 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 68392 basesoc_ctrl_bus_errors[19]
.sym 68395 basesoc_ctrl_bus_errors[22]
.sym 68396 basesoc_ctrl_bus_errors[23]
.sym 68398 basesoc_ctrl_bus_errors[17]
.sym 68400 $abc$36456$n2729
.sym 68409 basesoc_ctrl_bus_errors[20]
.sym 68410 basesoc_ctrl_bus_errors[21]
.sym 68413 basesoc_ctrl_bus_errors[16]
.sym 68415 basesoc_ctrl_bus_errors[18]
.sym 68421 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 68423 basesoc_ctrl_bus_errors[16]
.sym 68425 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 68427 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 68429 basesoc_ctrl_bus_errors[17]
.sym 68431 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 68433 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 68435 basesoc_ctrl_bus_errors[18]
.sym 68437 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 68439 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 68442 basesoc_ctrl_bus_errors[19]
.sym 68443 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 68445 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 68448 basesoc_ctrl_bus_errors[20]
.sym 68449 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 68451 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 68454 basesoc_ctrl_bus_errors[21]
.sym 68455 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 68457 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 68460 basesoc_ctrl_bus_errors[22]
.sym 68461 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 68463 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 68466 basesoc_ctrl_bus_errors[23]
.sym 68467 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 68468 $abc$36456$n2729
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68472 $abc$36456$n130
.sym 68475 $abc$36456$n132
.sym 68485 csrbank2_bitbang0_w[2]
.sym 68486 $abc$36456$n2729
.sym 68489 $abc$36456$n2762
.sym 68491 array_muxed1[11]
.sym 68492 spiflash_mosi
.sym 68493 $abc$36456$n6306
.sym 68498 $abc$36456$n6829
.sym 68499 $abc$36456$n5
.sym 68500 $abc$36456$n2926
.sym 68502 $abc$36456$n3314
.sym 68506 basesoc_dat_w[1]
.sym 68507 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 68513 basesoc_ctrl_bus_errors[25]
.sym 68515 basesoc_ctrl_bus_errors[27]
.sym 68517 basesoc_ctrl_bus_errors[29]
.sym 68519 basesoc_ctrl_bus_errors[31]
.sym 68523 $abc$36456$n2729
.sym 68524 basesoc_ctrl_bus_errors[28]
.sym 68526 basesoc_ctrl_bus_errors[30]
.sym 68530 basesoc_ctrl_bus_errors[26]
.sym 68536 basesoc_ctrl_bus_errors[24]
.sym 68544 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 68546 basesoc_ctrl_bus_errors[24]
.sym 68548 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 68550 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 68553 basesoc_ctrl_bus_errors[25]
.sym 68554 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 68556 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 68559 basesoc_ctrl_bus_errors[26]
.sym 68560 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 68562 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 68565 basesoc_ctrl_bus_errors[27]
.sym 68566 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 68568 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 68570 basesoc_ctrl_bus_errors[28]
.sym 68572 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 68574 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 68577 basesoc_ctrl_bus_errors[29]
.sym 68578 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 68580 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 68582 basesoc_ctrl_bus_errors[30]
.sym 68584 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 68587 basesoc_ctrl_bus_errors[31]
.sym 68590 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 68591 $abc$36456$n2729
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68594 $abc$36456$n106
.sym 68599 $abc$36456$n6692
.sym 68607 user_btn1
.sym 68610 basesoc_dat_w[3]
.sym 68615 array_muxed0[11]
.sym 68617 $abc$36456$n5080
.sym 68618 $abc$36456$n188
.sym 68623 $abc$36456$n9
.sym 68629 basesoc_dat_w[4]
.sym 68635 $abc$36456$n3230
.sym 68636 basesoc_ctrl_bus_errors[14]
.sym 68637 $abc$36456$n2711
.sym 68638 $abc$36456$n104
.sym 68639 $abc$36456$n13
.sym 68640 $abc$36456$n5055
.sym 68641 user_btn_n
.sym 68651 $abc$36456$n11
.sym 68652 $abc$36456$n3224
.sym 68655 $abc$36456$n5054_1
.sym 68662 $abc$36456$n3314
.sym 68663 $abc$36456$n118
.sym 68664 $abc$36456$n110
.sym 68668 $abc$36456$n5054_1
.sym 68669 $abc$36456$n3224
.sym 68671 $abc$36456$n104
.sym 68687 $abc$36456$n13
.sym 68692 $abc$36456$n3230
.sym 68693 $abc$36456$n5055
.sym 68695 $abc$36456$n118
.sym 68699 $abc$36456$n11
.sym 68704 $abc$36456$n3314
.sym 68705 basesoc_ctrl_bus_errors[14]
.sym 68706 $abc$36456$n110
.sym 68707 $abc$36456$n3224
.sym 68711 user_btn_n
.sym 68714 $abc$36456$n2711
.sym 68715 clk12_$glb_clk
.sym 68723 $abc$36456$n188
.sym 68729 user_btn1
.sym 68731 $abc$36456$n2711
.sym 68733 basesoc_ctrl_storage[8]
.sym 68734 basesoc_uart_tx_fifo_do_read
.sym 68735 $abc$36456$n2711
.sym 68736 array_muxed0[0]
.sym 68738 $abc$36456$n2711
.sym 68740 basesoc_uart_tx_fifo_consume[2]
.sym 68743 $abc$36456$n2971
.sym 68744 basesoc_uart_phy_rx_busy
.sym 68747 spiflash_counter[6]
.sym 68749 spiflash_counter[7]
.sym 68751 $abc$36456$n2943_1
.sym 68760 $abc$36456$n2988
.sym 68763 $abc$36456$n6362
.sym 68768 $abc$36456$n6356
.sym 68769 $abc$36456$n6358
.sym 68772 $abc$36456$n6364
.sym 68773 $abc$36456$n6366
.sym 68778 $abc$36456$n3397_1
.sym 68791 $abc$36456$n6366
.sym 68793 $abc$36456$n3397_1
.sym 68798 $abc$36456$n6358
.sym 68800 $abc$36456$n3397_1
.sym 68804 $abc$36456$n6362
.sym 68805 $abc$36456$n3397_1
.sym 68811 $abc$36456$n6356
.sym 68812 $abc$36456$n3397_1
.sym 68834 $abc$36456$n3397_1
.sym 68835 $abc$36456$n6364
.sym 68837 $abc$36456$n2988
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68840 spiflash_counter[0]
.sym 68841 spiflash_counter[4]
.sym 68842 $abc$36456$n6352
.sym 68853 $abc$36456$n3227
.sym 68855 sys_rst
.sym 68856 $abc$36456$n2988
.sym 68857 basesoc_uart_tx_fifo_produce[0]
.sym 68859 $abc$36456$n3227
.sym 68863 user_btn1
.sym 68864 $abc$36456$n3397_1
.sym 68865 spiflash_counter[5]
.sym 68866 array_muxed1[16]
.sym 68868 $abc$36456$n57
.sym 68870 spiflash_i
.sym 68873 spiflash_counter[0]
.sym 68875 $abc$36456$n2972
.sym 68882 spiflash_counter[3]
.sym 68884 spiflash_counter[1]
.sym 68888 spiflash_counter[6]
.sym 68889 spiflash_counter[7]
.sym 68891 spiflash_counter[5]
.sym 68892 spiflash_counter[2]
.sym 68898 spiflash_counter[4]
.sym 68905 spiflash_counter[0]
.sym 68913 $nextpnr_ICESTORM_LC_14$O
.sym 68915 spiflash_counter[0]
.sym 68919 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 68922 spiflash_counter[1]
.sym 68925 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 68928 spiflash_counter[2]
.sym 68929 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 68931 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 68934 spiflash_counter[3]
.sym 68935 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 68937 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 68939 spiflash_counter[4]
.sym 68941 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 68943 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 68946 spiflash_counter[5]
.sym 68947 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 68949 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 68951 spiflash_counter[6]
.sym 68953 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 68958 spiflash_counter[7]
.sym 68959 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 68963 $abc$36456$n3269
.sym 68964 spiflash_i
.sym 68968 basesoc_uart_phy_rx_r
.sym 68969 $abc$36456$n3397_1
.sym 68975 basesoc_uart_phy_uart_clk_rxen
.sym 68978 $abc$36456$n118
.sym 68981 array_muxed0[3]
.sym 68984 basesoc_uart_phy_sink_ready
.sym 68985 basesoc_uart_phy_uart_clk_rxen
.sym 68986 user_btn1
.sym 68987 spiflash_bus_dat_r[26]
.sym 68988 $abc$36456$n2926
.sym 68989 $abc$36456$n3387
.sym 68991 $abc$36456$n6829
.sym 68995 array_muxed0[1]
.sym 68998 spiflash_i
.sym 69004 spiflash_counter[0]
.sym 69005 $abc$36456$n3388
.sym 69006 $abc$36456$n2989
.sym 69007 $abc$36456$n2827_1
.sym 69008 spiflash_counter[5]
.sym 69009 $abc$36456$n3387
.sym 69010 spiflash_counter[2]
.sym 69013 spiflash_counter[4]
.sym 69014 spiflash_counter[3]
.sym 69015 spiflash_counter[1]
.sym 69016 $abc$36456$n3381
.sym 69018 spiflash_counter[2]
.sym 69019 spiflash_counter[6]
.sym 69021 spiflash_counter[7]
.sym 69022 $abc$36456$n2988
.sym 69023 sys_rst
.sym 69025 spiflash_counter[5]
.sym 69029 $abc$36456$n3388
.sym 69034 $abc$36456$n3397_1
.sym 69037 spiflash_counter[1]
.sym 69038 $abc$36456$n3381
.sym 69039 spiflash_counter[2]
.sym 69040 spiflash_counter[3]
.sym 69045 spiflash_counter[7]
.sym 69046 spiflash_counter[6]
.sym 69049 $abc$36456$n3388
.sym 69050 $abc$36456$n2827_1
.sym 69051 spiflash_counter[4]
.sym 69052 spiflash_counter[5]
.sym 69055 $abc$36456$n3387
.sym 69056 spiflash_counter[1]
.sym 69061 spiflash_counter[0]
.sym 69062 $abc$36456$n3397_1
.sym 69063 $abc$36456$n2988
.sym 69064 sys_rst
.sym 69067 $abc$36456$n2827_1
.sym 69068 spiflash_counter[5]
.sym 69069 $abc$36456$n3388
.sym 69070 spiflash_counter[4]
.sym 69074 spiflash_counter[3]
.sym 69075 spiflash_counter[1]
.sym 69076 spiflash_counter[2]
.sym 69079 spiflash_counter[7]
.sym 69080 spiflash_counter[4]
.sym 69081 spiflash_counter[5]
.sym 69082 spiflash_counter[6]
.sym 69083 $abc$36456$n2989
.sym 69084 clk12_$glb_clk
.sym 69085 sys_rst_$glb_sr
.sym 69088 spiflash_bus_dat_r[25]
.sym 69089 spiflash_bus_dat_r[24]
.sym 69090 $abc$36456$n2979_1
.sym 69091 $abc$36456$n2972
.sym 69092 spiflash_bus_dat_r[26]
.sym 69098 $PACKER_VCC_NET
.sym 69099 $abc$36456$n2867
.sym 69100 $abc$36456$n3280
.sym 69102 $abc$36456$n2989
.sym 69105 basesoc_uart_rx_fifo_readable
.sym 69106 array_muxed0[10]
.sym 69109 $abc$36456$n2857
.sym 69110 $abc$36456$n2924
.sym 69111 $abc$36456$n3393_1
.sym 69114 $abc$36456$n2880_1
.sym 69115 $abc$36456$n3386
.sym 69116 $abc$36456$n5106
.sym 69117 $abc$36456$n2988
.sym 69120 slave_sel_r[1]
.sym 69131 $abc$36456$n3381
.sym 69133 $abc$36456$n2828
.sym 69138 $abc$36456$n2827_1
.sym 69141 sys_rst
.sym 69142 $abc$36456$n2829
.sym 69143 spiflash_counter[0]
.sym 69155 array_muxed0[1]
.sym 69172 $abc$36456$n2827_1
.sym 69174 $abc$36456$n2829
.sym 69175 sys_rst
.sym 69179 $abc$36456$n2828
.sym 69181 spiflash_counter[0]
.sym 69184 spiflash_counter[0]
.sym 69186 $abc$36456$n2829
.sym 69192 array_muxed0[1]
.sym 69196 $abc$36456$n2828
.sym 69198 $abc$36456$n3381
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 $abc$36456$n2938
.sym 69210 $abc$36456$n2925
.sym 69211 spiflash_bus_dat_r[29]
.sym 69212 spiflash_bus_dat_r[28]
.sym 69213 spiflash_bus_dat_r[27]
.sym 69214 spiflash_bus_dat_r[31]
.sym 69215 $abc$36456$n2924
.sym 69216 spiflash_bus_dat_r[30]
.sym 69225 spiflash_miso1
.sym 69227 $abc$36456$n2713
.sym 69229 array_muxed0[13]
.sym 69230 basesoc_uart_tx_fifo_do_read
.sym 69234 $abc$36456$n2879
.sym 69235 $abc$36456$n2941
.sym 69237 $abc$36456$n2979_1
.sym 69239 $abc$36456$n2971
.sym 69240 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69243 $abc$36456$n2943_1
.sym 69252 $abc$36456$n2964
.sym 69255 $abc$36456$n2841_1
.sym 69259 sys_rst
.sym 69260 $abc$36456$n57
.sym 69261 $abc$36456$n3387
.sym 69263 slave_sel[1]
.sym 69264 $abc$36456$n3397
.sym 69268 spiflash_i
.sym 69274 $abc$36456$n3386
.sym 69276 $abc$36456$n3389
.sym 69284 $abc$36456$n3389
.sym 69285 $abc$36456$n3387
.sym 69286 $abc$36456$n2841_1
.sym 69289 $abc$36456$n3389
.sym 69290 $abc$36456$n3387
.sym 69291 $abc$36456$n2841_1
.sym 69292 sys_rst
.sym 69295 spiflash_i
.sym 69297 slave_sel[1]
.sym 69301 $abc$36456$n3397
.sym 69308 $abc$36456$n3397
.sym 69310 $abc$36456$n57
.sym 69325 $abc$36456$n3386
.sym 69327 $abc$36456$n57
.sym 69329 $abc$36456$n2964
.sym 69330 clk12_$glb_clk
.sym 69331 sys_rst_$glb_sr
.sym 69332 $abc$36456$n2942_1
.sym 69333 basesoc_uart_phy_rx_reg[5]
.sym 69334 $abc$36456$n2933
.sym 69336 basesoc_uart_phy_rx_reg[7]
.sym 69337 basesoc_uart_phy_rx_reg[6]
.sym 69339 $abc$36456$n2941
.sym 69346 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 69347 $abc$36456$n6691
.sym 69348 $abc$36456$n2964
.sym 69350 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 69351 slave_sel[1]
.sym 69352 $abc$36456$n2882_1
.sym 69353 basesoc_uart_rx_fifo_produce[1]
.sym 69354 sys_rst
.sym 69355 sys_rst
.sym 69358 array_muxed1[16]
.sym 69359 spiflash_bus_ack
.sym 69362 $abc$36456$n2894
.sym 69363 $abc$36456$n2972
.sym 69364 $abc$36456$n2924
.sym 69366 slave_sel[0]
.sym 69367 picorv32.instr_sub
.sym 69378 basesoc_counter[0]
.sym 69380 basesoc_counter[1]
.sym 69383 slave_sel[2]
.sym 69386 $abc$36456$n2841_1
.sym 69388 $abc$36456$n5106
.sym 69389 slave_sel[1]
.sym 69399 spram_bus_ack
.sym 69404 $abc$36456$n5287
.sym 69412 basesoc_counter[0]
.sym 69413 $abc$36456$n5106
.sym 69414 basesoc_counter[1]
.sym 69419 spram_bus_ack
.sym 69420 $abc$36456$n5287
.sym 69437 slave_sel[1]
.sym 69442 $abc$36456$n5287
.sym 69444 $abc$36456$n5106
.sym 69450 slave_sel[2]
.sym 69451 $abc$36456$n2841_1
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 $abc$36456$n2879
.sym 69456 $abc$36456$n2733
.sym 69458 $abc$36456$n2832
.sym 69461 $abc$36456$n2840_1
.sym 69462 basesoc_bus_wishbone_ack
.sym 69468 $abc$36456$n2880_1
.sym 69469 slave_sel_r[1]
.sym 69470 $abc$36456$n2833
.sym 69473 basesoc_picorv328[8]
.sym 69476 basesoc_uart_phy_rx_reg[5]
.sym 69477 basesoc_picorv323[0]
.sym 69478 $abc$36456$n2933
.sym 69479 $abc$36456$n2898
.sym 69481 basesoc_picorv327[12]
.sym 69483 $abc$36456$n6829
.sym 69484 $abc$36456$n4029_1
.sym 69487 $abc$36456$n2737
.sym 69488 $abc$36456$n2879
.sym 69489 basesoc_picorv327[12]
.sym 69490 basesoc_picorv327[31]
.sym 69498 $abc$36456$n2737
.sym 69499 $abc$36456$n5457
.sym 69503 basesoc_counter[1]
.sym 69505 $abc$36456$n5456
.sym 69509 basesoc_counter[0]
.sym 69510 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69519 $abc$36456$n2841_1
.sym 69521 $abc$36456$n2733
.sym 69526 slave_sel[0]
.sym 69527 picorv32.instr_sub
.sym 69529 basesoc_counter[0]
.sym 69530 $abc$36456$n2841_1
.sym 69531 $abc$36456$n2733
.sym 69532 slave_sel[0]
.sym 69560 basesoc_counter[0]
.sym 69565 $abc$36456$n5456
.sym 69566 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69567 picorv32.instr_sub
.sym 69568 $abc$36456$n5457
.sym 69571 basesoc_counter[1]
.sym 69574 basesoc_counter[0]
.sym 69575 $abc$36456$n2737
.sym 69576 clk12_$glb_clk
.sym 69577 sys_rst_$glb_sr
.sym 69578 $abc$36456$n4289_1
.sym 69579 picorv32.mem_rdata_q[6]
.sym 69580 $abc$36456$n3483_1
.sym 69581 picorv32.mem_rdata_latched[6]
.sym 69582 picorv32.mem_rdata_q[4]
.sym 69584 picorv32.mem_rdata_latched[4]
.sym 69591 $abc$36456$n2937
.sym 69593 $abc$36456$n2928
.sym 69594 array_muxed0[9]
.sym 69595 $abc$36456$n5457
.sym 69596 array_muxed0[7]
.sym 69597 $abc$36456$n2879
.sym 69601 $abc$36456$n2920
.sym 69602 $abc$36456$n4406_1
.sym 69603 $abc$36456$n4406_1
.sym 69604 picorv32.mem_wordsize[2]
.sym 69606 $abc$36456$n2915
.sym 69607 basesoc_picorv328[15]
.sym 69608 basesoc_picorv323[3]
.sym 69611 basesoc_picorv328[13]
.sym 69613 basesoc_picorv327[13]
.sym 69620 $abc$36456$n4406_1
.sym 69624 basesoc_picorv327[19]
.sym 69626 $abc$36456$n4405
.sym 69629 $abc$36456$n4632_1
.sym 69630 $abc$36456$n3026
.sym 69632 basesoc_picorv327[19]
.sym 69634 $abc$36456$n3894
.sym 69635 $abc$36456$n4404_1
.sym 69637 basesoc_picorv328[19]
.sym 69638 basesoc_picorv327[15]
.sym 69642 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69644 $abc$36456$n4029_1
.sym 69648 $abc$36456$n5468
.sym 69649 $abc$36456$n5469
.sym 69650 picorv32.instr_sub
.sym 69664 basesoc_picorv328[19]
.sym 69665 $abc$36456$n4406_1
.sym 69666 basesoc_picorv327[19]
.sym 69667 $abc$36456$n4405
.sym 69671 $abc$36456$n3894
.sym 69672 basesoc_picorv327[15]
.sym 69673 $abc$36456$n4029_1
.sym 69676 basesoc_picorv328[19]
.sym 69677 basesoc_picorv327[19]
.sym 69678 $abc$36456$n4404_1
.sym 69679 $abc$36456$n4632_1
.sym 69688 picorv32.instr_sub
.sym 69689 $abc$36456$n5469
.sym 69690 $abc$36456$n5468
.sym 69691 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69698 $abc$36456$n3026
.sym 69699 clk12_$glb_clk
.sym 69702 picorv32.mem_rdata_q[3]
.sym 69703 $abc$36456$n4285_1
.sym 69704 picorv32.mem_rdata_q[1]
.sym 69706 picorv32.mem_rdata_latched[1]
.sym 69707 picorv32.mem_rdata_latched[3]
.sym 69708 $abc$36456$n3482
.sym 69713 basesoc_picorv327[21]
.sym 69714 picorv32.mem_rdata_latched[4]
.sym 69715 picorv32.mem_rdata_latched[2]
.sym 69716 picorv32.mem_rdata_latched[6]
.sym 69717 basesoc_picorv327[7]
.sym 69718 $abc$36456$n2945_1
.sym 69719 $abc$36456$n3026
.sym 69720 picorv32.mem_rdata_q[5]
.sym 69721 basesoc_picorv327[0]
.sym 69722 picorv32.mem_rdata_q[2]
.sym 69724 array_muxed0[8]
.sym 69725 $abc$36456$n3181
.sym 69726 basesoc_picorv328[11]
.sym 69727 $abc$36456$n2907
.sym 69728 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69730 $abc$36456$n4641_1
.sym 69731 csrbank0_leds_out0_w[0]
.sym 69732 basesoc_picorv327[6]
.sym 69734 $abc$36456$n2879
.sym 69735 $abc$36456$n2941
.sym 69736 basesoc_picorv328[10]
.sym 69743 $abc$36456$n3185
.sym 69744 $abc$36456$n3184
.sym 69747 $abc$36456$n4405
.sym 69748 basesoc_picorv327[15]
.sym 69751 $abc$36456$n3183
.sym 69752 $abc$36456$n5438
.sym 69753 basesoc_picorv327[12]
.sym 69754 basesoc_picorv328[12]
.sym 69756 basesoc_picorv323[0]
.sym 69760 basesoc_picorv327[31]
.sym 69761 basesoc_picorv327[12]
.sym 69762 basesoc_picorv328[31]
.sym 69763 $abc$36456$n4406_1
.sym 69764 picorv32.instr_sub
.sym 69765 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69767 basesoc_picorv328[15]
.sym 69768 basesoc_picorv323[3]
.sym 69769 $abc$36456$n5439
.sym 69770 basesoc_picorv327[3]
.sym 69771 basesoc_picorv328[13]
.sym 69772 $abc$36456$n3182
.sym 69773 basesoc_picorv327[13]
.sym 69775 basesoc_picorv327[13]
.sym 69776 basesoc_picorv323[0]
.sym 69777 basesoc_picorv327[12]
.sym 69782 basesoc_picorv328[15]
.sym 69784 basesoc_picorv327[15]
.sym 69788 basesoc_picorv323[3]
.sym 69790 basesoc_picorv327[3]
.sym 69799 basesoc_picorv327[13]
.sym 69800 $abc$36456$n3185
.sym 69801 basesoc_picorv328[13]
.sym 69802 $abc$36456$n3182
.sym 69805 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69806 picorv32.instr_sub
.sym 69807 $abc$36456$n5438
.sym 69808 $abc$36456$n5439
.sym 69811 $abc$36456$n3184
.sym 69812 basesoc_picorv328[12]
.sym 69813 $abc$36456$n3183
.sym 69814 basesoc_picorv327[12]
.sym 69817 $abc$36456$n4406_1
.sym 69818 basesoc_picorv327[31]
.sym 69819 $abc$36456$n4405
.sym 69820 basesoc_picorv328[31]
.sym 69824 $abc$36456$n2901_1
.sym 69825 $abc$36456$n6784
.sym 69826 picorv32.instr_jal
.sym 69828 $abc$36456$n3452_1
.sym 69830 $abc$36456$n3451_1
.sym 69831 $abc$36456$n4437_1
.sym 69836 basesoc_picorv327[2]
.sym 69841 basesoc_picorv327[2]
.sym 69844 $abc$36456$n2945_1
.sym 69847 basesoc_uart_phy_sink_valid
.sym 69848 basesoc_picorv327[28]
.sym 69849 $abc$36456$n4585
.sym 69850 picorv32.instr_sub
.sym 69851 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69854 basesoc_picorv327[2]
.sym 69856 $abc$36456$n5495
.sym 69857 $abc$36456$n2901_1
.sym 69868 picorv32.instr_sub
.sym 69869 $abc$36456$n5453
.sym 69872 $abc$36456$n4405
.sym 69874 $abc$36456$n4642
.sym 69875 basesoc_picorv327[21]
.sym 69876 basesoc_picorv323[0]
.sym 69880 basesoc_picorv328[21]
.sym 69881 $abc$36456$n5454
.sym 69886 basesoc_picorv328[11]
.sym 69887 $abc$36456$n4406_1
.sym 69888 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69889 basesoc_picorv323[4]
.sym 69891 basesoc_picorv323[3]
.sym 69893 $abc$36456$n4404_1
.sym 69898 $abc$36456$n4642
.sym 69899 $abc$36456$n4404_1
.sym 69900 basesoc_picorv328[21]
.sym 69901 basesoc_picorv327[21]
.sym 69904 basesoc_picorv327[21]
.sym 69905 $abc$36456$n4406_1
.sym 69906 $abc$36456$n4405
.sym 69907 basesoc_picorv328[21]
.sym 69911 basesoc_picorv328[11]
.sym 69922 $abc$36456$n5454
.sym 69923 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69924 $abc$36456$n5453
.sym 69925 picorv32.instr_sub
.sym 69928 basesoc_picorv323[3]
.sym 69936 basesoc_picorv323[0]
.sym 69940 basesoc_picorv323[4]
.sym 69947 $abc$36456$n6798
.sym 69948 $abc$36456$n4617
.sym 69953 $abc$36456$n4616
.sym 69954 $abc$36456$n4402
.sym 69958 picorv32.reg_next_pc[3]
.sym 69959 basesoc_picorv327[22]
.sym 69960 $abc$36456$n3451_1
.sym 69961 basesoc_picorv323[2]
.sym 69962 basesoc_picorv323[0]
.sym 69963 $abc$36456$n4009_1
.sym 69964 $abc$36456$n3705_1
.sym 69965 basesoc_picorv323[4]
.sym 69966 basesoc_picorv328[12]
.sym 69967 $abc$36456$n4493
.sym 69968 $abc$36456$n4439
.sym 69970 picorv32.instr_jal
.sym 69971 picorv32.instr_jal
.sym 69972 basesoc_picorv328[17]
.sym 69973 basesoc_picorv327[12]
.sym 69974 $abc$36456$n4615
.sym 69975 basesoc_picorv327[3]
.sym 69977 $abc$36456$n232
.sym 69978 $abc$36456$n4402
.sym 69979 basesoc_picorv327[9]
.sym 69980 $abc$36456$n6829
.sym 69981 $abc$36456$n2879
.sym 69990 $abc$36456$n5460
.sym 69991 $abc$36456$n5462
.sym 69992 $abc$36456$n5489
.sym 69993 basesoc_picorv323[0]
.sym 69994 basesoc_picorv328[9]
.sym 69996 basesoc_picorv327[29]
.sym 69998 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69999 $abc$36456$n5463
.sym 70000 basesoc_picorv328[20]
.sym 70002 $abc$36456$n5459
.sym 70003 $abc$36456$n4638
.sym 70004 basesoc_picorv327[20]
.sym 70008 basesoc_picorv327[28]
.sym 70010 picorv32.instr_sub
.sym 70013 basesoc_picorv328[10]
.sym 70014 $abc$36456$n4404_1
.sym 70016 $abc$36456$n5490
.sym 70017 basesoc_picorv328[15]
.sym 70021 $abc$36456$n5460
.sym 70022 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70023 picorv32.instr_sub
.sym 70024 $abc$36456$n5459
.sym 70028 basesoc_picorv328[15]
.sym 70033 basesoc_picorv328[9]
.sym 70039 basesoc_picorv323[0]
.sym 70041 basesoc_picorv327[29]
.sym 70042 basesoc_picorv327[28]
.sym 70045 basesoc_picorv327[20]
.sym 70046 basesoc_picorv328[20]
.sym 70047 $abc$36456$n4638
.sym 70048 $abc$36456$n4404_1
.sym 70052 basesoc_picorv328[10]
.sym 70057 $abc$36456$n5463
.sym 70058 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70059 picorv32.instr_sub
.sym 70060 $abc$36456$n5462
.sym 70063 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70064 $abc$36456$n5489
.sym 70065 $abc$36456$n5490
.sym 70066 picorv32.instr_sub
.sym 70070 $abc$36456$n6803
.sym 70071 $abc$36456$n4675
.sym 70072 por_rst
.sym 70073 rst1
.sym 70074 $abc$36456$n4403_1
.sym 70082 basesoc_picorv323[1]
.sym 70083 $PACKER_VCC_NET
.sym 70084 basesoc_picorv327[1]
.sym 70085 $abc$36456$n2928
.sym 70086 basesoc_picorv328[11]
.sym 70087 picorv32.is_sb_sh_sw
.sym 70089 basesoc_picorv328[24]
.sym 70090 basesoc_picorv328[9]
.sym 70091 basesoc_picorv323[3]
.sym 70092 basesoc_picorv327[29]
.sym 70093 basesoc_picorv328[22]
.sym 70096 basesoc_picorv327[24]
.sym 70097 $abc$36456$n4406_1
.sym 70098 $abc$36456$n4406_1
.sym 70099 $abc$36456$n4405
.sym 70100 $abc$36456$n4404_1
.sym 70101 picorv32.mem_rdata_q[13]
.sym 70102 $abc$36456$n4406_1
.sym 70104 csrbank0_leds_out0_w[1]
.sym 70105 basesoc_picorv327[13]
.sym 70111 basesoc_picorv328[23]
.sym 70115 basesoc_picorv328[20]
.sym 70117 $abc$36456$n5496
.sym 70121 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70122 picorv32.instr_sub
.sym 70123 basesoc_picorv328[16]
.sym 70126 $abc$36456$n5499
.sym 70128 $abc$36456$n5495
.sym 70130 basesoc_picorv328[18]
.sym 70131 basesoc_picorv328[22]
.sym 70132 basesoc_picorv328[17]
.sym 70139 $abc$36456$n5498
.sym 70144 $abc$36456$n5496
.sym 70145 $abc$36456$n5495
.sym 70146 picorv32.instr_sub
.sym 70147 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70150 basesoc_picorv328[16]
.sym 70158 basesoc_picorv328[22]
.sym 70164 basesoc_picorv328[17]
.sym 70171 basesoc_picorv328[18]
.sym 70175 basesoc_picorv328[20]
.sym 70180 $abc$36456$n5499
.sym 70181 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70182 picorv32.instr_sub
.sym 70183 $abc$36456$n5498
.sym 70187 basesoc_picorv328[23]
.sym 70193 $abc$36456$n6808
.sym 70194 $abc$36456$n6809
.sym 70195 $abc$36456$n4660_1
.sym 70197 $abc$36456$n6777
.sym 70198 $abc$36456$n4627_1
.sym 70199 $abc$36456$n6792
.sym 70200 $abc$36456$n4659
.sym 70204 picorv32.decoded_imm_uj[30]
.sym 70205 basesoc_picorv328[23]
.sym 70206 picorv32.alu_out_q[0]
.sym 70207 basesoc_picorv327[0]
.sym 70209 basesoc_picorv327[7]
.sym 70210 basesoc_picorv327[11]
.sym 70211 basesoc_picorv328[20]
.sym 70212 basesoc_picorv327[14]
.sym 70213 basesoc_picorv328[29]
.sym 70214 $abc$36456$n4475
.sym 70215 basesoc_picorv327[7]
.sym 70216 $abc$36456$n4636
.sym 70217 $abc$36456$n2862
.sym 70218 basesoc_picorv327[16]
.sym 70219 basesoc_picorv327[6]
.sym 70220 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70222 $abc$36456$n3181
.sym 70223 csrbank0_leds_out0_w[0]
.sym 70226 $abc$36456$n2879
.sym 70227 $abc$36456$n2941
.sym 70228 picorv32.instr_sub
.sym 70234 $abc$36456$n3201
.sym 70235 $abc$36456$n3195
.sym 70236 $abc$36456$n4678
.sym 70238 basesoc_picorv328[25]
.sym 70239 basesoc_picorv323[4]
.sym 70240 $abc$36456$n4679
.sym 70241 $abc$36456$n5516
.sym 70242 $abc$36456$n4647_1
.sym 70243 $abc$36456$n4405
.sym 70244 $abc$36456$n4615
.sym 70245 $abc$36456$n4646_1
.sym 70246 $abc$36456$n5501
.sym 70247 $abc$36456$n5517
.sym 70248 $abc$36456$n4681
.sym 70249 $abc$36456$n4655_1
.sym 70250 $abc$36456$n4656
.sym 70252 picorv32.instr_sub
.sym 70255 basesoc_picorv328[24]
.sym 70256 basesoc_picorv327[24]
.sym 70257 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70258 $abc$36456$n4406_1
.sym 70259 $abc$36456$n4599
.sym 70260 $abc$36456$n4404_1
.sym 70263 $abc$36456$n5502
.sym 70267 $abc$36456$n5502
.sym 70268 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70269 picorv32.instr_sub
.sym 70270 $abc$36456$n5501
.sym 70276 basesoc_picorv328[25]
.sym 70280 basesoc_picorv323[4]
.sym 70281 $abc$36456$n4599
.sym 70282 $abc$36456$n4615
.sym 70285 $abc$36456$n4681
.sym 70286 $abc$36456$n4678
.sym 70288 $abc$36456$n4679
.sym 70291 $abc$36456$n4655_1
.sym 70292 $abc$36456$n3195
.sym 70293 $abc$36456$n4656
.sym 70294 $abc$36456$n4404_1
.sym 70297 $abc$36456$n4404_1
.sym 70298 $abc$36456$n3201
.sym 70299 $abc$36456$n4647_1
.sym 70300 $abc$36456$n4646_1
.sym 70303 picorv32.instr_sub
.sym 70304 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70305 $abc$36456$n5517
.sym 70306 $abc$36456$n5516
.sym 70309 $abc$36456$n4406_1
.sym 70310 $abc$36456$n4405
.sym 70311 basesoc_picorv328[24]
.sym 70312 basesoc_picorv327[24]
.sym 70314 clk12_$glb_clk
.sym 70317 $abc$36456$n3180
.sym 70319 picorv32.mem_rdata_q[13]
.sym 70320 $abc$36456$n3204
.sym 70321 $abc$36456$n3203
.sym 70329 basesoc_picorv328[22]
.sym 70330 basesoc_picorv327[18]
.sym 70331 $abc$36456$n4646_1
.sym 70332 basesoc_picorv323[4]
.sym 70333 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70334 basesoc_picorv328[29]
.sym 70336 basesoc_picorv328[28]
.sym 70337 basesoc_picorv327[1]
.sym 70339 basesoc_picorv327[2]
.sym 70340 basesoc_picorv327[28]
.sym 70341 $abc$36456$n3021
.sym 70342 picorv32.mem_rdata_latched[27]
.sym 70343 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70344 basesoc_picorv327[28]
.sym 70345 basesoc_picorv327[2]
.sym 70346 picorv32.mem_rdata_latched[28]
.sym 70347 basesoc_picorv327[6]
.sym 70348 $abc$36456$n3888
.sym 70349 $abc$36456$n5435_1
.sym 70350 $abc$36456$n2901_1
.sym 70351 basesoc_picorv327[27]
.sym 70357 basesoc_picorv328[10]
.sym 70358 basesoc_picorv327[27]
.sym 70359 $abc$36456$n3202
.sym 70360 basesoc_picorv328[18]
.sym 70361 basesoc_picorv327[22]
.sym 70363 $abc$36456$n3196
.sym 70364 $abc$36456$n3194
.sym 70365 $abc$36456$n3201
.sym 70366 $abc$36456$n3195
.sym 70367 basesoc_picorv327[21]
.sym 70368 basesoc_picorv327[24]
.sym 70369 basesoc_picorv327[29]
.sym 70370 basesoc_picorv327[20]
.sym 70371 $abc$36456$n3444
.sym 70373 basesoc_picorv328[21]
.sym 70375 $abc$36456$n3197
.sym 70376 picorv32.mem_rdata_q[13]
.sym 70377 basesoc_picorv328[22]
.sym 70378 $abc$36456$n3203
.sym 70381 basesoc_picorv327[10]
.sym 70382 basesoc_picorv328[29]
.sym 70383 basesoc_picorv328[24]
.sym 70384 $abc$36456$n3200
.sym 70385 basesoc_picorv328[20]
.sym 70386 $abc$36456$n2879
.sym 70387 basesoc_picorv328[27]
.sym 70388 basesoc_picorv327[18]
.sym 70390 basesoc_picorv327[22]
.sym 70392 basesoc_picorv328[22]
.sym 70397 basesoc_picorv327[24]
.sym 70398 basesoc_picorv328[24]
.sym 70402 basesoc_picorv327[20]
.sym 70403 basesoc_picorv328[20]
.sym 70404 basesoc_picorv328[10]
.sym 70405 basesoc_picorv327[10]
.sym 70408 basesoc_picorv327[21]
.sym 70409 $abc$36456$n3202
.sym 70410 $abc$36456$n3201
.sym 70411 basesoc_picorv328[21]
.sym 70414 $abc$36456$n3200
.sym 70415 $abc$36456$n3194
.sym 70416 $abc$36456$n3197
.sym 70417 $abc$36456$n3203
.sym 70420 $abc$36456$n3444
.sym 70422 picorv32.mem_rdata_q[13]
.sym 70423 $abc$36456$n2879
.sym 70426 basesoc_picorv328[29]
.sym 70427 basesoc_picorv328[18]
.sym 70428 basesoc_picorv327[18]
.sym 70429 basesoc_picorv327[29]
.sym 70432 basesoc_picorv328[27]
.sym 70433 $abc$36456$n3195
.sym 70434 basesoc_picorv327[27]
.sym 70435 $abc$36456$n3196
.sym 70439 $abc$36456$n2935_1
.sym 70440 picorv32.mem_rdata_latched[28]
.sym 70441 $abc$36456$n3888
.sym 70442 picorv32.mem_rdata_latched[31]
.sym 70443 basesoc_picorv327[12]
.sym 70444 picorv32.mem_rdata_latched[29]
.sym 70445 $abc$36456$n2964_1
.sym 70446 picorv32.mem_rdata_latched[27]
.sym 70449 $abc$36456$n3124_1
.sym 70451 $abc$36456$n4404_1
.sym 70452 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70453 picorv32.mem_rdata_latched[13]
.sym 70454 $abc$36456$n4405
.sym 70455 basesoc_picorv327[21]
.sym 70456 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70457 basesoc_picorv327[22]
.sym 70458 basesoc_picorv327[29]
.sym 70461 basesoc_picorv328[8]
.sym 70462 $abc$36456$n4404_1
.sym 70463 picorv32.instr_jal
.sym 70464 basesoc_picorv327[12]
.sym 70465 $abc$36456$n232
.sym 70466 basesoc_picorv327[9]
.sym 70467 basesoc_picorv327[3]
.sym 70468 picorv32.decoded_imm[11]
.sym 70469 $abc$36456$n2879
.sym 70470 basesoc_picorv328[23]
.sym 70471 picorv32.cpuregs_rs1[0]
.sym 70472 picorv32.mem_rdata_q[27]
.sym 70473 picorv32.mem_rdata_q[21]
.sym 70474 $abc$36456$n3113
.sym 70480 $abc$36456$n3034_1
.sym 70484 basesoc_picorv327[29]
.sym 70486 picorv32.mem_rdata_q[31]
.sym 70487 $abc$36456$n5431
.sym 70488 $abc$36456$n4069_1
.sym 70489 $abc$36456$n2862
.sym 70490 $abc$36456$n5451_1
.sym 70491 picorv32.is_sb_sh_sw
.sym 70493 basesoc_picorv327[1]
.sym 70494 basesoc_picorv327[3]
.sym 70495 basesoc_picorv327[11]
.sym 70497 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70498 $abc$36456$n3113
.sym 70499 picorv32.mem_rdata_q[21]
.sym 70501 $abc$36456$n5490_1
.sym 70505 basesoc_picorv327[6]
.sym 70506 $abc$36456$n5441_1
.sym 70509 $abc$36456$n5435_1
.sym 70510 $abc$36456$n3106_1
.sym 70519 $abc$36456$n5441_1
.sym 70520 $abc$36456$n3034_1
.sym 70521 $abc$36456$n4069_1
.sym 70522 basesoc_picorv327[6]
.sym 70525 $abc$36456$n2862
.sym 70526 $abc$36456$n3106_1
.sym 70528 picorv32.mem_rdata_q[21]
.sym 70532 picorv32.is_sb_sh_sw
.sym 70533 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70534 picorv32.mem_rdata_q[31]
.sym 70537 basesoc_picorv327[29]
.sym 70538 $abc$36456$n4069_1
.sym 70539 $abc$36456$n3034_1
.sym 70540 $abc$36456$n5490_1
.sym 70543 $abc$36456$n4069_1
.sym 70544 $abc$36456$n3034_1
.sym 70545 $abc$36456$n5431
.sym 70546 basesoc_picorv327[1]
.sym 70549 $abc$36456$n3034_1
.sym 70550 $abc$36456$n4069_1
.sym 70551 $abc$36456$n5435_1
.sym 70552 basesoc_picorv327[3]
.sym 70555 $abc$36456$n4069_1
.sym 70556 $abc$36456$n3034_1
.sym 70557 $abc$36456$n5451_1
.sym 70558 basesoc_picorv327[11]
.sym 70559 $abc$36456$n3113
.sym 70560 clk12_$glb_clk
.sym 70562 $abc$36456$n2918
.sym 70563 picorv32.mem_rdata_latched[25]
.sym 70564 picorv32.mem_rdata_q[29]
.sym 70565 $abc$36456$n5525_1
.sym 70566 picorv32.mem_rdata_q[25]
.sym 70567 $abc$36456$n4054_1
.sym 70568 $abc$36456$n4055_1
.sym 70569 $abc$36456$n2963
.sym 70574 $abc$36456$n2928
.sym 70575 $abc$36456$n2937
.sym 70576 basesoc_picorv328[21]
.sym 70577 picorv32.mem_rdata_latched[31]
.sym 70578 $abc$36456$n4060_1
.sym 70579 basesoc_picorv328[18]
.sym 70580 picorv32.decoded_imm[0]
.sym 70582 $abc$36456$n3126_1
.sym 70583 picorv32.mem_rdata_latched[26]
.sym 70584 $abc$36456$n3034_1
.sym 70585 $abc$36456$n3888
.sym 70586 $abc$36456$n3888
.sym 70587 $abc$36456$n3105
.sym 70588 basesoc_picorv327[24]
.sym 70589 $abc$36456$n3126_1
.sym 70590 picorv32.decoded_imm[7]
.sym 70591 basesoc_picorv327[17]
.sym 70592 csrbank0_leds_out0_w[1]
.sym 70594 picorv32.mem_rdata_q[13]
.sym 70595 $abc$36456$n4060_1
.sym 70596 $abc$36456$n3106_1
.sym 70597 basesoc_picorv327[13]
.sym 70604 $abc$36456$n4066_1
.sym 70605 $abc$36456$n2862
.sym 70606 basesoc_picorv327[0]
.sym 70607 picorv32.cpuregs_rs1[15]
.sym 70608 $abc$36456$n4065_1
.sym 70609 $abc$36456$n3122
.sym 70610 picorv32.decoded_imm_uj[7]
.sym 70611 $abc$36456$n3021
.sym 70613 picorv32.is_sb_sh_sw
.sym 70614 basesoc_picorv327[2]
.sym 70615 $abc$36456$n4067_1
.sym 70617 basesoc_picorv327[14]
.sym 70618 $abc$36456$n5173
.sym 70619 picorv32.cpuregs_rs1[1]
.sym 70620 $abc$36456$n2861
.sym 70621 $abc$36456$n4159
.sym 70622 $abc$36456$n4060_1
.sym 70623 picorv32.instr_jal
.sym 70625 $abc$36456$n4059_1
.sym 70628 basesoc_picorv327[16]
.sym 70629 $abc$36456$n4911
.sym 70631 picorv32.mem_rdata_q[31]
.sym 70632 picorv32.mem_rdata_q[27]
.sym 70633 $abc$36456$n4055_1
.sym 70634 $abc$36456$n3040
.sym 70636 $abc$36456$n3122
.sym 70637 picorv32.mem_rdata_q[31]
.sym 70638 $abc$36456$n2862
.sym 70639 picorv32.is_sb_sh_sw
.sym 70642 $abc$36456$n3021
.sym 70643 $abc$36456$n4059_1
.sym 70644 $abc$36456$n4067_1
.sym 70645 basesoc_picorv327[2]
.sym 70648 basesoc_picorv327[16]
.sym 70649 $abc$36456$n4060_1
.sym 70650 $abc$36456$n4059_1
.sym 70651 basesoc_picorv327[14]
.sym 70654 $abc$36456$n3021
.sym 70655 $abc$36456$n4159
.sym 70656 $abc$36456$n4055_1
.sym 70657 picorv32.cpuregs_rs1[15]
.sym 70661 basesoc_picorv327[0]
.sym 70663 $abc$36456$n4060_1
.sym 70666 $abc$36456$n4066_1
.sym 70668 $abc$36456$n4055_1
.sym 70669 picorv32.cpuregs_rs1[1]
.sym 70672 picorv32.mem_rdata_q[27]
.sym 70673 $abc$36456$n2861
.sym 70674 picorv32.instr_jal
.sym 70675 picorv32.decoded_imm_uj[7]
.sym 70678 $abc$36456$n4065_1
.sym 70679 $abc$36456$n5173
.sym 70680 $abc$36456$n4911
.sym 70681 $abc$36456$n3040
.sym 70682 $abc$36456$n3032_$glb_ce
.sym 70683 clk12_$glb_clk
.sym 70684 $abc$36456$n229_$glb_sr
.sym 70686 $abc$36456$n2861
.sym 70687 $abc$36456$n3030
.sym 70688 picorv32.decoded_imm_uj[0]
.sym 70690 picorv32.decoded_imm_uj[8]
.sym 70691 picorv32.decoded_imm_uj[5]
.sym 70692 picorv32.instr_retirq
.sym 70695 $abc$36456$n2866
.sym 70697 picorv32.decoded_imm[11]
.sym 70698 $abc$36456$n4055_1
.sym 70699 picorv32.decoded_imm[25]
.sym 70700 $abc$36456$n2965
.sym 70701 $abc$36456$n2862
.sym 70702 basesoc_picorv327[0]
.sym 70703 basesoc_picorv327[7]
.sym 70704 picorv32.cpu_state[3]
.sym 70706 $abc$36456$n5173
.sym 70707 picorv32.is_lui_auipc_jal
.sym 70708 picorv32.mem_rdata_q[29]
.sym 70709 $abc$36456$n2862
.sym 70710 picorv32.instr_auipc
.sym 70711 $abc$36456$n4059_1
.sym 70712 picorv32.instr_srl
.sym 70713 picorv32.mem_rdata_q[25]
.sym 70714 basesoc_picorv327[16]
.sym 70715 csrbank0_leds_out0_w[0]
.sym 70716 picorv32.instr_lui
.sym 70717 basesoc_picorv327[17]
.sym 70718 $abc$36456$n3040
.sym 70719 $abc$36456$n3124_1
.sym 70720 $abc$36456$n2861
.sym 70726 $abc$36456$n3034_1
.sym 70728 $abc$36456$n5457_1
.sym 70730 $abc$36456$n5173
.sym 70731 $abc$36456$n4160
.sym 70732 $abc$36456$n5465_1
.sym 70733 $abc$36456$n5455
.sym 70734 basesoc_picorv327[12]
.sym 70735 $abc$36456$n2862
.sym 70736 $abc$36456$n4925
.sym 70737 $abc$36456$n4158
.sym 70738 picorv32.mem_rdata_q[31]
.sym 70740 basesoc_picorv327[14]
.sym 70742 basesoc_picorv327[17]
.sym 70744 $abc$36456$n3113
.sym 70747 basesoc_picorv327[18]
.sym 70748 basesoc_picorv327[14]
.sym 70749 $abc$36456$n4059_1
.sym 70752 $abc$36456$n5459_1
.sym 70753 basesoc_picorv327[13]
.sym 70754 $abc$36456$n4069_1
.sym 70755 $abc$36456$n4060_1
.sym 70756 $abc$36456$n5463_1
.sym 70757 basesoc_picorv327[15]
.sym 70759 $abc$36456$n3034_1
.sym 70760 $abc$36456$n5463_1
.sym 70761 basesoc_picorv327[17]
.sym 70762 $abc$36456$n4069_1
.sym 70767 picorv32.mem_rdata_q[31]
.sym 70768 $abc$36456$n2862
.sym 70771 $abc$36456$n4158
.sym 70772 $abc$36456$n4925
.sym 70773 $abc$36456$n5173
.sym 70774 $abc$36456$n4160
.sym 70777 $abc$36456$n4069_1
.sym 70778 $abc$36456$n3034_1
.sym 70779 $abc$36456$n5455
.sym 70780 basesoc_picorv327[13]
.sym 70783 $abc$36456$n4060_1
.sym 70784 $abc$36456$n4059_1
.sym 70785 basesoc_picorv327[14]
.sym 70786 basesoc_picorv327[12]
.sym 70789 basesoc_picorv327[18]
.sym 70790 $abc$36456$n3034_1
.sym 70791 $abc$36456$n4069_1
.sym 70792 $abc$36456$n5465_1
.sym 70795 $abc$36456$n3034_1
.sym 70796 basesoc_picorv327[14]
.sym 70797 $abc$36456$n5457_1
.sym 70798 $abc$36456$n4069_1
.sym 70801 $abc$36456$n5459_1
.sym 70802 $abc$36456$n3034_1
.sym 70803 $abc$36456$n4069_1
.sym 70804 basesoc_picorv327[15]
.sym 70805 $abc$36456$n3113
.sym 70806 clk12_$glb_clk
.sym 70808 picorv32.is_compare
.sym 70810 $abc$36456$n4263_1
.sym 70811 $abc$36456$n3474
.sym 70812 $abc$36456$n4914_1
.sym 70813 $abc$36456$n4171
.sym 70814 picorv32.irq_pending[1]
.sym 70815 $abc$36456$n4059_1
.sym 70818 picorv32.decoded_imm_uj[25]
.sym 70820 $abc$36456$n3034_1
.sym 70821 picorv32.decoded_imm_uj[5]
.sym 70822 basesoc_picorv327[18]
.sym 70823 basesoc_picorv327[10]
.sym 70824 $abc$36456$n3124_1
.sym 70825 picorv32.instr_retirq
.sym 70826 $abc$36456$n5173
.sym 70828 basesoc_picorv327[13]
.sym 70829 $PACKER_GND_NET
.sym 70831 $abc$36456$n3030
.sym 70832 picorv32.decoded_imm[5]
.sym 70833 picorv32.instr_jal
.sym 70834 picorv32.mem_rdata_q[28]
.sym 70835 $abc$36456$n3022
.sym 70836 basesoc_picorv327[28]
.sym 70837 $abc$36456$n3021
.sym 70838 basesoc_picorv327[27]
.sym 70839 $abc$36456$n4059_1
.sym 70840 picorv32.decoded_imm[1]
.sym 70841 $abc$36456$n3032
.sym 70843 picorv32.mem_rdata_q[29]
.sym 70849 picorv32.instr_auipc
.sym 70850 $abc$36456$n3124_1
.sym 70852 picorv32.mem_rdata_q[28]
.sym 70854 picorv32.decoded_imm_uj[13]
.sym 70855 picorv32.instr_jal
.sym 70856 picorv32.decoded_imm_uj[6]
.sym 70857 $abc$36456$n3105
.sym 70858 $abc$36456$n2861
.sym 70859 $abc$36456$n3126_1
.sym 70861 picorv32.mem_rdata_q[26]
.sym 70862 picorv32.decoded_imm_uj[8]
.sym 70863 picorv32.decoded_imm_uj[5]
.sym 70864 $abc$36456$n3128
.sym 70866 picorv32.mem_rdata_q[13]
.sym 70868 picorv32.decoded_imm_uj[1]
.sym 70873 picorv32.mem_rdata_q[25]
.sym 70876 picorv32.instr_lui
.sym 70877 picorv32.instr_jal
.sym 70882 picorv32.instr_jal
.sym 70883 $abc$36456$n3105
.sym 70885 picorv32.decoded_imm_uj[1]
.sym 70888 picorv32.decoded_imm_uj[6]
.sym 70889 $abc$36456$n2861
.sym 70890 picorv32.mem_rdata_q[26]
.sym 70891 picorv32.instr_jal
.sym 70894 $abc$36456$n2861
.sym 70895 picorv32.instr_jal
.sym 70896 picorv32.decoded_imm_uj[8]
.sym 70897 picorv32.mem_rdata_q[28]
.sym 70900 $abc$36456$n3126_1
.sym 70901 picorv32.instr_auipc
.sym 70902 picorv32.mem_rdata_q[25]
.sym 70903 picorv32.instr_lui
.sym 70906 $abc$36456$n2861
.sym 70907 picorv32.decoded_imm_uj[5]
.sym 70908 picorv32.instr_jal
.sym 70909 picorv32.mem_rdata_q[25]
.sym 70912 $abc$36456$n3126_1
.sym 70913 picorv32.instr_auipc
.sym 70914 picorv32.mem_rdata_q[26]
.sym 70915 picorv32.instr_lui
.sym 70918 $abc$36456$n3128
.sym 70919 $abc$36456$n3124_1
.sym 70920 picorv32.instr_jal
.sym 70921 picorv32.decoded_imm_uj[13]
.sym 70924 $abc$36456$n3126_1
.sym 70925 picorv32.instr_auipc
.sym 70926 picorv32.mem_rdata_q[13]
.sym 70927 picorv32.instr_lui
.sym 70928 $abc$36456$n3032_$glb_ce
.sym 70929 clk12_$glb_clk
.sym 70930 $abc$36456$n229_$glb_sr
.sym 70931 basesoc_picorv327[31]
.sym 70932 $abc$36456$n5480_1
.sym 70933 basesoc_picorv327[16]
.sym 70934 $abc$36456$n4216
.sym 70935 $abc$36456$n3125
.sym 70936 basesoc_picorv327[24]
.sym 70937 $abc$36456$n3052
.sym 70938 $abc$36456$n4218
.sym 70943 basesoc_picorv327[20]
.sym 70945 picorv32.latched_is_lu
.sym 70946 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70947 picorv32.decoded_imm[6]
.sym 70949 $abc$36456$n5484_1
.sym 70950 picorv32.cpu_state[2]
.sym 70951 picorv32.instr_srli
.sym 70952 picorv32.irq_mask[1]
.sym 70953 basesoc_picorv327[26]
.sym 70954 picorv32.mem_rdata_q[27]
.sym 70955 picorv32.decoded_imm[9]
.sym 70956 picorv32.decoded_imm[8]
.sym 70958 picorv32.mem_rdata_q[27]
.sym 70959 $abc$36456$n3083
.sym 70960 picorv32.irq_state[1]
.sym 70961 picorv32.decoded_imm[11]
.sym 70962 $abc$36456$n3154
.sym 70963 picorv32.instr_jal
.sym 70964 basesoc_picorv327[31]
.sym 70965 $abc$36456$n232
.sym 70966 picorv32.decoded_imm_uj[8]
.sym 70972 picorv32.mem_rdata_q[30]
.sym 70973 $abc$36456$n4231
.sym 70974 picorv32.instr_jal
.sym 70975 $abc$36456$n3152
.sym 70977 picorv32.decoded_imm_uj[10]
.sym 70978 $abc$36456$n3040
.sym 70979 $abc$36456$n3162_1
.sym 70980 picorv32.instr_auipc
.sym 70981 picorv32.mem_rdata_q[31]
.sym 70982 $abc$36456$n5173
.sym 70985 $abc$36456$n4229_1
.sym 70986 picorv32.instr_lui
.sym 70987 picorv32.decoded_imm_uj[12]
.sym 70989 $abc$36456$n5173
.sym 70990 $abc$36456$n2861
.sym 70991 $abc$36456$n3124_1
.sym 70992 $abc$36456$n4936
.sym 70993 picorv32.instr_jal
.sym 70994 $abc$36456$n4941
.sym 70998 picorv32.decoded_imm_uj[9]
.sym 70999 picorv32.decoded_imm_uj[30]
.sym 71000 $abc$36456$n3125
.sym 71001 picorv32.decoded_imm_uj[25]
.sym 71002 $abc$36456$n4258
.sym 71003 picorv32.mem_rdata_q[29]
.sym 71005 picorv32.decoded_imm_uj[25]
.sym 71006 $abc$36456$n3152
.sym 71007 picorv32.instr_jal
.sym 71008 $abc$36456$n3124_1
.sym 71011 $abc$36456$n3162_1
.sym 71012 picorv32.instr_jal
.sym 71013 $abc$36456$n3124_1
.sym 71014 picorv32.decoded_imm_uj[30]
.sym 71017 picorv32.mem_rdata_q[31]
.sym 71018 picorv32.instr_auipc
.sym 71019 $abc$36456$n2861
.sym 71020 picorv32.instr_lui
.sym 71023 $abc$36456$n3125
.sym 71024 picorv32.instr_jal
.sym 71025 $abc$36456$n3124_1
.sym 71026 picorv32.decoded_imm_uj[12]
.sym 71029 $abc$36456$n2861
.sym 71030 picorv32.decoded_imm_uj[9]
.sym 71031 picorv32.mem_rdata_q[29]
.sym 71032 picorv32.instr_jal
.sym 71035 $abc$36456$n4258
.sym 71036 $abc$36456$n3040
.sym 71037 $abc$36456$n5173
.sym 71038 $abc$36456$n4941
.sym 71041 picorv32.mem_rdata_q[30]
.sym 71042 picorv32.decoded_imm_uj[10]
.sym 71043 $abc$36456$n2861
.sym 71044 picorv32.instr_jal
.sym 71047 $abc$36456$n4231
.sym 71048 $abc$36456$n4229_1
.sym 71049 $abc$36456$n5173
.sym 71050 $abc$36456$n4936
.sym 71051 $abc$36456$n3032_$glb_ce
.sym 71052 clk12_$glb_clk
.sym 71053 $abc$36456$n229_$glb_sr
.sym 71054 $abc$36456$n4203
.sym 71056 picorv32.decoded_imm_uj[9]
.sym 71057 $abc$36456$n4262_1
.sym 71058 $abc$36456$n4206
.sym 71059 $abc$36456$n3130
.sym 71060 $abc$36456$n5476
.sym 71061 $abc$36456$n4205
.sym 71064 picorv32.decoded_imm_uj[26]
.sym 71067 $abc$36456$n4219
.sym 71068 $abc$36456$n3040
.sym 71069 $abc$36456$n4069_1
.sym 71070 $abc$36456$n5173
.sym 71071 $abc$36456$n3144_1
.sym 71073 picorv32.decoded_imm_uj[6]
.sym 71074 $abc$36456$n3040
.sym 71075 $abc$36456$n3162_1
.sym 71076 $abc$36456$n4873
.sym 71077 picorv32.mem_rdata_q[31]
.sym 71078 picorv32.decoded_imm_uj[28]
.sym 71079 $abc$36456$n3860_1
.sym 71080 csrbank0_leds_out0_w[1]
.sym 71081 $abc$36456$n2866
.sym 71082 picorv32.decoded_imm[20]
.sym 71083 $abc$36456$n5476
.sym 71084 basesoc_picorv327[24]
.sym 71086 $abc$36456$n4060_1
.sym 71089 $abc$36456$n3126_1
.sym 71096 $abc$36456$n3126_1
.sym 71097 $abc$36456$n4060_1
.sym 71098 picorv32.mem_rdata_q[29]
.sym 71099 $abc$36456$n4230_1
.sym 71101 $abc$36456$n3142
.sym 71102 $abc$36456$n4055_1
.sym 71103 picorv32.instr_jal
.sym 71104 picorv32.instr_lui
.sym 71106 $abc$36456$n3034
.sym 71107 $abc$36456$n3021
.sym 71108 picorv32.decoded_imm_uj[21]
.sym 71109 $abc$36456$n4059_1
.sym 71110 $abc$36456$n3124_1
.sym 71111 picorv32.decoded_imm_uj[14]
.sym 71115 picorv32.cpuregs_rs1[26]
.sym 71116 $abc$36456$n3130
.sym 71117 picorv32.instr_auipc
.sym 71118 picorv32.mem_rdata_q[27]
.sym 71119 picorv32.decoded_imm_uj[20]
.sym 71120 basesoc_picorv327[25]
.sym 71121 basesoc_picorv327[27]
.sym 71123 $abc$36456$n3144_1
.sym 71125 $abc$36456$n232
.sym 71128 $abc$36456$n3034
.sym 71131 $abc$36456$n232
.sym 71134 picorv32.instr_jal
.sym 71135 picorv32.decoded_imm_uj[14]
.sym 71136 $abc$36456$n3130
.sym 71137 $abc$36456$n3124_1
.sym 71140 picorv32.decoded_imm_uj[21]
.sym 71141 picorv32.instr_jal
.sym 71142 $abc$36456$n3124_1
.sym 71143 $abc$36456$n3144_1
.sym 71146 $abc$36456$n3126_1
.sym 71147 picorv32.instr_auipc
.sym 71148 picorv32.mem_rdata_q[27]
.sym 71149 picorv32.instr_lui
.sym 71152 basesoc_picorv327[25]
.sym 71153 $abc$36456$n4059_1
.sym 71154 $abc$36456$n4060_1
.sym 71155 basesoc_picorv327[27]
.sym 71158 $abc$36456$n3021
.sym 71159 picorv32.cpuregs_rs1[26]
.sym 71160 $abc$36456$n4055_1
.sym 71161 $abc$36456$n4230_1
.sym 71164 $abc$36456$n3142
.sym 71165 picorv32.instr_jal
.sym 71166 $abc$36456$n3124_1
.sym 71167 picorv32.decoded_imm_uj[20]
.sym 71170 picorv32.mem_rdata_q[29]
.sym 71171 picorv32.instr_auipc
.sym 71172 $abc$36456$n3126_1
.sym 71173 picorv32.instr_lui
.sym 71174 $abc$36456$n3032_$glb_ce
.sym 71175 clk12_$glb_clk
.sym 71176 $abc$36456$n229_$glb_sr
.sym 71180 $abc$36456$n3867_1
.sym 71182 picorv32.decoded_imm_uj[24]
.sym 71184 $abc$36456$n3042_1
.sym 71189 basesoc_picorv327[21]
.sym 71192 $abc$36456$n3126_1
.sym 71194 $abc$36456$n3034
.sym 71195 picorv32.latched_branch
.sym 71196 $abc$36456$n3158
.sym 71197 $abc$36456$n3142
.sym 71200 picorv32.decoded_imm_uj[9]
.sym 71203 picorv32.instr_auipc
.sym 71205 picorv32.decoded_imm_uj[20]
.sym 71206 $abc$36456$n3425
.sym 71208 $abc$36456$n4069_1
.sym 71209 picorv32.decoded_imm[29]
.sym 71210 picorv32.instr_auipc
.sym 71211 $abc$36456$n3034_1
.sym 71212 csrbank0_leds_out0_w[0]
.sym 71219 picorv32.latched_store
.sym 71220 $abc$36456$n3124_1
.sym 71222 $abc$36456$n3164
.sym 71223 picorv32.latched_branch
.sym 71227 picorv32.latched_store
.sym 71228 $abc$36456$n3124_1
.sym 71229 $abc$36456$n3156
.sym 71231 picorv32.latched_branch
.sym 71232 $abc$36456$n3154
.sym 71233 $abc$36456$n3160
.sym 71234 $abc$36456$n3158
.sym 71235 picorv32.instr_jal
.sym 71238 picorv32.decoded_imm_uj[28]
.sym 71239 picorv32.irq_state[0]
.sym 71242 picorv32.decoded_imm_uj[31]
.sym 71244 $abc$36456$n3124_1
.sym 71245 picorv32.decoded_imm_uj[29]
.sym 71246 picorv32.decoded_imm_uj[27]
.sym 71247 picorv32.decoded_imm_uj[26]
.sym 71251 $abc$36456$n3160
.sym 71252 $abc$36456$n3124_1
.sym 71253 picorv32.decoded_imm_uj[29]
.sym 71254 picorv32.instr_jal
.sym 71257 picorv32.decoded_imm_uj[31]
.sym 71259 picorv32.instr_jal
.sym 71260 $abc$36456$n3164
.sym 71263 $abc$36456$n3124_1
.sym 71264 picorv32.instr_jal
.sym 71265 $abc$36456$n3156
.sym 71266 picorv32.decoded_imm_uj[27]
.sym 71269 picorv32.instr_jal
.sym 71270 $abc$36456$n3158
.sym 71271 $abc$36456$n3124_1
.sym 71272 picorv32.decoded_imm_uj[28]
.sym 71277 picorv32.latched_store
.sym 71278 picorv32.latched_branch
.sym 71281 $abc$36456$n3154
.sym 71282 $abc$36456$n3124_1
.sym 71283 picorv32.instr_jal
.sym 71284 picorv32.decoded_imm_uj[26]
.sym 71288 picorv32.latched_store
.sym 71289 picorv32.latched_branch
.sym 71290 picorv32.irq_state[0]
.sym 71293 picorv32.latched_branch
.sym 71294 picorv32.latched_store
.sym 71297 $abc$36456$n3032_$glb_ce
.sym 71298 clk12_$glb_clk
.sym 71299 $abc$36456$n229_$glb_sr
.sym 71300 picorv32.decoded_imm_uj[20]
.sym 71303 $abc$36456$n3095
.sym 71306 $abc$36456$n3427
.sym 71312 $abc$36456$n3080
.sym 71313 $abc$36456$n3050
.sym 71316 picorv32.irq_active
.sym 71317 $abc$36456$n3876_1
.sym 71318 picorv32.latched_stalu
.sym 71319 picorv32.latched_branch
.sym 71320 picorv32.decoded_imm[28]
.sym 71321 picorv32.decoder_trigger
.sym 71322 $abc$36456$n3858
.sym 71323 picorv32.latched_store
.sym 71328 picorv32.decoded_imm_uj[31]
.sym 71329 $abc$36456$n3858
.sym 71332 picorv32.decoded_imm_uj[27]
.sym 71333 $abc$36456$n5255
.sym 71335 $abc$36456$n2866
.sym 71342 $abc$36456$n3819
.sym 71343 $abc$36456$n3869_1
.sym 71344 $abc$36456$n3867_1
.sym 71345 $abc$36456$n3079
.sym 71348 $abc$36456$n3870_1
.sym 71351 $abc$36456$n3044_1
.sym 71354 picorv32.cpu_state[0]
.sym 71355 picorv32.instr_jal
.sym 71357 $abc$36456$n5189
.sym 71358 $abc$36456$n5398
.sym 71359 picorv32.decoder_trigger
.sym 71360 $abc$36456$n3862_1
.sym 71361 $abc$36456$n5192
.sym 71366 $abc$36456$n3868_1
.sym 71369 $abc$36456$n5192
.sym 71372 $abc$36456$n3863_1
.sym 71374 $abc$36456$n3868_1
.sym 71375 $abc$36456$n3867_1
.sym 71376 $abc$36456$n3869_1
.sym 71377 $abc$36456$n5192
.sym 71381 picorv32.decoder_trigger
.sym 71382 $abc$36456$n3819
.sym 71383 $abc$36456$n3079
.sym 71386 $abc$36456$n5192
.sym 71387 $abc$36456$n3870_1
.sym 71388 $abc$36456$n5189
.sym 71389 $abc$36456$n3044_1
.sym 71392 $abc$36456$n5398
.sym 71393 $abc$36456$n3079
.sym 71394 picorv32.instr_jal
.sym 71395 picorv32.decoder_trigger
.sym 71406 $abc$36456$n3044_1
.sym 71407 picorv32.cpu_state[0]
.sym 71410 $abc$36456$n3863_1
.sym 71411 $abc$36456$n3819
.sym 71412 $abc$36456$n5189
.sym 71413 $abc$36456$n3862_1
.sym 71416 picorv32.instr_jal
.sym 71417 picorv32.decoder_trigger
.sym 71418 $abc$36456$n5398
.sym 71419 $abc$36456$n3079
.sym 71420 $abc$36456$n3048_$glb_ce
.sym 71421 clk12_$glb_clk
.sym 71422 $abc$36456$n232_$glb_sr
.sym 71428 picorv32.decoded_imm_uj[23]
.sym 71436 $abc$36456$n3819
.sym 71437 $abc$36456$n3166
.sym 71440 picorv32.decoded_imm_uj[14]
.sym 71441 $abc$36456$n3079
.sym 71442 picorv32.decoded_imm_uj[21]
.sym 71445 $abc$36456$n3821
.sym 71449 picorv32.mem_rdata_latched[31]
.sym 71454 $abc$36456$n3166
.sym 71464 $abc$36456$n3858
.sym 71465 $abc$36456$n3868_1
.sym 71466 $abc$36456$n5255
.sym 71468 $abc$36456$n3860_1
.sym 71469 picorv32.irq_state[0]
.sym 71470 $abc$36456$n2866
.sym 71472 $abc$36456$n5413
.sym 71476 $abc$36456$n5360
.sym 71477 $abc$36456$n3870_1
.sym 71478 $abc$36456$n5234
.sym 71479 $abc$36456$n5420
.sym 71480 $abc$36456$n3928_1
.sym 71481 $abc$36456$n3876_1
.sym 71484 picorv32.reg_next_pc[17]
.sym 71486 $abc$36456$n5353
.sym 71487 picorv32.reg_next_pc[24]
.sym 71491 $abc$36456$n3954_1
.sym 71492 $abc$36456$n3926_1
.sym 71493 $abc$36456$n3956_1
.sym 71497 $abc$36456$n3870_1
.sym 71498 $abc$36456$n5413
.sym 71499 $abc$36456$n5353
.sym 71500 $abc$36456$n3876_1
.sym 71503 $abc$36456$n3926_1
.sym 71504 $abc$36456$n2866
.sym 71505 picorv32.irq_state[0]
.sym 71506 picorv32.reg_next_pc[17]
.sym 71509 $abc$36456$n3954_1
.sym 71511 $abc$36456$n3860_1
.sym 71512 picorv32.reg_next_pc[24]
.sym 71516 $abc$36456$n5255
.sym 71522 $abc$36456$n3868_1
.sym 71523 $abc$36456$n3928_1
.sym 71524 $abc$36456$n5234
.sym 71527 $abc$36456$n3876_1
.sym 71528 $abc$36456$n5420
.sym 71529 $abc$36456$n5360
.sym 71530 $abc$36456$n3870_1
.sym 71533 $abc$36456$n3858
.sym 71534 picorv32.irq_state[0]
.sym 71535 picorv32.reg_next_pc[17]
.sym 71536 $abc$36456$n3926_1
.sym 71540 $abc$36456$n3956_1
.sym 71541 $abc$36456$n3868_1
.sym 71542 $abc$36456$n5255
.sym 71543 $abc$36456$n3048_$glb_ce
.sym 71544 clk12_$glb_clk
.sym 71545 $abc$36456$n232_$glb_sr
.sym 71563 picorv32.cpu_state[0]
.sym 71572 csrbank0_leds_out0_w[1]
.sym 71574 picorv32.decoded_imm_uj[28]
.sym 71609 picorv32.mem_rdata_latched[31]
.sym 71622 picorv32.mem_rdata_latched[31]
.sym 71632 picorv32.mem_rdata_latched[31]
.sym 71639 picorv32.mem_rdata_latched[31]
.sym 71644 picorv32.mem_rdata_latched[31]
.sym 71651 picorv32.mem_rdata_latched[31]
.sym 71656 picorv32.mem_rdata_latched[31]
.sym 71665 picorv32.mem_rdata_latched[31]
.sym 71666 $abc$36456$n3030_$glb_ce
.sym 71667 clk12_$glb_clk
.sym 71684 picorv32.irq_state[0]
.sym 71685 $abc$36456$n3876_1
.sym 71687 $abc$36456$n3870_1
.sym 71690 $abc$36456$n3876_1
.sym 71700 csrbank0_leds_out0_w[0]
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbank0_leds_out0_w[4]
.sym 71877 csrbank0_leds_out0_w[4]
.sym 71891 $PACKER_VCC_NET
.sym 71942 array_muxed1[16]
.sym 71965 array_muxed0[14]
.sym 71968 array_muxed1[16]
.sym 71969 array_muxed0[14]
.sym 72018 user_btn0
.sym 72032 spram_datain01[0]
.sym 72042 array_muxed1[16]
.sym 72048 $PACKER_VCC_NET
.sym 72049 user_btn1
.sym 72062 $abc$36456$n3030
.sym 72068 $abc$36456$n7
.sym 72070 basesoc_dat_w[2]
.sym 72071 basesoc_ctrl_reset_reset_r
.sym 72081 $abc$36456$n5063_1
.sym 72098 sys_rst
.sym 72099 basesoc_ctrl_bus_errors[10]
.sym 72101 basesoc_ctrl_bus_errors[12]
.sym 72102 $abc$36456$n3314
.sym 72109 basesoc_dat_w[4]
.sym 72112 $abc$36456$n3222
.sym 72116 basesoc_ctrl_storage[2]
.sym 72117 basesoc_ctrl_bus_errors[4]
.sym 72118 basesoc_ctrl_bus_errors[5]
.sym 72119 basesoc_ctrl_bus_errors[6]
.sym 72120 basesoc_ctrl_bus_errors[7]
.sym 72123 $abc$36456$n3324
.sym 72124 $abc$36456$n2709
.sym 72125 basesoc_ctrl_reset_reset_r
.sym 72126 basesoc_dat_w[2]
.sym 72130 basesoc_ctrl_bus_errors[6]
.sym 72131 basesoc_ctrl_bus_errors[7]
.sym 72132 basesoc_ctrl_bus_errors[4]
.sym 72133 basesoc_ctrl_bus_errors[5]
.sym 72136 basesoc_dat_w[4]
.sym 72138 sys_rst
.sym 72151 basesoc_dat_w[2]
.sym 72155 basesoc_ctrl_reset_reset_r
.sym 72160 $abc$36456$n3314
.sym 72161 basesoc_ctrl_bus_errors[12]
.sym 72162 $abc$36456$n3324
.sym 72163 basesoc_ctrl_bus_errors[4]
.sym 72172 $abc$36456$n3314
.sym 72173 $abc$36456$n3222
.sym 72174 basesoc_ctrl_storage[2]
.sym 72175 basesoc_ctrl_bus_errors[10]
.sym 72176 $abc$36456$n2709
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72192 basesoc_dat_w[7]
.sym 72193 $abc$36456$n2926
.sym 72205 $abc$36456$n2980
.sym 72209 basesoc_ctrl_storage[1]
.sym 72210 $abc$36456$n2715
.sym 72243 basesoc_dat_w[1]
.sym 72247 $abc$36456$n2709
.sym 72297 basesoc_dat_w[1]
.sym 72299 $abc$36456$n2709
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72317 $abc$36456$n9
.sym 72318 $abc$36456$n3222
.sym 72322 $abc$36456$n188
.sym 72325 basesoc_ctrl_storage[19]
.sym 72327 $abc$36456$n5
.sym 72328 user_btn1
.sym 72331 $PACKER_VCC_NET
.sym 72335 array_muxed0[7]
.sym 72337 $PACKER_VCC_NET
.sym 72345 $abc$36456$n2741
.sym 72360 $abc$36456$n9
.sym 72372 $abc$36456$n5
.sym 72383 $abc$36456$n5
.sym 72403 $abc$36456$n9
.sym 72422 $abc$36456$n2741
.sym 72423 clk12_$glb_clk
.sym 72441 array_muxed0[14]
.sym 72444 $abc$36456$n2943_1
.sym 72445 $abc$36456$n3222
.sym 72446 slave_sel_r[2]
.sym 72453 basesoc_dat_w[2]
.sym 72456 basesoc_dat_w[5]
.sym 72457 array_muxed0[4]
.sym 72458 array_muxed0[6]
.sym 72460 $abc$36456$n3030
.sym 72468 $abc$36456$n2711
.sym 72483 basesoc_uart_tx_fifo_wrport_we
.sym 72487 $abc$36456$n5
.sym 72500 $abc$36456$n5
.sym 72531 basesoc_uart_tx_fifo_wrport_we
.sym 72545 $abc$36456$n2711
.sym 72546 clk12_$glb_clk
.sym 72548 basesoc_uart_phy_sink_payload_data[7]
.sym 72549 basesoc_uart_phy_sink_payload_data[6]
.sym 72550 basesoc_uart_phy_sink_payload_data[5]
.sym 72551 basesoc_uart_phy_sink_payload_data[4]
.sym 72552 basesoc_uart_phy_sink_payload_data[3]
.sym 72553 basesoc_uart_phy_sink_payload_data[2]
.sym 72554 basesoc_uart_phy_sink_payload_data[1]
.sym 72555 basesoc_uart_phy_sink_payload_data[0]
.sym 72559 picorv32.instr_jal
.sym 72565 basesoc_uart_tx_fifo_consume[3]
.sym 72569 spiflash_i
.sym 72574 spiflash_i
.sym 72579 basesoc_uart_tx_fifo_consume[0]
.sym 72580 $PACKER_VCC_NET
.sym 72613 $abc$36456$n57
.sym 72616 $abc$36456$n2971
.sym 72661 $abc$36456$n57
.sym 72668 $abc$36456$n2971
.sym 72669 clk12_$glb_clk
.sym 72683 $abc$36456$n2713
.sym 72685 basesoc_uart_tx_fifo_produce[3]
.sym 72688 basesoc_uart_tx_fifo_produce[1]
.sym 72689 basesoc_dat_w[1]
.sym 72692 basesoc_dat_w[7]
.sym 72693 basesoc_uart_tx_fifo_produce[2]
.sym 72702 basesoc_uart_tx_fifo_wrport_we
.sym 72705 $abc$36456$n2980
.sym 72723 $abc$36456$n2988
.sym 72724 $abc$36456$n6360
.sym 72726 $abc$36456$n3397_1
.sym 72728 $abc$36456$n3398
.sym 72730 $abc$36456$n6352
.sym 72733 $abc$36456$n3387
.sym 72736 spiflash_counter[0]
.sym 72740 $PACKER_VCC_NET
.sym 72745 $abc$36456$n6352
.sym 72747 $abc$36456$n3398
.sym 72748 $abc$36456$n3387
.sym 72751 $abc$36456$n3397_1
.sym 72753 $abc$36456$n6360
.sym 72758 $PACKER_VCC_NET
.sym 72760 spiflash_counter[0]
.sym 72791 $abc$36456$n2988
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72809 $abc$36456$n2988
.sym 72810 $abc$36456$n2759
.sym 72822 array_muxed0[7]
.sym 72827 basesoc_uart_rx_fifo_produce[3]
.sym 72840 $abc$36456$n3387
.sym 72843 $abc$36456$n3398
.sym 72844 basesoc_uart_phy_rx_busy
.sym 72856 basesoc_uart_phy_rx_r
.sym 72860 spiflash_i
.sym 72863 basesoc_uart_phy_rx
.sym 72868 basesoc_uart_phy_rx_busy
.sym 72869 basesoc_uart_phy_rx_r
.sym 72871 basesoc_uart_phy_rx
.sym 72875 spiflash_i
.sym 72900 basesoc_uart_phy_rx
.sym 72905 $abc$36456$n3398
.sym 72907 $abc$36456$n3387
.sym 72915 clk12_$glb_clk
.sym 72916 sys_rst_$glb_sr
.sym 72928 $abc$36456$n2879
.sym 72929 $abc$36456$n3269
.sym 72940 basesoc_uart_phy_rx_busy
.sym 72943 basesoc_uart_rx_fifo_consume[0]
.sym 72946 sys_rst
.sym 72947 $abc$36456$n3030
.sym 72949 basesoc_uart_phy_source_payload_data[1]
.sym 72950 array_muxed0[6]
.sym 72951 basesoc_uart_phy_source_payload_data[3]
.sym 72962 sys_rst
.sym 72965 spiflash_miso1
.sym 72966 $abc$36456$n2833
.sym 72967 spiflash_i
.sym 72969 spiflash_bus_dat_r[24]
.sym 72976 $abc$36456$n2972
.sym 72977 $abc$36456$n2980
.sym 72984 spiflash_bus_dat_r[25]
.sym 72985 slave_sel_r[1]
.sym 73003 spiflash_bus_dat_r[24]
.sym 73011 spiflash_miso1
.sym 73015 slave_sel_r[1]
.sym 73016 $abc$36456$n2833
.sym 73017 spiflash_bus_dat_r[24]
.sym 73018 $abc$36456$n2980
.sym 73022 sys_rst
.sym 73024 spiflash_i
.sym 73028 spiflash_bus_dat_r[25]
.sym 73037 $abc$36456$n2972
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73040 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 73041 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 73042 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73043 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73044 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 73045 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 73046 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 73047 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73052 $abc$36456$n2833
.sym 73056 $abc$36456$n2791
.sym 73058 spiflash_bus_dat_r[25]
.sym 73064 $abc$36456$n2879
.sym 73065 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 73066 $PACKER_VCC_NET
.sym 73067 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 73069 $abc$36456$n2841_1
.sym 73071 sys_rst
.sym 73072 $PACKER_VCC_NET
.sym 73074 basesoc_uart_rx_fifo_wrport_we
.sym 73075 basesoc_uart_phy_rx
.sym 73081 $abc$36456$n2926
.sym 73083 spiflash_bus_dat_r[29]
.sym 73084 $abc$36456$n2882_1
.sym 73085 spiflash_bus_dat_r[27]
.sym 73086 spiflash_bus_dat_r[31]
.sym 73087 spiflash_bus_dat_r[26]
.sym 73089 $abc$36456$n2880_1
.sym 73092 spiflash_bus_dat_r[28]
.sym 73106 $abc$36456$n2925
.sym 73108 $abc$36456$n2972
.sym 73110 slave_sel_r[1]
.sym 73112 spiflash_bus_dat_r[30]
.sym 73114 slave_sel_r[1]
.sym 73116 spiflash_bus_dat_r[27]
.sym 73120 spiflash_bus_dat_r[31]
.sym 73123 slave_sel_r[1]
.sym 73128 spiflash_bus_dat_r[28]
.sym 73135 spiflash_bus_dat_r[27]
.sym 73140 spiflash_bus_dat_r[26]
.sym 73147 spiflash_bus_dat_r[30]
.sym 73150 $abc$36456$n2926
.sym 73151 $abc$36456$n2882_1
.sym 73152 $abc$36456$n2925
.sym 73153 $abc$36456$n2880_1
.sym 73157 spiflash_bus_dat_r[29]
.sym 73160 $abc$36456$n2972
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73175 $abc$36456$n2938
.sym 73176 spiflash_bus_dat_r[26]
.sym 73177 basesoc_uart_phy_source_payload_data[4]
.sym 73179 basesoc_uart_phy_source_payload_data[7]
.sym 73180 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73181 spiflash_bus_dat_r[29]
.sym 73182 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 73183 $abc$36456$n232
.sym 73184 $abc$36456$n3012
.sym 73185 $abc$36456$n2920
.sym 73186 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73189 basesoc_uart_phy_rx_reg[6]
.sym 73192 $abc$36456$n2879
.sym 73196 $abc$36456$n2924
.sym 73197 basesoc_uart_phy_rx_reg[5]
.sym 73198 $abc$36456$n2890
.sym 73206 $abc$36456$n2800
.sym 73207 spiflash_bus_dat_r[28]
.sym 73209 slave_sel_r[1]
.sym 73210 $abc$36456$n2943_1
.sym 73216 $abc$36456$n2880_1
.sym 73219 spiflash_bus_dat_r[30]
.sym 73220 $abc$36456$n2942_1
.sym 73223 $abc$36456$n2882_1
.sym 73225 basesoc_uart_phy_rx_reg[6]
.sym 73232 basesoc_uart_phy_rx_reg[7]
.sym 73235 basesoc_uart_phy_rx
.sym 73238 spiflash_bus_dat_r[28]
.sym 73240 slave_sel_r[1]
.sym 73245 basesoc_uart_phy_rx_reg[6]
.sym 73250 slave_sel_r[1]
.sym 73251 spiflash_bus_dat_r[30]
.sym 73261 basesoc_uart_phy_rx
.sym 73267 basesoc_uart_phy_rx_reg[7]
.sym 73279 $abc$36456$n2880_1
.sym 73280 $abc$36456$n2942_1
.sym 73281 $abc$36456$n2882_1
.sym 73282 $abc$36456$n2943_1
.sym 73283 $abc$36456$n2800
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73297 picorv32.is_compare
.sym 73298 $abc$36456$n2880_1
.sym 73302 $abc$36456$n2800
.sym 73306 picorv32.mem_wordsize[2]
.sym 73307 $abc$36456$n5106
.sym 73308 basesoc_uart_phy_rx_reg[7]
.sym 73311 picorv32.mem_rdata_latched[4]
.sym 73314 $abc$36456$n2920
.sym 73319 $abc$36456$n2882_1
.sym 73321 picorv32.mem_rdata_latched[6]
.sym 73329 $abc$36456$n2880_1
.sym 73332 basesoc_counter[0]
.sym 73334 spiflash_bus_ack
.sym 73335 $abc$36456$n2833
.sym 73339 $abc$36456$n2841_1
.sym 73341 $abc$36456$n2840_1
.sym 73342 basesoc_counter[1]
.sym 73343 $abc$36456$n2882_1
.sym 73345 $abc$36456$n2733
.sym 73348 sys_rst
.sym 73353 spram_bus_ack
.sym 73358 basesoc_bus_wishbone_ack
.sym 73360 $abc$36456$n2882_1
.sym 73361 $abc$36456$n2841_1
.sym 73362 $abc$36456$n2880_1
.sym 73363 $abc$36456$n2840_1
.sym 73367 basesoc_counter[1]
.sym 73368 sys_rst
.sym 73378 $abc$36456$n2840_1
.sym 73380 $abc$36456$n2833
.sym 73396 basesoc_bus_wishbone_ack
.sym 73397 spiflash_bus_ack
.sym 73399 spram_bus_ack
.sym 73402 basesoc_counter[0]
.sym 73403 basesoc_counter[1]
.sym 73406 $abc$36456$n2733
.sym 73407 clk12_$glb_clk
.sym 73408 sys_rst_$glb_sr
.sym 73420 basesoc_picorv327[31]
.sym 73422 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73423 $abc$36456$n2880_1
.sym 73429 $abc$36456$n2832
.sym 73431 $abc$36456$n2833
.sym 73433 sys_rst
.sym 73436 $abc$36456$n2832
.sym 73437 picorv32.mem_rdata_latched[4]
.sym 73438 $abc$36456$n3030
.sym 73439 basesoc_picorv328[28]
.sym 73441 picorv32.mem_wordsize[0]
.sym 73442 basesoc_picorv323[2]
.sym 73450 picorv32.mem_rdata_q[5]
.sym 73452 picorv32.mem_wordsize[0]
.sym 73453 $abc$36456$n2833
.sym 73454 $abc$36456$n2898
.sym 73456 $abc$36456$n2833
.sym 73457 basesoc_picorv328[28]
.sym 73458 $abc$36456$n2879
.sym 73460 picorv32.mem_rdata_q[2]
.sym 73461 picorv32.mem_rdata_latched[6]
.sym 73462 picorv32.mem_rdata_q[4]
.sym 73468 $abc$36456$n2890
.sym 73469 basesoc_picorv323[4]
.sym 73475 picorv32.mem_rdata_q[6]
.sym 73477 picorv32.mem_wordsize[2]
.sym 73480 picorv32.mem_rdata_latched[4]
.sym 73483 picorv32.mem_wordsize[0]
.sym 73484 basesoc_picorv323[4]
.sym 73485 picorv32.mem_wordsize[2]
.sym 73486 basesoc_picorv328[28]
.sym 73492 picorv32.mem_rdata_latched[6]
.sym 73495 picorv32.mem_rdata_q[6]
.sym 73496 picorv32.mem_rdata_q[2]
.sym 73497 picorv32.mem_rdata_q[5]
.sym 73498 picorv32.mem_rdata_q[4]
.sym 73501 $abc$36456$n2879
.sym 73502 picorv32.mem_rdata_q[6]
.sym 73503 $abc$36456$n2833
.sym 73504 $abc$36456$n2890
.sym 73508 picorv32.mem_rdata_latched[4]
.sym 73519 $abc$36456$n2898
.sym 73520 $abc$36456$n2879
.sym 73521 $abc$36456$n2833
.sym 73522 picorv32.mem_rdata_q[4]
.sym 73530 clk12_$glb_clk
.sym 73542 picorv32.mem_rdata_latched[29]
.sym 73543 picorv32.instr_jal
.sym 73544 $abc$36456$n4289_1
.sym 73546 picorv32.instr_sub
.sym 73547 $abc$36456$n2833
.sym 73548 basesoc_picorv327[0]
.sym 73552 $abc$36456$n2833
.sym 73553 $abc$36456$n2894
.sym 73554 $abc$36456$n3026
.sym 73555 basesoc_picorv327[22]
.sym 73557 basesoc_picorv327[12]
.sym 73559 picorv32.mem_rdata_latched[6]
.sym 73561 $abc$36456$n2879
.sym 73562 $abc$36456$n3482
.sym 73566 $abc$36456$n232
.sym 73573 $abc$36456$n2915
.sym 73576 $abc$36456$n2833
.sym 73581 $abc$36456$n2879
.sym 73582 picorv32.mem_rdata_q[3]
.sym 73583 $abc$36456$n3483_1
.sym 73584 picorv32.mem_rdata_q[1]
.sym 73586 picorv32.mem_rdata_latched[1]
.sym 73587 picorv32.mem_wordsize[2]
.sym 73591 basesoc_picorv328[10]
.sym 73595 picorv32.mem_rdata_latched[3]
.sym 73596 picorv32.mem_rdata_q[0]
.sym 73600 $abc$36456$n2907
.sym 73601 picorv32.mem_wordsize[0]
.sym 73602 basesoc_picorv323[2]
.sym 73615 picorv32.mem_rdata_latched[3]
.sym 73618 basesoc_picorv328[10]
.sym 73619 picorv32.mem_wordsize[2]
.sym 73620 basesoc_picorv323[2]
.sym 73621 picorv32.mem_wordsize[0]
.sym 73627 picorv32.mem_rdata_latched[1]
.sym 73636 $abc$36456$n2833
.sym 73637 picorv32.mem_rdata_q[1]
.sym 73638 $abc$36456$n2879
.sym 73639 $abc$36456$n2907
.sym 73642 $abc$36456$n2915
.sym 73643 $abc$36456$n2879
.sym 73644 picorv32.mem_rdata_q[3]
.sym 73645 $abc$36456$n2833
.sym 73648 $abc$36456$n3483_1
.sym 73649 picorv32.mem_rdata_q[1]
.sym 73650 picorv32.mem_rdata_q[0]
.sym 73651 picorv32.mem_rdata_q[3]
.sym 73653 clk12_$glb_clk
.sym 73666 $abc$36456$n4913_1
.sym 73670 $abc$36456$n2833
.sym 73673 $abc$36456$n4285_1
.sym 73679 basesoc_picorv327[7]
.sym 73682 $abc$36456$n4402
.sym 73683 picorv32.instr_sub
.sym 73684 basesoc_picorv327[16]
.sym 73685 basesoc_picorv323[6]
.sym 73687 $abc$36456$n2901_1
.sym 73688 $abc$36456$n4405
.sym 73689 $abc$36456$n2924
.sym 73698 $abc$36456$n4439
.sym 73699 basesoc_picorv327[6]
.sym 73701 picorv32.mem_rdata_latched[1]
.sym 73702 picorv32.mem_rdata_latched[3]
.sym 73708 $abc$36456$n3452_1
.sym 73710 $abc$36456$n4438
.sym 73713 picorv32.mem_rdata_latched[2]
.sym 73716 $abc$36456$n3452_1
.sym 73721 picorv32.mem_rdata_latched[2]
.sym 73724 picorv32.mem_rdata_latched[0]
.sym 73725 $abc$36456$n3459
.sym 73729 picorv32.mem_rdata_latched[2]
.sym 73730 picorv32.mem_rdata_latched[0]
.sym 73731 picorv32.mem_rdata_latched[3]
.sym 73732 picorv32.mem_rdata_latched[1]
.sym 73737 basesoc_picorv327[6]
.sym 73741 picorv32.mem_rdata_latched[3]
.sym 73742 $abc$36456$n3452_1
.sym 73743 $abc$36456$n3459
.sym 73744 picorv32.mem_rdata_latched[2]
.sym 73754 picorv32.mem_rdata_latched[1]
.sym 73756 picorv32.mem_rdata_latched[0]
.sym 73765 $abc$36456$n3452_1
.sym 73767 picorv32.mem_rdata_latched[3]
.sym 73771 $abc$36456$n4438
.sym 73772 $abc$36456$n4439
.sym 73775 $abc$36456$n3030_$glb_ce
.sym 73776 clk12_$glb_clk
.sym 73792 $abc$36456$n4404_1
.sym 73793 basesoc_picorv323[5]
.sym 73794 $abc$36456$n6784
.sym 73795 picorv32.mem_wordsize[2]
.sym 73796 $abc$36456$n4405
.sym 73797 basesoc_picorv327[5]
.sym 73798 $abc$36456$n4438
.sym 73799 basesoc_picorv323[3]
.sym 73800 $abc$36456$n6795
.sym 73801 picorv32.mem_wordsize[2]
.sym 73802 $abc$36456$n2920
.sym 73803 picorv32.instr_jal
.sym 73806 basesoc_picorv327[31]
.sym 73807 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 73810 basesoc_picorv327[24]
.sym 73812 basesoc_picorv327[19]
.sym 73823 $abc$36456$n4403_1
.sym 73824 basesoc_picorv327[16]
.sym 73828 $abc$36456$n4617
.sym 73832 basesoc_picorv327[16]
.sym 73836 basesoc_picorv328[16]
.sym 73839 $abc$36456$n4404_1
.sym 73840 $abc$36456$n4405
.sym 73843 $abc$36456$n4405
.sym 73844 basesoc_picorv327[9]
.sym 73850 $abc$36456$n4406_1
.sym 73852 basesoc_picorv327[9]
.sym 73858 basesoc_picorv328[16]
.sym 73859 $abc$36456$n4406_1
.sym 73860 $abc$36456$n4405
.sym 73861 basesoc_picorv327[16]
.sym 73888 $abc$36456$n4617
.sym 73889 basesoc_picorv327[16]
.sym 73890 $abc$36456$n4404_1
.sym 73891 basesoc_picorv328[16]
.sym 73894 $abc$36456$n4405
.sym 73895 $abc$36456$n4406_1
.sym 73897 $abc$36456$n4403_1
.sym 73913 $abc$36456$n6798
.sym 73914 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73915 basesoc_picorv328[14]
.sym 73916 basesoc_picorv328[15]
.sym 73917 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73918 $abc$36456$n4404_1
.sym 73919 basesoc_picorv328[10]
.sym 73920 basesoc_picorv327[16]
.sym 73921 basesoc_picorv328[13]
.sym 73922 picorv32.mem_wordsize[0]
.sym 73923 basesoc_picorv328[11]
.sym 73924 basesoc_picorv328[13]
.sym 73925 $abc$36456$n4404_1
.sym 73928 basesoc_picorv327[25]
.sym 73931 basesoc_picorv323[7]
.sym 73932 $abc$36456$n4404_1
.sym 73934 $abc$36456$n3030
.sym 73935 basesoc_picorv328[28]
.sym 73936 $abc$36456$n4405
.sym 73945 rst1
.sym 73947 basesoc_picorv327[28]
.sym 73951 $abc$36456$n4404_1
.sym 73955 $abc$36456$n6829
.sym 73958 $abc$36456$n4405
.sym 73960 $abc$36456$n4406_1
.sym 73961 basesoc_picorv328[28]
.sym 73962 $PACKER_GND_NET
.sym 73965 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73970 picorv32.is_compare
.sym 73972 basesoc_picorv327[19]
.sym 73976 basesoc_picorv327[19]
.sym 73981 basesoc_picorv327[28]
.sym 73982 $abc$36456$n4405
.sym 73983 basesoc_picorv328[28]
.sym 73984 $abc$36456$n4406_1
.sym 73990 rst1
.sym 73994 $PACKER_GND_NET
.sym 74000 picorv32.is_compare
.sym 74001 $abc$36456$n4404_1
.sym 74002 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74022 clk12_$glb_clk
.sym 74023 $abc$36456$n6829
.sym 74035 picorv32.instr_jal
.sym 74036 $abc$36456$n6803
.sym 74037 picorv32.mem_wordsize[0]
.sym 74038 picorv32.instr_sub
.sym 74039 basesoc_picorv327[0]
.sym 74040 $abc$36456$n4675
.sym 74043 basesoc_picorv327[28]
.sym 74044 basesoc_picorv327[22]
.sym 74045 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 74046 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74048 picorv32.mem_rdata_q[28]
.sym 74050 $abc$36456$n2888
.sym 74051 $abc$36456$n232
.sym 74053 basesoc_picorv327[31]
.sym 74054 $abc$36456$n3482
.sym 74055 $abc$36456$n4069_1
.sym 74056 basesoc_picorv327[12]
.sym 74057 basesoc_picorv328[18]
.sym 74058 picorv32.is_sb_sh_sw
.sym 74059 picorv32.mem_rdata_q[13]
.sym 74066 $abc$36456$n4405
.sym 74067 $abc$36456$n4660_1
.sym 74072 basesoc_picorv327[18]
.sym 74080 $abc$36456$n4406_1
.sym 74081 basesoc_picorv328[18]
.sym 74082 basesoc_picorv328[25]
.sym 74085 $abc$36456$n4404_1
.sym 74086 basesoc_picorv328[30]
.sym 74087 basesoc_picorv327[27]
.sym 74088 basesoc_picorv327[25]
.sym 74089 basesoc_picorv327[28]
.sym 74091 basesoc_picorv327[25]
.sym 74096 $abc$36456$n4405
.sym 74101 basesoc_picorv327[25]
.sym 74105 basesoc_picorv327[27]
.sym 74110 $abc$36456$n4405
.sym 74111 basesoc_picorv327[25]
.sym 74112 $abc$36456$n4406_1
.sym 74113 basesoc_picorv328[25]
.sym 74125 basesoc_picorv328[30]
.sym 74128 $abc$36456$n4405
.sym 74129 $abc$36456$n4406_1
.sym 74130 basesoc_picorv327[18]
.sym 74131 basesoc_picorv328[18]
.sym 74137 basesoc_picorv327[28]
.sym 74140 basesoc_picorv327[25]
.sym 74141 $abc$36456$n4404_1
.sym 74142 basesoc_picorv328[25]
.sym 74143 $abc$36456$n4660_1
.sym 74161 $abc$36456$n4627_1
.sym 74162 $abc$36456$n2879
.sym 74163 $abc$36456$n6809
.sym 74164 basesoc_picorv328[17]
.sym 74166 picorv32.mem_rdata_q[21]
.sym 74167 $abc$36456$n6775
.sym 74169 basesoc_picorv328[17]
.sym 74172 $abc$36456$n2964_1
.sym 74173 $abc$36456$n4475
.sym 74175 basesoc_picorv327[7]
.sym 74176 basesoc_picorv327[5]
.sym 74177 basesoc_picorv327[25]
.sym 74178 basesoc_picorv328[19]
.sym 74179 $abc$36456$n2901_1
.sym 74180 basesoc_picorv327[16]
.sym 74181 $abc$36456$n2924
.sym 74182 $abc$36456$n4475
.sym 74192 $abc$36456$n3193
.sym 74193 picorv32.mem_rdata_latched[13]
.sym 74194 basesoc_picorv328[19]
.sym 74197 $abc$36456$n3181
.sym 74200 $abc$36456$n3204
.sym 74205 basesoc_picorv327[28]
.sym 74207 basesoc_picorv328[28]
.sym 74214 basesoc_picorv328[9]
.sym 74215 basesoc_picorv328[23]
.sym 74216 basesoc_picorv327[23]
.sym 74217 basesoc_picorv327[19]
.sym 74218 $abc$36456$n3186
.sym 74219 basesoc_picorv327[9]
.sym 74227 $abc$36456$n3186
.sym 74228 $abc$36456$n3181
.sym 74229 $abc$36456$n3204
.sym 74230 $abc$36456$n3193
.sym 74241 picorv32.mem_rdata_latched[13]
.sym 74245 basesoc_picorv327[19]
.sym 74246 basesoc_picorv328[28]
.sym 74247 basesoc_picorv328[19]
.sym 74248 basesoc_picorv327[28]
.sym 74251 basesoc_picorv327[23]
.sym 74252 basesoc_picorv327[9]
.sym 74253 basesoc_picorv328[9]
.sym 74254 basesoc_picorv328[23]
.sym 74268 clk12_$glb_clk
.sym 74280 picorv32.mem_rdata_latched[31]
.sym 74282 picorv32.mem_wordsize[2]
.sym 74283 basesoc_picorv327[26]
.sym 74284 basesoc_picorv327[30]
.sym 74285 basesoc_picorv328[27]
.sym 74286 $abc$36456$n3180
.sym 74287 basesoc_picorv328[27]
.sym 74289 $abc$36456$n4406_1
.sym 74290 picorv32.mem_rdata_q[13]
.sym 74291 $abc$36456$n4404_1
.sym 74292 basesoc_picorv328[12]
.sym 74293 $abc$36456$n4406_1
.sym 74294 $abc$36456$n2920
.sym 74295 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74296 picorv32.instr_jal
.sym 74297 picorv32.mem_rdata_q[13]
.sym 74298 $abc$36456$n3030
.sym 74299 picorv32.cpu_state[2]
.sym 74300 picorv32.mem_rdata_latched[27]
.sym 74301 basesoc_picorv327[24]
.sym 74302 basesoc_picorv327[31]
.sym 74303 basesoc_picorv327[19]
.sym 74304 picorv32.mem_rdata_latched[28]
.sym 74305 picorv32.mem_do_rinst
.sym 74311 $abc$36456$n2918
.sym 74313 picorv32.mem_rdata_q[29]
.sym 74314 $abc$36456$n2941
.sym 74316 $abc$36456$n3034_1
.sym 74317 $abc$36456$n2901_1
.sym 74319 $abc$36456$n2935_1
.sym 74320 picorv32.mem_rdata_q[28]
.sym 74321 picorv32.mem_rdata_latched[26]
.sym 74322 $abc$36456$n2888
.sym 74323 $abc$36456$n2937
.sym 74324 $abc$36456$n2928
.sym 74325 $abc$36456$n4069_1
.sym 74326 $abc$36456$n5453_1
.sym 74327 picorv32.mem_rdata_q[27]
.sym 74328 picorv32.mem_rdata_latched[28]
.sym 74329 $abc$36456$n3113
.sym 74331 basesoc_picorv327[12]
.sym 74335 $abc$36456$n2879
.sym 74338 picorv32.mem_rdata_q[31]
.sym 74339 $abc$36456$n2901_1
.sym 74341 $abc$36456$n2924
.sym 74342 picorv32.mem_rdata_latched[27]
.sym 74344 picorv32.mem_rdata_latched[27]
.sym 74345 picorv32.mem_rdata_latched[26]
.sym 74347 picorv32.mem_rdata_latched[28]
.sym 74350 $abc$36456$n2941
.sym 74351 picorv32.mem_rdata_q[28]
.sym 74352 $abc$36456$n2879
.sym 74356 $abc$36456$n2918
.sym 74357 $abc$36456$n2901_1
.sym 74358 $abc$36456$n2888
.sym 74359 $abc$36456$n2935_1
.sym 74362 $abc$36456$n2879
.sym 74363 picorv32.mem_rdata_q[31]
.sym 74364 $abc$36456$n2924
.sym 74368 basesoc_picorv327[12]
.sym 74369 $abc$36456$n3034_1
.sym 74370 $abc$36456$n5453_1
.sym 74371 $abc$36456$n4069_1
.sym 74375 picorv32.mem_rdata_q[29]
.sym 74376 $abc$36456$n2879
.sym 74377 $abc$36456$n2928
.sym 74380 $abc$36456$n2888
.sym 74382 $abc$36456$n2901_1
.sym 74386 $abc$36456$n2879
.sym 74388 $abc$36456$n2937
.sym 74389 picorv32.mem_rdata_q[27]
.sym 74390 $abc$36456$n3113
.sym 74391 clk12_$glb_clk
.sym 74402 $abc$36456$n3022
.sym 74403 $abc$36456$n3022
.sym 74404 $abc$36456$n3030
.sym 74405 picorv32.instr_auipc
.sym 74406 $abc$36456$n2862
.sym 74407 picorv32.instr_sub
.sym 74408 picorv32.mem_wordsize[0]
.sym 74409 picorv32.mem_rdata_latched[28]
.sym 74410 $abc$36456$n4059_1
.sym 74413 picorv32.instr_lui
.sym 74415 basesoc_picorv328[22]
.sym 74416 $abc$36456$n5173
.sym 74417 picorv32.mem_rdata_q[25]
.sym 74418 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 74420 picorv32.mem_rdata_latched[31]
.sym 74424 picorv32.latched_stalu
.sym 74426 $abc$36456$n3030
.sym 74427 basesoc_picorv328[28]
.sym 74435 picorv32.mem_rdata_latched[28]
.sym 74436 $abc$36456$n2879
.sym 74437 picorv32.mem_rdata_latched[31]
.sym 74438 picorv32.cpuregs_rs1[0]
.sym 74439 picorv32.is_lui_auipc_jal
.sym 74440 $abc$36456$n2964_1
.sym 74441 $abc$36456$n4910
.sym 74442 $abc$36456$n5524
.sym 74443 picorv32.mem_rdata_latched[25]
.sym 74447 picorv32.mem_rdata_latched[29]
.sym 74448 $abc$36456$n2965
.sym 74449 picorv32.mem_rdata_latched[27]
.sym 74451 $abc$36456$n4912
.sym 74454 $abc$36456$n2920
.sym 74458 picorv32.mem_rdata_latched[30]
.sym 74459 picorv32.cpu_state[2]
.sym 74462 picorv32.mem_rdata_q[25]
.sym 74463 $abc$36456$n3040
.sym 74464 $abc$36456$n4055_1
.sym 74465 $abc$36456$n5173
.sym 74467 picorv32.mem_rdata_latched[25]
.sym 74468 picorv32.mem_rdata_latched[31]
.sym 74469 picorv32.mem_rdata_latched[29]
.sym 74470 picorv32.mem_rdata_latched[30]
.sym 74473 picorv32.mem_rdata_q[25]
.sym 74474 $abc$36456$n2879
.sym 74476 $abc$36456$n2920
.sym 74481 picorv32.mem_rdata_latched[29]
.sym 74485 $abc$36456$n5524
.sym 74486 $abc$36456$n3040
.sym 74487 $abc$36456$n4912
.sym 74488 $abc$36456$n5173
.sym 74493 picorv32.mem_rdata_latched[25]
.sym 74497 $abc$36456$n4910
.sym 74498 $abc$36456$n5173
.sym 74499 $abc$36456$n4055_1
.sym 74500 picorv32.cpuregs_rs1[0]
.sym 74504 picorv32.is_lui_auipc_jal
.sym 74505 picorv32.cpu_state[2]
.sym 74509 picorv32.mem_rdata_latched[28]
.sym 74510 $abc$36456$n2964_1
.sym 74511 $abc$36456$n2965
.sym 74512 picorv32.mem_rdata_latched[27]
.sym 74514 clk12_$glb_clk
.sym 74528 $abc$36456$n5524
.sym 74529 $abc$36456$n4109_1
.sym 74530 $abc$36456$n4054_1
.sym 74531 basesoc_picorv327[2]
.sym 74532 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74533 picorv32.mem_rdata_latched[27]
.sym 74534 picorv32.mem_rdata_q[29]
.sym 74536 $abc$36456$n5525_1
.sym 74537 picorv32.mem_rdata_latched[28]
.sym 74539 picorv32.mem_rdata_q[28]
.sym 74540 basesoc_picorv327[31]
.sym 74541 picorv32.mem_rdata_q[29]
.sym 74542 $abc$36456$n4069_1
.sym 74543 $abc$36456$n232
.sym 74544 basesoc_picorv327[16]
.sym 74545 $abc$36456$n3050
.sym 74546 $abc$36456$n3016
.sym 74547 $abc$36456$n3425
.sym 74548 picorv32.instr_lui
.sym 74549 picorv32.mem_rdata_q[28]
.sym 74550 picorv32.is_sb_sh_sw
.sym 74551 $abc$36456$n5173
.sym 74557 picorv32.is_sb_sh_sw
.sym 74558 picorv32.mem_rdata_latched[25]
.sym 74561 $abc$36456$n3888
.sym 74565 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74567 $PACKER_GND_NET
.sym 74574 $abc$36456$n2862
.sym 74575 picorv32.mem_do_rinst
.sym 74576 picorv32.mem_rdata_latched[28]
.sym 74581 $abc$36456$n2877_1
.sym 74596 $abc$36456$n2862
.sym 74597 picorv32.is_sb_sh_sw
.sym 74598 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74604 picorv32.mem_do_rinst
.sym 74605 $abc$36456$n2877_1
.sym 74610 $PACKER_GND_NET
.sym 74622 picorv32.mem_rdata_latched[28]
.sym 74627 picorv32.mem_rdata_latched[25]
.sym 74635 $abc$36456$n3888
.sym 74636 $abc$36456$n3030_$glb_ce
.sym 74637 clk12_$glb_clk
.sym 74652 basesoc_picorv327[31]
.sym 74653 picorv32.decoded_imm_uj[8]
.sym 74654 $abc$36456$n3113
.sym 74655 $abc$36456$n2861
.sym 74656 basesoc_picorv328[23]
.sym 74658 $abc$36456$n3113
.sym 74659 picorv32.decoded_imm_uj[0]
.sym 74660 picorv32.cpu_state[2]
.sym 74661 picorv32.mem_rdata_q[27]
.sym 74662 picorv32.cpu_state[4]
.sym 74663 picorv32.mem_rdata_q[12]
.sym 74667 $abc$36456$n3040
.sym 74668 basesoc_picorv327[31]
.sym 74669 basesoc_picorv327[25]
.sym 74671 $abc$36456$n4060_1
.sym 74672 basesoc_picorv327[16]
.sym 74673 $abc$36456$n4217
.sym 74674 picorv32.instr_retirq
.sym 74680 picorv32.cpu_state[2]
.sym 74682 picorv32.irq_mask[1]
.sym 74683 picorv32.instr_srli
.sym 74684 $abc$36456$n4914_1
.sym 74686 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74687 picorv32.instr_srl
.sym 74688 picorv32.mem_rdata_q[25]
.sym 74690 $abc$36456$n4172
.sym 74691 $abc$36456$n4060_1
.sym 74692 picorv32.mem_rdata_q[27]
.sym 74695 $abc$36456$n4059_1
.sym 74696 $abc$36456$n3032
.sym 74697 picorv32.irq_state[1]
.sym 74698 $abc$36456$n3021
.sym 74699 picorv32.cpu_state[0]
.sym 74701 basesoc_picorv327[18]
.sym 74703 $abc$36456$n4913_1
.sym 74704 $abc$36456$n3083
.sym 74705 picorv32.mem_rdata_q[26]
.sym 74706 $abc$36456$n3016
.sym 74707 $abc$36456$n3425
.sym 74709 picorv32.mem_rdata_q[28]
.sym 74713 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74715 $abc$36456$n3032
.sym 74716 $abc$36456$n3016
.sym 74726 picorv32.instr_srli
.sym 74727 $abc$36456$n4060_1
.sym 74728 picorv32.instr_srl
.sym 74731 picorv32.mem_rdata_q[27]
.sym 74732 picorv32.mem_rdata_q[26]
.sym 74733 picorv32.mem_rdata_q[25]
.sym 74734 picorv32.mem_rdata_q[28]
.sym 74737 picorv32.irq_mask[1]
.sym 74738 picorv32.cpu_state[0]
.sym 74739 picorv32.cpu_state[2]
.sym 74740 picorv32.irq_state[1]
.sym 74743 basesoc_picorv327[18]
.sym 74744 $abc$36456$n4059_1
.sym 74745 $abc$36456$n4172
.sym 74746 $abc$36456$n3021
.sym 74749 $abc$36456$n4914_1
.sym 74750 $abc$36456$n4913_1
.sym 74751 $abc$36456$n3425
.sym 74752 $abc$36456$n3083
.sym 74755 picorv32.instr_srl
.sym 74757 picorv32.instr_srli
.sym 74758 $abc$36456$n4060_1
.sym 74760 clk12_$glb_clk
.sym 74761 $abc$36456$n232_$glb_sr
.sym 74774 $abc$36456$n3015
.sym 74776 $abc$36456$n4172
.sym 74777 $abc$36456$n3113
.sym 74778 $abc$36456$n3473
.sym 74779 $abc$36456$n4060_1
.sym 74782 $abc$36456$n3474
.sym 74783 basesoc_picorv327[20]
.sym 74784 $abc$36456$n4060_1
.sym 74785 $abc$36456$n5476
.sym 74786 picorv32.cpu_state[2]
.sym 74787 $abc$36456$n4263_1
.sym 74788 basesoc_picorv327[24]
.sym 74789 picorv32.mem_do_rinst
.sym 74793 picorv32.instr_jal
.sym 74794 basesoc_picorv327[31]
.sym 74797 $abc$36456$n3113
.sym 74804 $abc$36456$n5480_1
.sym 74807 $abc$36456$n4219
.sym 74808 $abc$36456$n4257_1
.sym 74809 $abc$36456$n4069_1
.sym 74810 $abc$36456$n4059_1
.sym 74811 picorv32.instr_auipc
.sym 74812 $abc$36456$n3021
.sym 74813 basesoc_picorv327[16]
.sym 74814 $abc$36456$n3040
.sym 74815 $abc$36456$n3050
.sym 74816 $abc$36456$n3034_1
.sym 74818 $abc$36456$n5173
.sym 74819 basesoc_picorv327[31]
.sym 74820 picorv32.instr_lui
.sym 74821 $abc$36456$n3113
.sym 74822 $abc$36456$n4216
.sym 74823 picorv32.mem_rdata_q[12]
.sym 74824 basesoc_picorv327[24]
.sym 74826 $abc$36456$n4218
.sym 74827 $abc$36456$n5461
.sym 74829 basesoc_picorv327[25]
.sym 74832 $abc$36456$n4934
.sym 74833 $abc$36456$n4217
.sym 74834 $abc$36456$n3126_1
.sym 74836 basesoc_picorv327[31]
.sym 74838 $abc$36456$n3034_1
.sym 74839 $abc$36456$n4257_1
.sym 74842 $abc$36456$n4216
.sym 74843 $abc$36456$n3034_1
.sym 74844 basesoc_picorv327[24]
.sym 74845 $abc$36456$n4069_1
.sym 74848 $abc$36456$n3034_1
.sym 74849 $abc$36456$n5461
.sym 74850 $abc$36456$n4069_1
.sym 74851 basesoc_picorv327[16]
.sym 74854 $abc$36456$n4217
.sym 74855 $abc$36456$n4934
.sym 74856 $abc$36456$n4218
.sym 74857 $abc$36456$n3040
.sym 74860 $abc$36456$n3126_1
.sym 74861 picorv32.instr_lui
.sym 74862 picorv32.mem_rdata_q[12]
.sym 74863 picorv32.instr_auipc
.sym 74867 $abc$36456$n4934
.sym 74868 $abc$36456$n5480_1
.sym 74869 $abc$36456$n5173
.sym 74873 $abc$36456$n3050
.sym 74874 $abc$36456$n5173
.sym 74878 basesoc_picorv327[25]
.sym 74879 $abc$36456$n3021
.sym 74880 $abc$36456$n4059_1
.sym 74881 $abc$36456$n4219
.sym 74882 $abc$36456$n3113
.sym 74883 clk12_$glb_clk
.sym 74899 $abc$36456$n3040
.sym 74900 picorv32.cpu_state[4]
.sym 74901 picorv32.instr_srl
.sym 74902 $abc$36456$n3040
.sym 74903 $abc$36456$n3425
.sym 74904 $abc$36456$n3034_1
.sym 74905 $abc$36456$n4069_1
.sym 74906 $abc$36456$n3040
.sym 74907 $abc$36456$n3032
.sym 74908 basesoc_picorv327[26]
.sym 74910 basesoc_picorv327[16]
.sym 74911 basesoc_picorv327[23]
.sym 74914 csrbank0_leds_out0_w[3]
.sym 74920 picorv32.mem_rdata_latched[31]
.sym 74926 basesoc_picorv327[31]
.sym 74929 $abc$36456$n4204
.sym 74930 $abc$36456$n3021
.sym 74931 basesoc_picorv327[21]
.sym 74932 $abc$36456$n3126_1
.sym 74933 picorv32.mem_rdata_q[14]
.sym 74934 basesoc_picorv327[22]
.sym 74937 basesoc_picorv327[23]
.sym 74938 $abc$36456$n4206
.sym 74939 $abc$36456$n3040
.sym 74940 $abc$36456$n4059_1
.sym 74942 $abc$36456$n4203
.sym 74943 $abc$36456$n4060_1
.sym 74945 $abc$36456$n4932
.sym 74947 $abc$36456$n4263_1
.sym 74948 $abc$36456$n3022
.sym 74951 picorv32.mem_rdata_latched[29]
.sym 74952 picorv32.cpu_state[4]
.sym 74953 $abc$36456$n4069_1
.sym 74954 picorv32.instr_lui
.sym 74955 picorv32.instr_auipc
.sym 74956 $abc$36456$n3034_1
.sym 74957 $abc$36456$n4205
.sym 74959 $abc$36456$n3040
.sym 74960 $abc$36456$n4204
.sym 74961 $abc$36456$n4205
.sym 74962 $abc$36456$n4932
.sym 74973 picorv32.mem_rdata_latched[29]
.sym 74977 $abc$36456$n4263_1
.sym 74978 basesoc_picorv327[31]
.sym 74979 picorv32.cpu_state[4]
.sym 74980 $abc$36456$n3022
.sym 74984 $abc$36456$n4060_1
.sym 74986 basesoc_picorv327[21]
.sym 74989 picorv32.instr_lui
.sym 74990 picorv32.instr_auipc
.sym 74991 picorv32.mem_rdata_q[14]
.sym 74992 $abc$36456$n3126_1
.sym 74995 $abc$36456$n4203
.sym 74996 basesoc_picorv327[22]
.sym 74997 $abc$36456$n4069_1
.sym 74998 $abc$36456$n3034_1
.sym 75001 $abc$36456$n4206
.sym 75002 basesoc_picorv327[23]
.sym 75003 $abc$36456$n4059_1
.sym 75004 $abc$36456$n3021
.sym 75005 $abc$36456$n3030_$glb_ce
.sym 75006 clk12_$glb_clk
.sym 75020 basesoc_picorv327[22]
.sym 75021 $abc$36456$n3080
.sym 75022 $abc$36456$n3852
.sym 75023 $abc$36456$n4204
.sym 75024 $abc$36456$n3838_1
.sym 75025 $abc$36456$n3032
.sym 75026 $abc$36456$n3021
.sym 75028 picorv32.cpu_state[3]
.sym 75030 $abc$36456$n3022
.sym 75034 picorv32.decoded_imm_uj[24]
.sym 75035 $abc$36456$n232
.sym 75037 picorv32.decoded_imm_uj[20]
.sym 75038 $abc$36456$n3042_1
.sym 75043 $abc$36456$n3095
.sym 75051 picorv32.decoder_trigger
.sym 75054 $abc$36456$n3080
.sym 75057 $abc$36456$n3043
.sym 75063 picorv32.instr_jal
.sym 75067 picorv32.mem_rdata_latched[31]
.sym 75069 $abc$36456$n5399
.sym 75100 $abc$36456$n3043
.sym 75101 picorv32.decoder_trigger
.sym 75102 picorv32.instr_jal
.sym 75103 $abc$36456$n5399
.sym 75115 picorv32.mem_rdata_latched[31]
.sym 75124 $abc$36456$n3080
.sym 75125 picorv32.decoder_trigger
.sym 75126 $abc$36456$n3043
.sym 75128 $abc$36456$n3030_$glb_ce
.sym 75129 clk12_$glb_clk
.sym 75146 $abc$36456$n3166
.sym 75148 picorv32.cpu_state[4]
.sym 75149 picorv32.latched_stalu
.sym 75150 $abc$36456$n3083
.sym 75153 $abc$36456$n3043
.sym 75162 picorv32.decoded_imm_uj[24]
.sym 75173 $abc$36456$n3425
.sym 75195 $abc$36456$n232
.sym 75197 picorv32.mem_rdata_latched[31]
.sym 75200 picorv32.instr_jal
.sym 75203 picorv32.decoder_trigger
.sym 75207 picorv32.mem_rdata_latched[31]
.sym 75223 $abc$36456$n232
.sym 75225 $abc$36456$n3425
.sym 75241 picorv32.decoder_trigger
.sym 75242 picorv32.instr_jal
.sym 75251 $abc$36456$n3030_$glb_ce
.sym 75252 clk12_$glb_clk
.sym 75268 $abc$36456$n3870_1
.sym 75289 picorv32.decoder_trigger
.sym 75325 picorv32.mem_rdata_latched[31]
.sym 75358 picorv32.mem_rdata_latched[31]
.sym 75374 $abc$36456$n3030_$glb_ce
.sym 75375 clk12_$glb_clk
.sym 75398 $abc$36456$n3032
.sym 75402 csrbank0_leds_out0_w[3]
.sym 75528 $abc$36456$n232
.sym 75651 csrbank0_leds_out0_w[2]
.sym 75668 csrbank0_leds_out0_w[0]
.sym 75671 csrbank0_leds_out0_w[1]
.sym 75680 csrbank0_leds_out0_w[1]
.sym 75688 csrbank0_leds_out0_w[0]
.sym 75697 $abc$36456$n3030
.sym 75698 $PACKER_VCC_NET
.sym 75708 $abc$36456$n3030
.sym 75711 $PACKER_VCC_NET
.sym 75726 $abc$36456$n120
.sym 75744 user_btn0
.sym 75757 user_btn1
.sym 75801 basesoc_ctrl_storage[7]
.sym 75849 $abc$36456$n2715
.sym 75851 spram_datain11[0]
.sym 75852 $abc$36456$n2980
.sym 75870 $abc$36456$n5074
.sym 75894 $abc$36456$n2709
.sym 75937 $abc$36456$n5074
.sym 75938 $abc$36456$n5068
.sym 75939 $abc$36456$n100
.sym 75940 $abc$36456$n98
.sym 75942 spiflash_cs_n
.sym 75943 $abc$36456$n96
.sym 75981 $PACKER_VCC_NET
.sym 75985 serial_tx
.sym 75989 array_muxed0[7]
.sym 75990 array_muxed0[4]
.sym 75991 basesoc_ctrl_storage[7]
.sym 76045 $abc$36456$n5080
.sym 76046 $abc$36456$n116
.sym 76081 $abc$36456$n7
.sym 76084 basesoc_uart_phy_uart_clk_txen
.sym 76085 array_muxed0[4]
.sym 76086 sys_rst
.sym 76087 csrbank2_bitbang0_w[1]
.sym 76088 $abc$36456$n2711
.sym 76089 $abc$36456$n2709
.sym 76090 $abc$36456$n5068
.sym 76091 array_muxed0[6]
.sym 76092 spiflash_miso
.sym 76093 basesoc_dat_w[6]
.sym 76096 $abc$36456$n2713
.sym 76102 array_muxed0[12]
.sym 76141 basesoc_uart_phy_tx_reg[4]
.sym 76142 basesoc_uart_phy_tx_reg[5]
.sym 76143 basesoc_uart_phy_tx_reg[0]
.sym 76144 basesoc_uart_phy_tx_reg[3]
.sym 76145 basesoc_uart_phy_tx_reg[6]
.sym 76146 basesoc_uart_phy_tx_reg[2]
.sym 76147 basesoc_uart_phy_tx_reg[7]
.sym 76148 basesoc_uart_phy_tx_reg[1]
.sym 76183 basesoc_uart_tx_fifo_consume[0]
.sym 76185 $abc$36456$n2833
.sym 76186 $PACKER_VCC_NET
.sym 76188 spiflash_i
.sym 76190 basesoc_uart_phy_tx_busy
.sym 76191 slave_sel_r[2]
.sym 76195 $abc$36456$n229
.sym 76197 $abc$36456$n2756
.sym 76200 basesoc_ctrl_reset_reset_r
.sym 76202 array_muxed1[4]
.sym 76205 $abc$36456$n9
.sym 76206 $abc$36456$n2759
.sym 76216 $abc$36456$n6692
.sym 76217 basesoc_uart_tx_fifo_consume[3]
.sym 76218 $PACKER_VCC_NET
.sym 76224 $abc$36456$n6692
.sym 76226 basesoc_uart_tx_fifo_consume[1]
.sym 76228 basesoc_uart_tx_fifo_consume[2]
.sym 76230 basesoc_uart_tx_fifo_consume[0]
.sym 76231 $PACKER_VCC_NET
.sym 76238 basesoc_uart_tx_fifo_do_read
.sym 76242 $PACKER_VCC_NET
.sym 76248 $abc$36456$n112
.sym 76249 $abc$36456$n5061_1
.sym 76251 $PACKER_VCC_NET
.sym 76252 $PACKER_VCC_NET
.sym 76253 $PACKER_VCC_NET
.sym 76254 $PACKER_VCC_NET
.sym 76255 $PACKER_VCC_NET
.sym 76256 $PACKER_VCC_NET
.sym 76257 $abc$36456$n6692
.sym 76258 $abc$36456$n6692
.sym 76259 basesoc_uart_tx_fifo_consume[0]
.sym 76260 basesoc_uart_tx_fifo_consume[1]
.sym 76262 basesoc_uart_tx_fifo_consume[2]
.sym 76263 basesoc_uart_tx_fifo_consume[3]
.sym 76270 clk12_$glb_clk
.sym 76271 basesoc_uart_tx_fifo_do_read
.sym 76272 $PACKER_VCC_NET
.sym 76293 basesoc_uart_tx_fifo_wrport_we
.sym 76294 basesoc_uart_tx_fifo_consume[1]
.sym 76297 $PACKER_VCC_NET
.sym 76299 $abc$36456$n2934
.sym 76300 $abc$36456$n2831
.sym 76302 $abc$36456$n5061_1
.sym 76303 $abc$36456$n2715
.sym 76304 basesoc_uart_phy_tx_busy
.sym 76305 $abc$36456$n2986
.sym 76308 $PACKER_VCC_NET
.sym 76313 basesoc_dat_w[2]
.sym 76314 basesoc_dat_w[1]
.sym 76316 basesoc_dat_w[5]
.sym 76317 $PACKER_VCC_NET
.sym 76318 basesoc_uart_tx_fifo_produce[2]
.sym 76319 basesoc_uart_tx_fifo_produce[1]
.sym 76322 basesoc_dat_w[6]
.sym 76323 basesoc_dat_w[7]
.sym 76328 basesoc_uart_tx_fifo_produce[3]
.sym 76332 basesoc_uart_tx_fifo_produce[0]
.sym 76334 $abc$36456$n6692
.sym 76335 basesoc_dat_w[4]
.sym 76336 basesoc_dat_w[3]
.sym 76338 basesoc_ctrl_reset_reset_r
.sym 76340 basesoc_uart_tx_fifo_wrport_we
.sym 76342 $abc$36456$n6692
.sym 76350 $abc$36456$n2759
.sym 76352 $abc$36456$n118
.sym 76353 $abc$36456$n6692
.sym 76354 $abc$36456$n6692
.sym 76355 $abc$36456$n6692
.sym 76356 $abc$36456$n6692
.sym 76357 $abc$36456$n6692
.sym 76358 $abc$36456$n6692
.sym 76359 $abc$36456$n6692
.sym 76360 $abc$36456$n6692
.sym 76361 basesoc_uart_tx_fifo_produce[0]
.sym 76362 basesoc_uart_tx_fifo_produce[1]
.sym 76364 basesoc_uart_tx_fifo_produce[2]
.sym 76365 basesoc_uart_tx_fifo_produce[3]
.sym 76372 clk12_$glb_clk
.sym 76373 basesoc_uart_tx_fifo_wrport_we
.sym 76374 basesoc_ctrl_reset_reset_r
.sym 76375 basesoc_dat_w[1]
.sym 76376 basesoc_dat_w[2]
.sym 76377 basesoc_dat_w[3]
.sym 76378 basesoc_dat_w[4]
.sym 76379 basesoc_dat_w[5]
.sym 76380 basesoc_dat_w[6]
.sym 76381 basesoc_dat_w[7]
.sym 76382 $PACKER_VCC_NET
.sym 76388 basesoc_uart_phy_tx_busy
.sym 76391 array_muxed0[2]
.sym 76392 $abc$36456$n5
.sym 76395 $PACKER_VCC_NET
.sym 76399 $abc$36456$n106
.sym 76410 basesoc_uart_rx_fifo_consume[1]
.sym 76449 $abc$36456$n2867
.sym 76451 basesoc_uart_rx_fifo_readable
.sym 76453 $abc$36456$n2857
.sym 76495 sys_rst
.sym 76499 $abc$36456$n13
.sym 76505 array_muxed0[12]
.sym 76512 array_muxed1[24]
.sym 76549 $abc$36456$n2885
.sym 76550 $abc$36456$n6691
.sym 76551 basesoc_uart_phy_source_payload_data[6]
.sym 76552 basesoc_uart_phy_source_payload_data[0]
.sym 76553 $abc$36456$n2921
.sym 76554 basesoc_uart_phy_source_payload_data[5]
.sym 76555 basesoc_uart_phy_source_payload_data[2]
.sym 76591 array_muxed0[14]
.sym 76593 basesoc_uart_phy_rx
.sym 76594 basesoc_uart_rx_fifo_do_read
.sym 76597 basesoc_uart_phy_rx_busy
.sym 76598 basesoc_uart_rx_fifo_wrport_we
.sym 76599 sys_rst
.sym 76600 basesoc_uart_phy_rx
.sym 76601 $PACKER_VCC_NET
.sym 76602 $abc$36456$n2995
.sym 76605 array_muxed1[4]
.sym 76608 $abc$36456$n2974_1
.sym 76609 spram_wren0
.sym 76610 basesoc_uart_rx_fifo_consume[3]
.sym 76612 $abc$36456$n2880_1
.sym 76613 picorv32.mem_wordsize[2]
.sym 76614 $abc$36456$n229
.sym 76621 basesoc_uart_rx_fifo_do_read
.sym 76625 basesoc_uart_rx_fifo_consume[3]
.sym 76636 $abc$36456$n6691
.sym 76637 basesoc_uart_rx_fifo_consume[1]
.sym 76638 basesoc_uart_rx_fifo_consume[0]
.sym 76639 $PACKER_VCC_NET
.sym 76641 $PACKER_VCC_NET
.sym 76644 $abc$36456$n6691
.sym 76647 basesoc_uart_rx_fifo_consume[2]
.sym 76649 $PACKER_VCC_NET
.sym 76651 $abc$36456$n2920
.sym 76652 $abc$36456$n2928
.sym 76653 $abc$36456$n2929_1
.sym 76654 $abc$36456$n2946
.sym 76655 $abc$36456$n2937
.sym 76656 array_muxed1[24]
.sym 76657 array_muxed1[11]
.sym 76658 array_muxed1[4]
.sym 76659 $PACKER_VCC_NET
.sym 76660 $PACKER_VCC_NET
.sym 76661 $PACKER_VCC_NET
.sym 76662 $PACKER_VCC_NET
.sym 76663 $PACKER_VCC_NET
.sym 76664 $PACKER_VCC_NET
.sym 76665 $abc$36456$n6691
.sym 76666 $abc$36456$n6691
.sym 76667 basesoc_uart_rx_fifo_consume[0]
.sym 76668 basesoc_uart_rx_fifo_consume[1]
.sym 76670 basesoc_uart_rx_fifo_consume[2]
.sym 76671 basesoc_uart_rx_fifo_consume[3]
.sym 76678 clk12_$glb_clk
.sym 76679 basesoc_uart_rx_fifo_do_read
.sym 76680 $PACKER_VCC_NET
.sym 76694 basesoc_uart_rx_fifo_wrport_we
.sym 76696 basesoc_uart_phy_rx_reg[5]
.sym 76697 basesoc_uart_rx_fifo_do_read
.sym 76698 basesoc_uart_phy_rx_reg[6]
.sym 76699 basesoc_uart_eventmanager_pending_w[1]
.sym 76705 $abc$36456$n2932
.sym 76707 basesoc_uart_rx_fifo_consume[0]
.sym 76710 $PACKER_VCC_NET
.sym 76712 $abc$36456$n2831
.sym 76713 basesoc_uart_rx_fifo_consume[2]
.sym 76715 $abc$36456$n2934
.sym 76716 basesoc_uart_phy_sink_ready
.sym 76721 basesoc_uart_rx_fifo_produce[3]
.sym 76722 basesoc_uart_rx_fifo_produce[2]
.sym 76723 basesoc_uart_phy_source_payload_data[6]
.sym 76724 basesoc_uart_rx_fifo_produce[0]
.sym 76725 $PACKER_VCC_NET
.sym 76726 basesoc_uart_phy_source_payload_data[5]
.sym 76727 basesoc_uart_phy_source_payload_data[2]
.sym 76728 basesoc_uart_phy_source_payload_data[7]
.sym 76730 $abc$36456$n6691
.sym 76732 basesoc_uart_phy_source_payload_data[0]
.sym 76733 basesoc_uart_phy_source_payload_data[1]
.sym 76735 basesoc_uart_phy_source_payload_data[3]
.sym 76736 basesoc_uart_phy_source_payload_data[4]
.sym 76740 $abc$36456$n6691
.sym 76748 basesoc_uart_rx_fifo_wrport_we
.sym 76752 basesoc_uart_rx_fifo_produce[1]
.sym 76755 basesoc_uart_rx_fifo_consume[2]
.sym 76756 basesoc_uart_rx_fifo_consume[3]
.sym 76757 $abc$36456$n4281_1
.sym 76758 $abc$36456$n2945_1
.sym 76759 $abc$36456$n2932
.sym 76760 basesoc_uart_rx_fifo_consume[0]
.sym 76761 $abc$36456$n6691
.sym 76762 $abc$36456$n6691
.sym 76763 $abc$36456$n6691
.sym 76764 $abc$36456$n6691
.sym 76765 $abc$36456$n6691
.sym 76766 $abc$36456$n6691
.sym 76767 $abc$36456$n6691
.sym 76768 $abc$36456$n6691
.sym 76769 basesoc_uart_rx_fifo_produce[0]
.sym 76770 basesoc_uart_rx_fifo_produce[1]
.sym 76772 basesoc_uart_rx_fifo_produce[2]
.sym 76773 basesoc_uart_rx_fifo_produce[3]
.sym 76780 clk12_$glb_clk
.sym 76781 basesoc_uart_rx_fifo_wrport_we
.sym 76782 basesoc_uart_phy_source_payload_data[0]
.sym 76783 basesoc_uart_phy_source_payload_data[1]
.sym 76784 basesoc_uart_phy_source_payload_data[2]
.sym 76785 basesoc_uart_phy_source_payload_data[3]
.sym 76786 basesoc_uart_phy_source_payload_data[4]
.sym 76787 basesoc_uart_phy_source_payload_data[5]
.sym 76788 basesoc_uart_phy_source_payload_data[6]
.sym 76789 basesoc_uart_phy_source_payload_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76795 $PACKER_VCC_NET
.sym 76796 basesoc_uart_rx_fifo_produce[2]
.sym 76797 $abc$36456$n2930_1
.sym 76798 basesoc_uart_rx_fifo_produce[0]
.sym 76799 $abc$36456$n2882_1
.sym 76800 basesoc_uart_rx_fifo_produce[3]
.sym 76802 $abc$36456$n2920
.sym 76803 $abc$36456$n3012
.sym 76804 $abc$36456$n2939
.sym 76805 picorv32.mem_wordsize[0]
.sym 76810 $abc$36456$n2945_1
.sym 76812 $abc$36456$n2932
.sym 76813 basesoc_uart_rx_fifo_consume[1]
.sym 76814 $abc$36456$n2885
.sym 76815 basesoc_picorv323[4]
.sym 76856 basesoc_uart_rx_fifo_consume[1]
.sym 76858 $abc$36456$n2831
.sym 76859 $abc$36456$n2826
.sym 76897 picorv32.mem_wordsize[0]
.sym 76898 sys_rst
.sym 76900 $abc$36456$n2833
.sym 76901 array_muxed0[2]
.sym 76902 basesoc_uart_rx_fifo_consume[0]
.sym 76903 basesoc_uart_phy_source_payload_data[1]
.sym 76904 $abc$36456$n3012
.sym 76905 basesoc_uart_phy_source_payload_data[3]
.sym 76912 $abc$36456$n2841_1
.sym 76914 $abc$36456$n232
.sym 76958 $abc$36456$n3704
.sym 76959 picorv32.mem_rdata_latched[5]
.sym 76960 $abc$36456$n3701
.sym 76961 picorv32.mem_rdata_q[5]
.sym 76962 picorv32.mem_rdata_q[2]
.sym 76964 $abc$36456$n3711_1
.sym 76999 sys_rst
.sym 77003 $abc$36456$n232
.sym 77005 $abc$36456$n2841_1
.sym 77006 $abc$36456$n3894
.sym 77007 $PACKER_VCC_NET
.sym 77011 $abc$36456$n6724
.sym 77014 $abc$36456$n229
.sym 77015 $abc$36456$n3459
.sym 77016 $abc$36456$n3447
.sym 77017 $abc$36456$n4405
.sym 77018 $abc$36456$n3711_1
.sym 77019 $abc$36456$n4406_1
.sym 77021 picorv32.mem_wordsize[2]
.sym 77059 $abc$36456$n3459
.sym 77060 $abc$36456$n4493
.sym 77061 $abc$36456$n5429
.sym 77062 $abc$36456$n4440_1
.sym 77063 $abc$36456$n5430
.sym 77064 $abc$36456$n4494_1
.sym 77065 basesoc_uart_phy_sink_valid
.sym 77066 $abc$36456$n4439
.sym 77101 basesoc_picorv323[6]
.sym 77104 $abc$36456$n3006
.sym 77105 picorv32.mem_wordsize[2]
.sym 77107 $abc$36456$n2879
.sym 77108 basesoc_picorv328[19]
.sym 77109 array_muxed2[3]
.sym 77110 $abc$36456$n2833
.sym 77111 picorv32.mem_wordsize[2]
.sym 77112 $abc$36456$n3012
.sym 77113 picorv32.mem_rdata_latched[5]
.sym 77114 picorv32.mem_rdata_latched[2]
.sym 77115 basesoc_picorv328[20]
.sym 77116 $abc$36456$n2826
.sym 77118 $PACKER_VCC_NET
.sym 77120 basesoc_uart_tx_fifo_do_read
.sym 77121 $abc$36456$n3455
.sym 77122 $abc$36456$n3459
.sym 77123 array_muxed0[3]
.sym 77124 basesoc_picorv327[3]
.sym 77161 $abc$36456$n4429_1
.sym 77162 $abc$36456$n6783
.sym 77163 $abc$36456$n3455
.sym 77164 array_muxed0[3]
.sym 77165 $abc$36456$n3453
.sym 77166 $abc$36456$n3450
.sym 77167 $abc$36456$n3462
.sym 77168 $abc$36456$n4438
.sym 77205 picorv32.mem_rdata_latched[6]
.sym 77207 $abc$36456$n4404_1
.sym 77208 $abc$36456$n2833
.sym 77209 basesoc_picorv328[31]
.sym 77210 $abc$36456$n3026
.sym 77211 picorv32.mem_rdata_latched[4]
.sym 77213 basesoc_picorv328[26]
.sym 77214 $abc$36456$n3894
.sym 77215 basesoc_picorv327[5]
.sym 77216 $abc$36456$n3453
.sym 77219 picorv32.instr_sub
.sym 77220 $abc$36456$n3894
.sym 77224 $abc$36456$n4405
.sym 77225 picorv32.is_sb_sh_sw
.sym 77226 $abc$36456$n2945_1
.sym 77263 $abc$36456$n6812
.sym 77264 $abc$36456$n6787
.sym 77265 $abc$36456$n2888
.sym 77266 picorv32.is_sb_sh_sw
.sym 77267 $abc$36456$n6785
.sym 77268 $abc$36456$n6788
.sym 77269 $abc$36456$n6799
.sym 77270 $abc$36456$n6800
.sym 77305 basesoc_picorv323[7]
.sym 77306 basesoc_picorv323[6]
.sym 77307 $abc$36456$n4406_1
.sym 77308 $abc$36456$n4404_1
.sym 77309 basesoc_picorv323[2]
.sym 77310 sys_rst
.sym 77311 picorv32.mem_wordsize[0]
.sym 77312 picorv32.mem_rdata_latched[4]
.sym 77313 $abc$36456$n3894
.sym 77314 basesoc_picorv323[7]
.sym 77315 $abc$36456$n2832
.sym 77318 basesoc_picorv327[8]
.sym 77319 basesoc_picorv327[15]
.sym 77321 basesoc_picorv327[17]
.sym 77322 $abc$36456$n232
.sym 77323 $abc$36456$n3450
.sym 77324 $abc$36456$n3459
.sym 77326 $abc$36456$n3031
.sym 77327 basesoc_picorv327[23]
.sym 77365 $abc$36456$n6806
.sym 77366 $abc$36456$n6805
.sym 77367 picorv32.alu_out_q[0]
.sym 77368 $abc$36456$n6759
.sym 77369 $abc$36456$n6755
.sym 77370 $abc$36456$n6801
.sym 77371 $abc$36456$n4636
.sym 77372 $abc$36456$n6789
.sym 77408 $abc$36456$n6799
.sym 77410 picorv32.is_sb_sh_sw
.sym 77411 basesoc_picorv327[12]
.sym 77412 $abc$36456$n6800
.sym 77414 $abc$36456$n4405
.sym 77416 picorv32.mem_wordsize[2]
.sym 77417 picorv32.mem_rdata_latched[6]
.sym 77418 $abc$36456$n2888
.sym 77419 $abc$36456$n4406_1
.sym 77420 basesoc_picorv328[31]
.sym 77423 $abc$36456$n4399
.sym 77424 picorv32.is_compare
.sym 77425 $abc$36456$n3447
.sym 77426 $abc$36456$n229
.sym 77428 picorv32.mem_wordsize[2]
.sym 77429 $abc$36456$n4405
.sym 77430 $abc$36456$n3455
.sym 77467 $abc$36456$n6810
.sym 77468 picorv32.mem_rdata_latched[12]
.sym 77469 $abc$36456$n4626_1
.sym 77470 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 77471 $abc$36456$n3031
.sym 77472 $abc$36456$n6807
.sym 77473 $abc$36456$n6779
.sym 77474 $abc$36456$n4646_1
.sym 77509 picorv32.mem_wordsize[2]
.sym 77510 basesoc_picorv327[16]
.sym 77512 $abc$36456$n6759
.sym 77513 $abc$36456$n4405
.sym 77514 $abc$36456$n6789
.sym 77516 picorv32.instr_sub
.sym 77517 basesoc_picorv328[19]
.sym 77519 $abc$36456$n4405
.sym 77520 basesoc_picorv328[19]
.sym 77521 picorv32.is_lb_lh_lw_lbu_lhu
.sym 77522 $abc$36456$n3455
.sym 77523 picorv32.mem_rdata_q[30]
.sym 77525 picorv32.decoded_imm_uj[12]
.sym 77527 basesoc_picorv327[3]
.sym 77529 picorv32.is_alu_reg_imm
.sym 77530 basesoc_picorv328[29]
.sym 77531 $abc$36456$n3459
.sym 77532 basesoc_picorv327[24]
.sym 77569 picorv32.decoded_imm_uj[12]
.sym 77570 picorv32.mem_rdata_latched[14]
.sym 77571 picorv32.is_alu_reg_imm
.sym 77572 picorv32.instr_jalr
.sym 77573 $abc$36456$n4680_1
.sym 77574 $abc$36456$n3524
.sym 77575 picorv32.is_lb_lh_lw_lbu_lhu
.sym 77576 $abc$36456$n4679
.sym 77611 basesoc_picorv328[26]
.sym 77612 picorv32.latched_is_lh
.sym 77613 picorv32.mem_wordsize[0]
.sym 77614 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 77616 $PACKER_VCC_NET
.sym 77618 $abc$36456$n3030
.sym 77619 $abc$36456$n4404_1
.sym 77620 picorv32.mem_rdata_latched[12]
.sym 77621 $abc$36456$n3441
.sym 77623 basesoc_picorv327[5]
.sym 77624 $abc$36456$n4475
.sym 77625 picorv32.instr_lui
.sym 77626 picorv32.instr_sub
.sym 77627 $abc$36456$n3852
.sym 77629 picorv32.mem_rdata_latched[30]
.sym 77631 picorv32.mem_rdata_q[14]
.sym 77632 $abc$36456$n3453
.sym 77633 picorv32.is_sb_sh_sw
.sym 77634 $abc$36456$n2945_1
.sym 77671 picorv32.is_alu_reg_reg
.sym 77672 picorv32.mem_rdata_latched[30]
.sym 77673 $abc$36456$n3481_1
.sym 77674 $abc$36456$n4110_1
.sym 77675 picorv32.instr_auipc
.sym 77676 picorv32.mem_rdata_latched[26]
.sym 77677 $abc$36456$n4111_1
.sym 77678 picorv32.instr_lui
.sym 77709 $abc$36456$n4405
.sym 77713 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 77714 $abc$36456$n4404_1
.sym 77716 basesoc_picorv328[8]
.sym 77717 picorv32.is_slli_srli_srai
.sym 77720 $abc$36456$n4405
.sym 77722 picorv32.mem_wordsize[0]
.sym 77724 picorv32.is_alu_reg_imm
.sym 77725 picorv32.decoded_imm_uj[7]
.sym 77727 basesoc_picorv327[15]
.sym 77728 picorv32.mem_rdata_latched[26]
.sym 77729 basesoc_picorv327[17]
.sym 77730 basesoc_picorv327[8]
.sym 77731 $abc$36456$n3852
.sym 77732 picorv32.instr_lui
.sym 77733 picorv32.decoded_imm_uj[6]
.sym 77734 basesoc_picorv327[23]
.sym 77735 $abc$36456$n4679
.sym 77736 picorv32.mem_rdata_latched[30]
.sym 77773 $abc$36456$n4075_1
.sym 77774 $abc$36456$n4108_1
.sym 77775 picorv32.decoded_imm_uj[6]
.sym 77776 picorv32.instr_waitirq
.sym 77777 $abc$36456$n5524
.sym 77778 picorv32.decoded_imm_uj[10]
.sym 77779 picorv32.decoded_imm_uj[7]
.sym 77780 $abc$36456$n2965
.sym 77815 basesoc_picorv328[24]
.sym 77816 $abc$36456$n3482
.sym 77817 picorv32.mem_rdata_q[13]
.sym 77819 $abc$36456$n3040
.sym 77820 picorv32.instr_lui
.sym 77821 basesoc_picorv328[18]
.sym 77822 picorv32.mem_rdata_q[29]
.sym 77823 basesoc_picorv328[21]
.sym 77824 picorv32.latched_is_lu
.sym 77825 picorv32.mem_rdata_q[28]
.sym 77826 basesoc_picorv328[25]
.sym 77827 $abc$36456$n3481_1
.sym 77828 picorv32.decoded_imm_uj[12]
.sym 77829 $abc$36456$n229
.sym 77830 picorv32.decoded_imm_uj[10]
.sym 77831 picorv32.instr_auipc
.sym 77832 picorv32.is_compare
.sym 77833 $abc$36456$n3021
.sym 77834 $abc$36456$n4059_1
.sym 77835 picorv32.mem_rdata_q[26]
.sym 77836 picorv32.mem_wordsize[2]
.sym 77837 picorv32.is_lui_auipc_jal
.sym 77838 basesoc_picorv327[26]
.sym 77875 picorv32.mem_rdata_q[27]
.sym 77876 $abc$36456$n751
.sym 77877 picorv32.mem_rdata_q[26]
.sym 77878 picorv32.is_lui_auipc_jal
.sym 77879 picorv32.mem_rdata_q[30]
.sym 77880 $abc$36456$n4873
.sym 77881 $abc$36456$n3103_1
.sym 77882 $abc$36456$n229
.sym 77917 basesoc_picorv327[7]
.sym 77918 picorv32.mem_rdata_q[12]
.sym 77919 $abc$36456$n4475
.sym 77921 basesoc_picorv327[0]
.sym 77922 $abc$36456$n4060_1
.sym 77923 basesoc_picorv327[5]
.sym 77925 $abc$36456$n2964_1
.sym 77926 $abc$36456$n3040
.sym 77928 basesoc_picorv327[31]
.sym 77930 picorv32.mem_rdata_q[30]
.sym 77931 $abc$36456$n3022
.sym 77932 basesoc_picorv327[24]
.sym 77933 picorv32.decoded_imm_uj[12]
.sym 77935 picorv32.decoded_imm_uj[10]
.sym 77936 basesoc_picorv327[3]
.sym 77937 $abc$36456$n3021
.sym 77938 picorv32.instr_auipc
.sym 77939 picorv32.mem_rdata_q[31]
.sym 77940 $abc$36456$n3052
.sym 77977 picorv32.instr_maskirq
.sym 77978 $abc$36456$n4172
.sym 77979 $abc$36456$n3476
.sym 77980 picorv32.instr_setq
.sym 77981 $abc$36456$n3015
.sym 77982 $abc$36456$n3473
.sym 77983 picorv32.instr_getq
.sym 77984 $abc$36456$n3480_1
.sym 78020 picorv32.mem_rdata_latched[27]
.sym 78021 picorv32.decoded_imm[0]
.sym 78022 picorv32.is_lui_auipc_jal
.sym 78023 picorv32.mem_wordsize[0]
.sym 78024 picorv32.cpu_state[3]
.sym 78025 $abc$36456$n3113
.sym 78026 basesoc_picorv328[30]
.sym 78027 $abc$36456$n3040
.sym 78029 picorv32.mem_rdata_q[13]
.sym 78030 picorv32.instr_jal
.sym 78033 $abc$36456$n4069_1
.sym 78034 $abc$36456$n3852
.sym 78035 picorv32.mem_rdata_q[30]
.sym 78037 picorv32.is_sb_sh_sw
.sym 78040 picorv32.instr_maskirq
.sym 78041 picorv32.instr_lui
.sym 78042 $abc$36456$n3086
.sym 78079 picorv32.mem_do_wdata
.sym 78080 $abc$36456$n3142
.sym 78081 $abc$36456$n4219
.sym 78082 $abc$36456$n3144_1
.sym 78084 $abc$36456$n3162_1
.sym 78085 $abc$36456$n3425
.sym 78086 $abc$36456$n4069_1
.sym 78121 basesoc_picorv327[21]
.sym 78122 picorv32.latched_stalu
.sym 78123 csrbank0_leds_out0_w[3]
.sym 78124 picorv32.instr_setq
.sym 78125 $abc$36456$n3113
.sym 78127 $abc$36456$n3033
.sym 78128 basesoc_picorv327[16]
.sym 78129 $abc$36456$n5474_1
.sym 78130 picorv32.mem_rdata_q[25]
.sym 78132 $abc$36456$n3476
.sym 78133 $abc$36456$n3021
.sym 78134 picorv32.decoded_imm_uj[6]
.sym 78135 picorv32.mem_rdata_q[31]
.sym 78136 picorv32.instr_lui
.sym 78137 picorv32.cpu_state[2]
.sym 78138 picorv32.mem_do_rinst
.sym 78139 $abc$36456$n3852
.sym 78141 picorv32.decoded_imm_uj[7]
.sym 78142 basesoc_picorv327[23]
.sym 78144 $abc$36456$n3177
.sym 78181 $abc$36456$n3424
.sym 78182 $abc$36456$n3852
.sym 78183 $abc$36456$n3209
.sym 78184 picorv32.mem_do_prefetch
.sym 78185 $abc$36456$n3158
.sym 78186 $abc$36456$n3838_1
.sym 78187 $abc$36456$n3021
.sym 78188 $abc$36456$n3208
.sym 78223 $abc$36456$n3034_1
.sym 78224 $abc$36456$n3425
.sym 78225 $abc$36456$n5173
.sym 78227 picorv32.mem_rdata_q[21]
.sym 78228 $abc$36456$n4069_1
.sym 78229 $abc$36456$n3050
.sym 78232 $abc$36456$n3016
.sym 78235 $abc$36456$n3044_1
.sym 78237 picorv32.cpu_state[0]
.sym 78238 picorv32.decoded_imm_uj[10]
.sym 78240 $abc$36456$n3021
.sym 78244 picorv32.decoded_imm_uj[12]
.sym 78245 $abc$36456$n3876_1
.sym 78246 $abc$36456$n3427
.sym 78283 $abc$36456$n3043
.sym 78284 $abc$36456$n3176
.sym 78285 $abc$36456$n3081
.sym 78286 $abc$36456$n3876_1
.sym 78287 picorv32.latched_branch
.sym 78288 $abc$36456$n3086
.sym 78290 $abc$36456$n3098
.sym 78325 $abc$36456$n3040
.sym 78326 $abc$36456$n3021
.sym 78328 picorv32.mem_do_prefetch
.sym 78331 picorv32.instr_retirq
.sym 78332 $abc$36456$n3424
.sym 78333 $abc$36456$n3113
.sym 78334 $abc$36456$n3852
.sym 78335 picorv32.cpu_state[5]
.sym 78343 $abc$36456$n3870_1
.sym 78344 picorv32.cpu_state[0]
.sym 78345 $abc$36456$n3021
.sym 78346 picorv32.mem_rdata_q[31]
.sym 78386 $abc$36456$n3870_1
.sym 78387 $abc$36456$n3819
.sym 78388 picorv32.decoded_imm_uj[14]
.sym 78389 picorv32.decoded_imm_uj[21]
.sym 78391 $abc$36456$n3871_1
.sym 78392 $abc$36456$n3820
.sym 78423 $abc$36456$n3034
.sym 78429 picorv32.decoder_trigger
.sym 78430 $abc$36456$n3876_1
.sym 78434 $abc$36456$n3050
.sym 78435 picorv32.instr_jal
.sym 78437 picorv32.cpu_state[2]
.sym 78438 picorv32.mem_do_rinst
.sym 78439 $abc$36456$n3081
.sym 78440 picorv32.decoded_imm_uj[21]
.sym 78445 $abc$36456$n3086
.sym 78450 $abc$36456$n3870_1
.sym 78490 picorv32.cpu_state[0]
.sym 78491 picorv32.mem_rdata_q[31]
.sym 78532 picorv32.decoded_imm_uj[14]
.sym 78534 picorv32.irq_delay
.sym 78535 picorv32.mem_rdata_latched[31]
.sym 78538 $abc$36456$n3870_1
.sym 78542 picorv32.mem_rdata_q[31]
.sym 78633 $abc$36456$n3095
.sym 78634 picorv32.cpu_state[0]
.sym 78640 $abc$36456$n3042_1
.sym 78642 picorv32.latched_stalu
.sym 78645 picorv32.cpu_state[0]
.sym 78737 picorv32.latched_stalu
.sym 78867 $abc$36456$n232
.sym 78868 csrbank0_leds_out0_w[3]
.sym 78871 csrbank0_leds_out0_w[2]
.sym 78877 csrbank0_leds_out0_w[3]
.sym 78878 csrbank0_leds_out0_w[2]
.sym 78885 $abc$36456$n232
.sym 78923 spram_datain11[0]
.sym 78928 basesoc_uart_phy_tx_bitcount[1]
.sym 78942 $abc$36456$n2920
.sym 78976 $abc$36456$n2715
.sym 78991 $abc$36456$n7
.sym 79016 $abc$36456$n7
.sym 79044 $abc$36456$n2715
.sym 79045 clk12_$glb_clk
.sym 79049 user_btn1
.sym 79053 $abc$36456$n3985
.sym 79054 $abc$36456$n3987
.sym 79055 basesoc_uart_phy_tx_bitcount[3]
.sym 79056 $abc$36456$n3257
.sym 79057 serial_tx
.sym 79058 basesoc_uart_phy_tx_bitcount[2]
.sym 79059 $abc$36456$n2947
.sym 79062 $abc$36456$n2947
.sym 79079 user_btn1
.sym 79085 $abc$36456$n7
.sym 79093 spiflash_mosi
.sym 79096 user_btn1
.sym 79100 $abc$36456$n2753
.sym 79103 $abc$36456$n2762
.sym 79104 $abc$36456$n2759
.sym 79105 user_btn1
.sym 79108 basesoc_dat_w[3]
.sym 79109 user_btn1
.sym 79115 basesoc_dat_w[3]
.sym 79153 basesoc_dat_w[7]
.sym 79155 $abc$36456$n2709
.sym 79173 basesoc_dat_w[7]
.sym 79207 $abc$36456$n2709
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79210 $abc$36456$n3254
.sym 79211 $abc$36456$n2753
.sym 79212 $abc$36456$n2762
.sym 79213 basesoc_ctrl_storage[11]
.sym 79214 $abc$36456$n6306
.sym 79215 basesoc_ctrl_storage[8]
.sym 79216 basesoc_ctrl_storage[15]
.sym 79217 $abc$36456$n2756
.sym 79223 array_muxed0[12]
.sym 79235 array_muxed1[28]
.sym 79237 basesoc_ctrl_storage[8]
.sym 79238 basesoc_uart_phy_tx_reg[0]
.sym 79240 user_btn1
.sym 79242 basesoc_uart_tx_fifo_consume[2]
.sym 79245 $abc$36456$n2711
.sym 79254 csrbank2_bitbang_en0_w
.sym 79259 $abc$36456$n114
.sym 79262 $abc$36456$n2709
.sym 79264 $abc$36456$n7
.sym 79265 sys_rst
.sym 79268 basesoc_ctrl_storage[19]
.sym 79269 $abc$36456$n3222
.sym 79270 $abc$36456$n98
.sym 79271 $abc$36456$n3227
.sym 79273 $abc$36456$n188
.sym 79274 csrbank2_bitbang0_w[2]
.sym 79278 $abc$36456$n9
.sym 79280 basesoc_dat_w[3]
.sym 79281 $abc$36456$n96
.sym 79284 $abc$36456$n3222
.sym 79285 $abc$36456$n98
.sym 79286 $abc$36456$n3227
.sym 79287 $abc$36456$n114
.sym 79290 $abc$36456$n96
.sym 79291 $abc$36456$n3227
.sym 79292 basesoc_ctrl_storage[19]
.sym 79293 $abc$36456$n3222
.sym 79298 $abc$36456$n9
.sym 79305 $abc$36456$n7
.sym 79314 csrbank2_bitbang_en0_w
.sym 79315 $abc$36456$n188
.sym 79316 csrbank2_bitbang0_w[2]
.sym 79322 basesoc_dat_w[3]
.sym 79323 sys_rst
.sym 79330 $abc$36456$n2709
.sym 79331 clk12_$glb_clk
.sym 79335 basesoc_uart_tx_fifo_consume[2]
.sym 79336 basesoc_uart_tx_fifo_consume[3]
.sym 79337 basesoc_uart_tx_fifo_consume[0]
.sym 79338 $abc$36456$n2771
.sym 79345 basesoc_ctrl_reset_reset_r
.sym 79346 basesoc_ctrl_storage[15]
.sym 79347 spiflash_cs_n
.sym 79348 csrbank2_bitbang_en0_w
.sym 79349 slave_sel_r[2]
.sym 79350 $abc$36456$n2756
.sym 79351 spiflash_clk
.sym 79355 $abc$36456$n114
.sym 79357 $abc$36456$n3227
.sym 79359 basesoc_uart_tx_fifo_produce[0]
.sym 79360 sys_rst
.sym 79362 user_btn1
.sym 79365 $abc$36456$n2922_1
.sym 79366 array_muxed2[0]
.sym 79367 sys_rst
.sym 79376 $abc$36456$n100
.sym 79383 $abc$36456$n3227
.sym 79392 $abc$36456$n2713
.sym 79396 $abc$36456$n9
.sym 79397 $abc$36456$n116
.sym 79404 $abc$36456$n3222
.sym 79443 $abc$36456$n3227
.sym 79444 $abc$36456$n116
.sym 79445 $abc$36456$n100
.sym 79446 $abc$36456$n3222
.sym 79450 $abc$36456$n9
.sym 79453 $abc$36456$n2713
.sym 79454 clk12_$glb_clk
.sym 79458 basesoc_uart_tx_fifo_produce[2]
.sym 79459 basesoc_uart_tx_fifo_produce[3]
.sym 79460 $abc$36456$n2854
.sym 79461 $abc$36456$n2846
.sym 79462 $abc$36456$n2850
.sym 79463 basesoc_uart_tx_fifo_produce[0]
.sym 79468 basesoc_uart_phy_tx_busy
.sym 79469 $PACKER_GND_NET
.sym 79473 $abc$36456$n2986
.sym 79474 $abc$36456$n2970
.sym 79477 $abc$36456$n2831
.sym 79479 $abc$36456$n2934
.sym 79481 array_muxed1[11]
.sym 79485 user_btn1
.sym 79486 basesoc_uart_phy_rx_bitcount[1]
.sym 79487 basesoc_uart_phy_sink_valid
.sym 79490 $abc$36456$n2759
.sym 79504 basesoc_uart_phy_tx_reg[1]
.sym 79505 basesoc_uart_phy_tx_reg[4]
.sym 79506 basesoc_uart_phy_tx_reg[5]
.sym 79508 basesoc_uart_phy_tx_reg[3]
.sym 79509 basesoc_uart_phy_tx_reg[6]
.sym 79510 basesoc_uart_phy_tx_reg[2]
.sym 79511 basesoc_uart_phy_tx_reg[7]
.sym 79514 basesoc_uart_phy_sink_payload_data[6]
.sym 79515 $abc$36456$n2759
.sym 79516 basesoc_uart_phy_sink_payload_data[4]
.sym 79518 basesoc_uart_phy_sink_payload_data[2]
.sym 79521 basesoc_uart_phy_sink_payload_data[7]
.sym 79523 basesoc_uart_phy_sink_payload_data[5]
.sym 79524 $abc$36456$n2756
.sym 79525 basesoc_uart_phy_sink_payload_data[3]
.sym 79527 basesoc_uart_phy_sink_payload_data[1]
.sym 79528 basesoc_uart_phy_sink_payload_data[0]
.sym 79530 basesoc_uart_phy_tx_reg[5]
.sym 79531 basesoc_uart_phy_sink_payload_data[4]
.sym 79532 $abc$36456$n2759
.sym 79536 basesoc_uart_phy_sink_payload_data[5]
.sym 79538 basesoc_uart_phy_tx_reg[6]
.sym 79539 $abc$36456$n2759
.sym 79542 basesoc_uart_phy_sink_payload_data[0]
.sym 79544 $abc$36456$n2759
.sym 79545 basesoc_uart_phy_tx_reg[1]
.sym 79548 basesoc_uart_phy_tx_reg[4]
.sym 79550 basesoc_uart_phy_sink_payload_data[3]
.sym 79551 $abc$36456$n2759
.sym 79554 $abc$36456$n2759
.sym 79555 basesoc_uart_phy_tx_reg[7]
.sym 79557 basesoc_uart_phy_sink_payload_data[6]
.sym 79560 basesoc_uart_phy_sink_payload_data[2]
.sym 79561 basesoc_uart_phy_tx_reg[3]
.sym 79563 $abc$36456$n2759
.sym 79566 $abc$36456$n2759
.sym 79567 basesoc_uart_phy_sink_payload_data[7]
.sym 79573 $abc$36456$n2759
.sym 79574 basesoc_uart_phy_sink_payload_data[1]
.sym 79575 basesoc_uart_phy_tx_reg[2]
.sym 79576 $abc$36456$n2756
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79580 $abc$36456$n3263
.sym 79582 basesoc_uart_tx_fifo_produce[1]
.sym 79583 $abc$36456$n3267
.sym 79602 $abc$36456$n2979
.sym 79603 array_muxed0[7]
.sym 79604 array_muxed0[10]
.sym 79605 $abc$36456$n2857
.sym 79606 basesoc_dat_w[3]
.sym 79610 $PACKER_VCC_NET
.sym 79614 $abc$36456$n3263
.sym 79625 $abc$36456$n112
.sym 79626 $abc$36456$n5
.sym 79628 $abc$36456$n3224
.sym 79631 $abc$36456$n2713
.sym 79636 $abc$36456$n3227
.sym 79640 $abc$36456$n106
.sym 79686 $abc$36456$n5
.sym 79689 $abc$36456$n3227
.sym 79690 $abc$36456$n112
.sym 79691 $abc$36456$n106
.sym 79692 $abc$36456$n3224
.sym 79699 $abc$36456$n2713
.sym 79700 clk12_$glb_clk
.sym 79702 $abc$36456$n3264_1
.sym 79706 basesoc_ctrl_storage[19]
.sym 79717 $abc$36456$n2713
.sym 79719 array_muxed1[24]
.sym 79724 $abc$36456$n3224
.sym 79726 basesoc_uart_tx_fifo_do_read
.sym 79727 array_muxed1[28]
.sym 79729 spiflash_miso1
.sym 79730 $abc$36456$n3267
.sym 79737 $abc$36456$n2713
.sym 79745 $abc$36456$n2715
.sym 79754 basesoc_uart_phy_tx_busy
.sym 79756 $abc$36456$n13
.sym 79757 basesoc_uart_phy_sink_valid
.sym 79761 basesoc_uart_phy_sink_ready
.sym 79807 basesoc_uart_phy_sink_ready
.sym 79808 basesoc_uart_phy_sink_valid
.sym 79809 basesoc_uart_phy_tx_busy
.sym 79819 $abc$36456$n13
.sym 79822 $abc$36456$n2715
.sym 79823 clk12_$glb_clk
.sym 79826 $abc$36456$n3266
.sym 79827 $abc$36456$n5232_1
.sym 79828 $abc$36456$n2800
.sym 79829 $abc$36456$n6303
.sym 79830 basesoc_uart_phy_source_valid
.sym 79831 basesoc_uart_phy_rx_busy
.sym 79832 basesoc_uart_rx_old_trigger
.sym 79837 spram_wren0
.sym 79839 $abc$36456$n2954
.sym 79843 $abc$36456$n2974_1
.sym 79846 spram_wren0
.sym 79850 $abc$36456$n2922_1
.sym 79852 sys_rst
.sym 79855 basesoc_uart_rx_fifo_produce[1]
.sym 79856 $abc$36456$n6691
.sym 79858 array_muxed2[0]
.sym 79872 basesoc_uart_rx_fifo_do_read
.sym 79876 sys_rst
.sym 79877 $abc$36456$n2857
.sym 79884 $abc$36456$n2867
.sym 79897 $abc$36456$n3280
.sym 79911 basesoc_uart_rx_fifo_do_read
.sym 79912 sys_rst
.sym 79923 basesoc_uart_rx_fifo_do_read
.sym 79935 $abc$36456$n3280
.sym 79937 $abc$36456$n2867
.sym 79945 $abc$36456$n2857
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79949 basesoc_uart_rx_fifo_produce[1]
.sym 79952 $abc$36456$n2791
.sym 79955 $abc$36456$n2881
.sym 79958 $abc$36456$n3450
.sym 79968 $PACKER_VCC_NET
.sym 79970 basesoc_uart_rx_fifo_readable
.sym 79972 basesoc_uart_phy_rx_reg[5]
.sym 79973 array_muxed1[11]
.sym 79974 basesoc_uart_phy_sink_valid
.sym 79976 basesoc_uart_phy_uart_clk_rxen
.sym 79977 slave_sel_r[1]
.sym 79978 array_muxed0[3]
.sym 79983 array_muxed0[3]
.sym 79993 basesoc_uart_rx_fifo_wrport_we
.sym 79995 basesoc_uart_phy_rx_reg[6]
.sym 80001 slave_sel_r[1]
.sym 80003 basesoc_uart_phy_rx_reg[5]
.sym 80004 basesoc_uart_rx_fifo_do_read
.sym 80007 $abc$36456$n2791
.sym 80008 basesoc_uart_phy_rx_reg[0]
.sym 80011 basesoc_uart_rx_fifo_consume[0]
.sym 80012 sys_rst
.sym 80017 spiflash_bus_dat_r[25]
.sym 80020 basesoc_uart_phy_rx_reg[2]
.sym 80022 basesoc_uart_rx_fifo_do_read
.sym 80023 sys_rst
.sym 80024 basesoc_uart_rx_fifo_consume[0]
.sym 80029 basesoc_uart_rx_fifo_wrport_we
.sym 80034 basesoc_uart_phy_rx_reg[6]
.sym 80040 basesoc_uart_phy_rx_reg[0]
.sym 80047 spiflash_bus_dat_r[25]
.sym 80049 slave_sel_r[1]
.sym 80054 basesoc_uart_phy_rx_reg[5]
.sym 80058 basesoc_uart_phy_rx_reg[2]
.sym 80068 $abc$36456$n2791
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80071 basesoc_uart_phy_rx_reg[4]
.sym 80072 basesoc_uart_phy_rx_reg[1]
.sym 80074 basesoc_uart_phy_rx_reg[0]
.sym 80077 basesoc_uart_phy_rx_reg[3]
.sym 80078 basesoc_uart_phy_rx_reg[2]
.sym 80082 $abc$36456$n3462
.sym 80083 $abc$36456$n2885
.sym 80088 $abc$36456$n2881
.sym 80091 $abc$36456$n2881
.sym 80095 $abc$36456$n2937
.sym 80101 basesoc_picorv323[3]
.sym 80102 $abc$36456$n2867
.sym 80103 $abc$36456$n2920
.sym 80104 basesoc_picorv328[11]
.sym 80105 $abc$36456$n2928
.sym 80106 array_muxed0[7]
.sym 80112 basesoc_picorv328[24]
.sym 80114 $abc$36456$n2939
.sym 80116 $abc$36456$n2921
.sym 80117 $abc$36456$n2880_1
.sym 80119 basesoc_picorv323[3]
.sym 80120 $abc$36456$n2922_1
.sym 80121 $abc$36456$n2882_1
.sym 80122 $abc$36456$n2929_1
.sym 80123 $abc$36456$n3012
.sym 80124 $abc$36456$n4281_1
.sym 80125 picorv32.mem_wordsize[0]
.sym 80126 picorv32.mem_wordsize[2]
.sym 80127 $abc$36456$n2930_1
.sym 80128 basesoc_picorv328[11]
.sym 80129 spiflash_bus_dat_r[26]
.sym 80132 spiflash_bus_dat_r[29]
.sym 80136 $abc$36456$n2938
.sym 80137 slave_sel_r[1]
.sym 80140 basesoc_picorv323[4]
.sym 80145 $abc$36456$n2921
.sym 80146 $abc$36456$n2922_1
.sym 80147 $abc$36456$n2882_1
.sym 80148 $abc$36456$n2880_1
.sym 80151 $abc$36456$n2929_1
.sym 80152 $abc$36456$n2882_1
.sym 80153 $abc$36456$n2880_1
.sym 80154 $abc$36456$n2930_1
.sym 80157 slave_sel_r[1]
.sym 80159 spiflash_bus_dat_r[29]
.sym 80164 slave_sel_r[1]
.sym 80165 spiflash_bus_dat_r[26]
.sym 80169 $abc$36456$n2882_1
.sym 80170 $abc$36456$n2880_1
.sym 80171 $abc$36456$n2939
.sym 80172 $abc$36456$n2938
.sym 80175 $abc$36456$n4281_1
.sym 80176 basesoc_picorv328[24]
.sym 80178 picorv32.mem_wordsize[0]
.sym 80181 picorv32.mem_wordsize[0]
.sym 80182 basesoc_picorv323[3]
.sym 80183 basesoc_picorv328[11]
.sym 80184 picorv32.mem_wordsize[2]
.sym 80189 basesoc_picorv323[4]
.sym 80191 $abc$36456$n3012
.sym 80192 clk12_$glb_clk
.sym 80197 basesoc_uart_phy_source_payload_data[7]
.sym 80198 basesoc_uart_phy_source_payload_data[4]
.sym 80199 $abc$36456$n5106
.sym 80200 basesoc_uart_phy_source_payload_data[1]
.sym 80201 basesoc_uart_phy_source_payload_data[3]
.sym 80205 $abc$36456$n2920
.sym 80210 array_muxed0[5]
.sym 80212 $abc$36456$n232
.sym 80217 $abc$36456$n2882_1
.sym 80219 array_muxed2[0]
.sym 80220 $abc$36456$n2945_1
.sym 80221 $abc$36456$n2791
.sym 80222 $abc$36456$n2932
.sym 80225 $abc$36456$n3012
.sym 80226 array_muxed1[28]
.sym 80235 $abc$36456$n2880_1
.sym 80236 $PACKER_VCC_NET
.sym 80237 basesoc_uart_rx_fifo_consume[2]
.sym 80238 $abc$36456$n2946
.sym 80240 picorv32.mem_wordsize[0]
.sym 80241 $abc$36456$n2934
.sym 80244 basesoc_uart_rx_fifo_consume[1]
.sym 80247 $abc$36456$n2882_1
.sym 80250 basesoc_uart_rx_fifo_consume[0]
.sym 80252 basesoc_picorv328[8]
.sym 80254 basesoc_uart_rx_fifo_consume[3]
.sym 80255 $abc$36456$n2947
.sym 80257 picorv32.mem_wordsize[2]
.sym 80262 $abc$36456$n2867
.sym 80263 $abc$36456$n2933
.sym 80264 basesoc_picorv323[0]
.sym 80267 $nextpnr_ICESTORM_LC_16$O
.sym 80270 basesoc_uart_rx_fifo_consume[0]
.sym 80273 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 80275 basesoc_uart_rx_fifo_consume[1]
.sym 80279 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 80282 basesoc_uart_rx_fifo_consume[2]
.sym 80283 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 80286 basesoc_uart_rx_fifo_consume[3]
.sym 80289 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 80292 picorv32.mem_wordsize[2]
.sym 80293 picorv32.mem_wordsize[0]
.sym 80294 basesoc_picorv323[0]
.sym 80295 basesoc_picorv328[8]
.sym 80298 $abc$36456$n2882_1
.sym 80299 $abc$36456$n2880_1
.sym 80300 $abc$36456$n2946
.sym 80301 $abc$36456$n2947
.sym 80304 $abc$36456$n2934
.sym 80305 $abc$36456$n2882_1
.sym 80306 $abc$36456$n2880_1
.sym 80307 $abc$36456$n2933
.sym 80311 basesoc_uart_rx_fifo_consume[0]
.sym 80312 $PACKER_VCC_NET
.sym 80314 $abc$36456$n2867
.sym 80315 clk12_$glb_clk
.sym 80316 sys_rst_$glb_sr
.sym 80319 array_muxed1[28]
.sym 80329 $abc$36456$n2841_1
.sym 80332 $abc$36456$n2882_1
.sym 80335 $abc$36456$n2882_1
.sym 80337 $abc$36456$n2833
.sym 80339 $abc$36456$n2880_1
.sym 80340 $abc$36456$n2960_1
.sym 80343 array_muxed2[3]
.sym 80345 array_muxed2[0]
.sym 80348 $abc$36456$n2945_1
.sym 80349 basesoc_picorv327[2]
.sym 80359 basesoc_uart_tx_fifo_do_read
.sym 80360 basesoc_uart_phy_sink_ready
.sym 80369 $abc$36456$n2885
.sym 80371 sys_rst
.sym 80383 basesoc_uart_rx_fifo_consume[1]
.sym 80385 $abc$36456$n2831
.sym 80398 basesoc_uart_rx_fifo_consume[1]
.sym 80411 basesoc_uart_tx_fifo_do_read
.sym 80412 sys_rst
.sym 80415 $abc$36456$n2831
.sym 80417 basesoc_uart_phy_sink_ready
.sym 80437 $abc$36456$n2885
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 array_muxed2[0]
.sym 80441 array_muxed2[2]
.sym 80442 $abc$36456$n3707
.sym 80443 array_muxed2[1]
.sym 80444 $abc$36456$n3712_1
.sym 80445 $abc$36456$n3710
.sym 80447 array_muxed2[3]
.sym 80451 picorv32.instr_auipc
.sym 80452 $PACKER_VCC_NET
.sym 80455 $abc$36456$n2879
.sym 80456 $abc$36456$n2831_1
.sym 80457 basesoc_picorv328[20]
.sym 80460 basesoc_picorv328[17]
.sym 80461 $PACKER_VCC_NET
.sym 80462 $abc$36456$n2826
.sym 80463 basesoc_uart_tx_fifo_do_read
.sym 80465 basesoc_uart_phy_sink_valid
.sym 80466 $abc$36456$n3705_1
.sym 80467 $abc$36456$n4439
.sym 80468 basesoc_picorv328[12]
.sym 80469 basesoc_picorv323[2]
.sym 80470 array_muxed0[3]
.sym 80471 $abc$36456$n4493
.sym 80472 basesoc_picorv327[22]
.sym 80474 basesoc_picorv323[0]
.sym 80482 $abc$36456$n3405
.sym 80483 picorv32.mem_rdata_latched[5]
.sym 80488 picorv32.mem_wordsize[2]
.sym 80490 $abc$36456$n2879
.sym 80491 $abc$36456$n2833
.sym 80492 $abc$36456$n3705_1
.sym 80496 $abc$36456$n3702_1
.sym 80504 picorv32.mem_rdata_latched[2]
.sym 80505 array_muxed2[0]
.sym 80506 basesoc_picorv327[1]
.sym 80507 basesoc_picorv327[0]
.sym 80509 picorv32.mem_rdata_q[5]
.sym 80512 $abc$36456$n2894
.sym 80520 $abc$36456$n3405
.sym 80521 basesoc_picorv327[1]
.sym 80522 basesoc_picorv327[0]
.sym 80523 $abc$36456$n3705_1
.sym 80526 $abc$36456$n2894
.sym 80527 $abc$36456$n2833
.sym 80528 $abc$36456$n2879
.sym 80529 picorv32.mem_rdata_q[5]
.sym 80532 $abc$36456$n3405
.sym 80534 array_muxed2[0]
.sym 80535 $abc$36456$n3702_1
.sym 80538 picorv32.mem_rdata_latched[5]
.sym 80544 picorv32.mem_rdata_latched[2]
.sym 80558 picorv32.mem_wordsize[2]
.sym 80559 basesoc_picorv327[1]
.sym 80561 clk12_$glb_clk
.sym 80563 $abc$36456$n5754
.sym 80564 $abc$36456$n6796
.sym 80565 $abc$36456$n6794
.sym 80566 $abc$36456$n6797
.sym 80570 $abc$36456$n6782
.sym 80576 $abc$36456$n3405
.sym 80581 $abc$36456$n3012
.sym 80583 $abc$36456$n3026
.sym 80585 $abc$36456$n3708_1
.sym 80587 $abc$36456$n2937
.sym 80588 basesoc_picorv323[1]
.sym 80591 $abc$36456$n2879
.sym 80592 basesoc_picorv327[1]
.sym 80593 basesoc_picorv323[3]
.sym 80594 basesoc_picorv328[9]
.sym 80595 basesoc_picorv328[22]
.sym 80596 basesoc_picorv328[11]
.sym 80597 $abc$36456$n2928
.sym 80598 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80605 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80606 $abc$36456$n4405
.sym 80607 $abc$36456$n4440_1
.sym 80608 $abc$36456$n6724
.sym 80611 $abc$36456$n4404_1
.sym 80614 picorv32.mem_rdata_latched[5]
.sym 80615 picorv32.mem_rdata_latched[4]
.sym 80616 $abc$36456$n4406_1
.sym 80619 picorv32.mem_rdata_latched[6]
.sym 80620 picorv32.instr_sub
.sym 80621 basesoc_picorv327[2]
.sym 80622 $abc$36456$n2826
.sym 80624 $abc$36456$n5430
.sym 80625 $abc$36456$n4494_1
.sym 80626 basesoc_uart_tx_fifo_do_read
.sym 80629 basesoc_picorv323[2]
.sym 80630 $abc$36456$n5429
.sym 80631 basesoc_picorv327[0]
.sym 80632 $PACKER_VCC_NET
.sym 80633 basesoc_picorv327[2]
.sym 80634 basesoc_picorv323[0]
.sym 80637 picorv32.mem_rdata_latched[4]
.sym 80639 picorv32.mem_rdata_latched[6]
.sym 80640 picorv32.mem_rdata_latched[5]
.sym 80643 $abc$36456$n4404_1
.sym 80644 basesoc_picorv323[2]
.sym 80645 $abc$36456$n4494_1
.sym 80646 basesoc_picorv327[2]
.sym 80650 basesoc_picorv323[0]
.sym 80651 basesoc_picorv327[0]
.sym 80655 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80656 picorv32.instr_sub
.sym 80657 $abc$36456$n5429
.sym 80658 $abc$36456$n5430
.sym 80661 $abc$36456$n6724
.sym 80663 basesoc_picorv327[0]
.sym 80664 $PACKER_VCC_NET
.sym 80667 basesoc_picorv327[2]
.sym 80668 $abc$36456$n4405
.sym 80669 $abc$36456$n4406_1
.sym 80670 basesoc_picorv323[2]
.sym 80675 basesoc_uart_tx_fifo_do_read
.sym 80679 basesoc_picorv323[0]
.sym 80680 basesoc_picorv327[0]
.sym 80681 $abc$36456$n4440_1
.sym 80682 $abc$36456$n4405
.sym 80683 $abc$36456$n2826
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80698 $abc$36456$n3459
.sym 80699 $abc$36456$n3008
.sym 80709 $abc$36456$n2841_1
.sym 80710 picorv32.mem_rdata_latched[4]
.sym 80711 basesoc_picorv327[21]
.sym 80713 $abc$36456$n3026
.sym 80714 $abc$36456$n2932
.sym 80715 picorv32.mem_rdata_latched[6]
.sym 80717 basesoc_picorv327[0]
.sym 80718 basesoc_picorv327[11]
.sym 80719 basesoc_picorv327[7]
.sym 80720 basesoc_picorv327[14]
.sym 80721 basesoc_picorv328[20]
.sym 80727 picorv32.mem_rdata_latched[4]
.sym 80729 $abc$36456$n3026
.sym 80730 $abc$36456$n3894
.sym 80731 picorv32.mem_rdata_latched[6]
.sym 80733 $abc$36456$n4404_1
.sym 80734 $abc$36456$n4406_1
.sym 80739 picorv32.mem_rdata_latched[5]
.sym 80740 picorv32.mem_rdata_latched[2]
.sym 80741 basesoc_picorv327[0]
.sym 80742 basesoc_picorv327[3]
.sym 80744 basesoc_picorv327[22]
.sym 80749 basesoc_picorv323[0]
.sym 80752 basesoc_picorv327[5]
.sym 80755 $abc$36456$n3451_1
.sym 80757 basesoc_picorv327[23]
.sym 80758 $abc$36456$n4009_1
.sym 80760 basesoc_picorv323[0]
.sym 80761 basesoc_picorv327[22]
.sym 80763 basesoc_picorv327[23]
.sym 80767 basesoc_picorv327[3]
.sym 80772 picorv32.mem_rdata_latched[4]
.sym 80773 picorv32.mem_rdata_latched[5]
.sym 80774 picorv32.mem_rdata_latched[6]
.sym 80778 $abc$36456$n3894
.sym 80779 $abc$36456$n4009_1
.sym 80781 basesoc_picorv327[5]
.sym 80784 picorv32.mem_rdata_latched[4]
.sym 80786 picorv32.mem_rdata_latched[6]
.sym 80787 picorv32.mem_rdata_latched[5]
.sym 80790 $abc$36456$n3451_1
.sym 80793 picorv32.mem_rdata_latched[2]
.sym 80797 $abc$36456$n3451_1
.sym 80798 picorv32.mem_rdata_latched[2]
.sym 80802 basesoc_picorv327[0]
.sym 80803 basesoc_picorv323[0]
.sym 80804 $abc$36456$n4406_1
.sym 80805 $abc$36456$n4404_1
.sym 80806 $abc$36456$n3026
.sym 80807 clk12_$glb_clk
.sym 80819 picorv32.is_sb_sh_sw
.sym 80821 $abc$36456$n4429_1
.sym 80822 $abc$36456$n3894
.sym 80824 basesoc_picorv323[1]
.sym 80825 $abc$36456$n6783
.sym 80827 $abc$36456$n3455
.sym 80830 $abc$36456$n4405
.sym 80835 basesoc_picorv327[2]
.sym 80836 basesoc_picorv323[4]
.sym 80838 basesoc_picorv328[29]
.sym 80840 basesoc_picorv327[2]
.sym 80841 basesoc_picorv327[13]
.sym 80851 picorv32.mem_rdata_latched[5]
.sym 80855 $abc$36456$n3450
.sym 80857 basesoc_picorv327[12]
.sym 80863 picorv32.mem_rdata_latched[6]
.sym 80866 basesoc_picorv327[8]
.sym 80867 basesoc_picorv327[13]
.sym 80869 basesoc_picorv327[15]
.sym 80870 picorv32.mem_rdata_latched[4]
.sym 80878 basesoc_picorv327[11]
.sym 80880 basesoc_picorv327[14]
.sym 80886 basesoc_picorv327[14]
.sym 80891 basesoc_picorv327[11]
.sym 80895 picorv32.mem_rdata_latched[4]
.sym 80896 picorv32.mem_rdata_latched[5]
.sym 80897 picorv32.mem_rdata_latched[6]
.sym 80901 $abc$36456$n3450
.sym 80902 picorv32.mem_rdata_latched[4]
.sym 80903 picorv32.mem_rdata_latched[5]
.sym 80904 picorv32.mem_rdata_latched[6]
.sym 80909 basesoc_picorv327[8]
.sym 80913 basesoc_picorv327[12]
.sym 80920 basesoc_picorv327[13]
.sym 80927 basesoc_picorv327[15]
.sym 80929 $abc$36456$n3030_$glb_ce
.sym 80930 clk12_$glb_clk
.sym 80942 picorv32.mem_rdata_latched[14]
.sym 80944 $abc$36456$n6812
.sym 80945 $PACKER_VCC_NET
.sym 80946 $abc$36456$n6788
.sym 80948 $abc$36456$n6787
.sym 80952 picorv32.is_sb_sh_sw
.sym 80954 $abc$36456$n6785
.sym 80956 basesoc_picorv327[22]
.sym 80957 $abc$36456$n2888
.sym 80958 basesoc_picorv327[20]
.sym 80959 basesoc_picorv328[8]
.sym 80960 basesoc_picorv328[12]
.sym 80961 $abc$36456$n3178
.sym 80963 basesoc_picorv327[22]
.sym 80964 picorv32.instr_jal
.sym 80965 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 80966 basesoc_picorv327[29]
.sym 80967 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 80976 basesoc_picorv327[20]
.sym 80977 basesoc_picorv327[16]
.sym 80979 basesoc_picorv327[23]
.sym 80981 basesoc_picorv327[17]
.sym 80984 basesoc_picorv328[19]
.sym 80985 $abc$36456$n3178
.sym 80986 $abc$36456$n4405
.sym 80990 basesoc_picorv328[20]
.sym 80993 picorv32.is_compare
.sym 80994 $abc$36456$n4399
.sym 80998 $abc$36456$n4406_1
.sym 81003 basesoc_picorv327[22]
.sym 81004 basesoc_picorv328[21]
.sym 81006 basesoc_picorv327[23]
.sym 81014 basesoc_picorv327[22]
.sym 81018 picorv32.is_compare
.sym 81019 $abc$36456$n4399
.sym 81021 $abc$36456$n3178
.sym 81027 basesoc_picorv328[21]
.sym 81030 basesoc_picorv328[19]
.sym 81039 basesoc_picorv327[16]
.sym 81042 $abc$36456$n4405
.sym 81043 basesoc_picorv327[20]
.sym 81044 $abc$36456$n4406_1
.sym 81045 basesoc_picorv328[20]
.sym 81050 basesoc_picorv327[17]
.sym 81053 clk12_$glb_clk
.sym 81067 $abc$36456$n6806
.sym 81069 $abc$36456$n6801
.sym 81070 $abc$36456$n3894
.sym 81071 $abc$36456$n6805
.sym 81072 $abc$36456$n4405
.sym 81073 $PACKER_GND_NET
.sym 81077 $abc$36456$n6755
.sym 81078 basesoc_picorv328[16]
.sym 81079 $abc$36456$n2937
.sym 81081 basesoc_picorv328[18]
.sym 81082 $abc$36456$n6802
.sym 81083 basesoc_picorv328[24]
.sym 81085 $abc$36456$n2928
.sym 81086 $abc$36456$n6790
.sym 81087 basesoc_picorv328[22]
.sym 81088 $abc$36456$n2879
.sym 81090 basesoc_picorv328[21]
.sym 81098 $abc$36456$n3031
.sym 81099 $abc$36456$n4404_1
.sym 81100 $abc$36456$n232
.sym 81101 $abc$36456$n3441
.sym 81102 $abc$36456$n4405
.sym 81104 $abc$36456$n3030
.sym 81105 picorv32.mem_rdata_q[12]
.sym 81107 basesoc_picorv328[18]
.sym 81108 $abc$36456$n4406_1
.sym 81109 basesoc_picorv328[31]
.sym 81110 $abc$36456$n3459
.sym 81111 $abc$36456$n3450
.sym 81114 basesoc_picorv327[24]
.sym 81116 basesoc_picorv327[22]
.sym 81122 $abc$36456$n4627_1
.sym 81123 $abc$36456$n2879
.sym 81124 basesoc_picorv328[22]
.sym 81126 basesoc_picorv327[29]
.sym 81127 basesoc_picorv327[18]
.sym 81132 basesoc_picorv327[29]
.sym 81136 $abc$36456$n2879
.sym 81137 $abc$36456$n3441
.sym 81138 picorv32.mem_rdata_q[12]
.sym 81141 basesoc_picorv327[18]
.sym 81142 $abc$36456$n4627_1
.sym 81143 basesoc_picorv328[18]
.sym 81144 $abc$36456$n4404_1
.sym 81149 $abc$36456$n3459
.sym 81150 $abc$36456$n3450
.sym 81153 $abc$36456$n232
.sym 81154 $abc$36456$n3030
.sym 81160 basesoc_picorv327[24]
.sym 81165 basesoc_picorv328[31]
.sym 81171 $abc$36456$n4406_1
.sym 81172 basesoc_picorv327[22]
.sym 81173 basesoc_picorv328[22]
.sym 81174 $abc$36456$n4405
.sym 81175 $abc$36456$n3031
.sym 81176 clk12_$glb_clk
.sym 81177 $abc$36456$n232_$glb_sr
.sym 81178 $abc$36456$n6822
.sym 81179 $abc$36456$n3207
.sym 81180 $abc$36456$n6791
.sym 81181 $abc$36456$n6811
.sym 81182 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 81183 $abc$36456$n6775
.sym 81184 $abc$36456$n6786
.sym 81185 $abc$36456$n6793
.sym 81188 picorv32.instr_jalr
.sym 81190 $abc$36456$n6810
.sym 81191 picorv32.mem_rdata_q[12]
.sym 81192 $abc$36456$n6807
.sym 81193 $abc$36456$n6808
.sym 81194 $abc$36456$n3031
.sym 81196 $abc$36456$n6792
.sym 81197 basesoc_picorv328[30]
.sym 81198 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81199 $abc$36456$n6792
.sym 81200 $abc$36456$n6808
.sym 81201 basesoc_picorv328[25]
.sym 81202 $abc$36456$n2932
.sym 81203 basesoc_picorv327[21]
.sym 81204 $abc$36456$n6804
.sym 81205 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81206 picorv32.mem_rdata_q[28]
.sym 81207 picorv32.is_alu_reg_reg
.sym 81208 $abc$36456$n4475
.sym 81209 basesoc_picorv328[29]
.sym 81210 $abc$36456$n2862
.sym 81211 basesoc_picorv327[7]
.sym 81212 $abc$36456$n6790
.sym 81213 basesoc_picorv327[0]
.sym 81220 $abc$36456$n4406_1
.sym 81221 $abc$36456$n3455
.sym 81223 $abc$36456$n4680_1
.sym 81224 basesoc_picorv328[29]
.sym 81225 $abc$36456$n3459
.sym 81226 $abc$36456$n3447
.sym 81227 $abc$36456$n2888
.sym 81228 picorv32.mem_rdata_latched[12]
.sym 81230 $abc$36456$n4405
.sym 81231 $abc$36456$n4404_1
.sym 81232 $abc$36456$n3524
.sym 81235 basesoc_picorv327[29]
.sym 81236 picorv32.mem_rdata_latched[14]
.sym 81237 $abc$36456$n3450
.sym 81242 picorv32.mem_rdata_latched[13]
.sym 81244 picorv32.mem_rdata_q[14]
.sym 81247 $abc$36456$n3462
.sym 81248 $abc$36456$n2879
.sym 81254 picorv32.mem_rdata_latched[12]
.sym 81259 $abc$36456$n2879
.sym 81260 $abc$36456$n3447
.sym 81261 picorv32.mem_rdata_q[14]
.sym 81264 $abc$36456$n3455
.sym 81266 $abc$36456$n3450
.sym 81271 $abc$36456$n3524
.sym 81272 $abc$36456$n3462
.sym 81276 basesoc_picorv327[29]
.sym 81277 $abc$36456$n4406_1
.sym 81278 $abc$36456$n4405
.sym 81279 basesoc_picorv328[29]
.sym 81282 picorv32.mem_rdata_latched[13]
.sym 81283 picorv32.mem_rdata_latched[12]
.sym 81284 picorv32.mem_rdata_latched[14]
.sym 81285 $abc$36456$n3459
.sym 81288 $abc$36456$n3450
.sym 81291 $abc$36456$n2888
.sym 81294 $abc$36456$n4404_1
.sym 81295 $abc$36456$n4680_1
.sym 81296 basesoc_picorv328[29]
.sym 81297 basesoc_picorv327[29]
.sym 81298 $abc$36456$n3030_$glb_ce
.sym 81299 clk12_$glb_clk
.sym 81301 picorv32.mem_rdata_q[28]
.sym 81302 $abc$36456$n6802
.sym 81303 $abc$36456$n2862
.sym 81304 $abc$36456$n6790
.sym 81305 $abc$36456$n4057_1
.sym 81306 $abc$36456$n4058_1
.sym 81308 $abc$36456$n6804
.sym 81312 picorv32.mem_rdata_q[7]
.sym 81313 picorv32.decoded_imm_uj[12]
.sym 81314 $abc$36456$n4406_1
.sym 81317 picorv32.mem_rdata_latched[14]
.sym 81318 basesoc_picorv328[31]
.sym 81319 picorv32.is_alu_reg_imm
.sym 81321 $abc$36456$n4405
.sym 81323 picorv32.mem_rdata_q[12]
.sym 81324 $PACKER_VCC_NET
.sym 81325 picorv32.instr_auipc
.sym 81326 picorv32.is_alu_reg_imm
.sym 81327 basesoc_picorv327[2]
.sym 81328 picorv32.instr_jalr
.sym 81329 picorv32.mem_rdata_q[26]
.sym 81330 basesoc_picorv327[18]
.sym 81331 basesoc_picorv327[1]
.sym 81332 basesoc_picorv327[13]
.sym 81333 picorv32.is_alu_reg_reg
.sym 81334 picorv32.is_lb_lh_lw_lbu_lhu
.sym 81335 basesoc_picorv327[10]
.sym 81336 $abc$36456$n4069_1
.sym 81342 picorv32.mem_rdata_q[29]
.sym 81345 picorv32.mem_rdata_q[30]
.sym 81346 $abc$36456$n3482
.sym 81347 picorv32.mem_rdata_q[26]
.sym 81350 $abc$36456$n3455
.sym 81352 basesoc_picorv327[6]
.sym 81354 picorv32.mem_rdata_q[31]
.sym 81355 $abc$36456$n3453
.sym 81357 $abc$36456$n2945_1
.sym 81358 $abc$36456$n2879
.sym 81361 $abc$36456$n3462
.sym 81362 $abc$36456$n2932
.sym 81364 $abc$36456$n4111_1
.sym 81367 $abc$36456$n3450
.sym 81368 $abc$36456$n3021
.sym 81369 $abc$36456$n4059_1
.sym 81370 basesoc_picorv327[8]
.sym 81373 $abc$36456$n4060_1
.sym 81375 $abc$36456$n3453
.sym 81377 $abc$36456$n3450
.sym 81382 $abc$36456$n2879
.sym 81383 picorv32.mem_rdata_q[30]
.sym 81384 $abc$36456$n2932
.sym 81387 picorv32.mem_rdata_q[29]
.sym 81388 picorv32.mem_rdata_q[30]
.sym 81389 $abc$36456$n3482
.sym 81390 picorv32.mem_rdata_q[31]
.sym 81393 basesoc_picorv327[8]
.sym 81394 $abc$36456$n4111_1
.sym 81395 $abc$36456$n3021
.sym 81396 $abc$36456$n4059_1
.sym 81400 $abc$36456$n3455
.sym 81402 $abc$36456$n3462
.sym 81405 picorv32.mem_rdata_q[26]
.sym 81406 $abc$36456$n2945_1
.sym 81408 $abc$36456$n2879
.sym 81411 $abc$36456$n4060_1
.sym 81414 basesoc_picorv327[6]
.sym 81419 $abc$36456$n3462
.sym 81420 $abc$36456$n3453
.sym 81421 $abc$36456$n3030_$glb_ce
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$36456$n5429_1
.sym 81425 $abc$36456$n4475
.sym 81426 $abc$36456$n4910
.sym 81427 $abc$36456$n5443
.sym 81428 basesoc_picorv327[7]
.sym 81429 basesoc_picorv327[0]
.sym 81430 basesoc_picorv327[5]
.sym 81431 basesoc_picorv327[2]
.sym 81434 picorv32.instr_waitirq
.sym 81438 basesoc_picorv327[6]
.sym 81441 picorv32.is_alu_reg_imm
.sym 81442 picorv32.mem_rdata_q[31]
.sym 81445 picorv32.is_lb_lh_lw_lbu_lhu
.sym 81446 picorv32.instr_auipc
.sym 81447 $abc$36456$n2862
.sym 81448 picorv32.instr_srli
.sym 81449 basesoc_picorv327[20]
.sym 81450 picorv32.latched_is_lu
.sym 81452 picorv32.cpu_state[2]
.sym 81453 picorv32.mem_rdata_q[27]
.sym 81455 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81456 picorv32.instr_jal
.sym 81457 basesoc_picorv327[21]
.sym 81458 picorv32.cpu_state[1]
.sym 81459 basesoc_picorv327[22]
.sym 81466 $abc$36456$n4917
.sym 81468 $abc$36456$n2964_1
.sym 81469 $abc$36456$n2918
.sym 81470 picorv32.mem_rdata_latched[26]
.sym 81471 $abc$36456$n4060_1
.sym 81473 $abc$36456$n3040
.sym 81474 picorv32.mem_rdata_latched[30]
.sym 81476 $abc$36456$n4110_1
.sym 81477 $abc$36456$n5523_1
.sym 81478 picorv32.cpu_state[2]
.sym 81480 $abc$36456$n2965
.sym 81484 picorv32.mem_rdata_latched[27]
.sym 81485 $abc$36456$n3021
.sym 81489 $abc$36456$n4075_1
.sym 81490 $abc$36456$n4109_1
.sym 81491 basesoc_picorv327[1]
.sym 81492 basesoc_picorv327[3]
.sym 81495 $abc$36456$n4059_1
.sym 81496 picorv32.mem_rdata_latched[28]
.sym 81498 basesoc_picorv327[3]
.sym 81499 basesoc_picorv327[1]
.sym 81500 $abc$36456$n4060_1
.sym 81501 $abc$36456$n4059_1
.sym 81504 $abc$36456$n4917
.sym 81505 $abc$36456$n4110_1
.sym 81506 $abc$36456$n3040
.sym 81507 $abc$36456$n4109_1
.sym 81511 picorv32.mem_rdata_latched[26]
.sym 81516 $abc$36456$n2964_1
.sym 81517 $abc$36456$n2965
.sym 81518 picorv32.mem_rdata_latched[27]
.sym 81519 picorv32.mem_rdata_latched[28]
.sym 81522 picorv32.cpu_state[2]
.sym 81523 $abc$36456$n5523_1
.sym 81524 $abc$36456$n3021
.sym 81525 $abc$36456$n4075_1
.sym 81529 picorv32.mem_rdata_latched[30]
.sym 81537 picorv32.mem_rdata_latched[27]
.sym 81541 $abc$36456$n2918
.sym 81542 picorv32.mem_rdata_latched[26]
.sym 81544 $abc$36456$n3030_$glb_ce
.sym 81545 clk12_$glb_clk
.sym 81547 $abc$36456$n3011
.sym 81548 picorv32.decoded_imm[0]
.sym 81549 $abc$36456$n3012_1
.sym 81550 $abc$36456$n4062_1
.sym 81552 picorv32.instr_srai
.sym 81553 picorv32.instr_srli
.sym 81559 $abc$36456$n3040
.sym 81560 basesoc_picorv327[5]
.sym 81561 $abc$36456$n5439_1
.sym 81562 picorv32.is_sb_sh_sw
.sym 81563 picorv32.instr_sub
.sym 81564 basesoc_picorv327[2]
.sym 81565 $abc$36456$n5523_1
.sym 81567 picorv32.instr_waitirq
.sym 81568 $abc$36456$n4475
.sym 81570 picorv32.mem_rdata_q[14]
.sym 81571 $abc$36456$n3033
.sym 81572 picorv32.decoded_imm_uj[6]
.sym 81573 $abc$36456$n4873
.sym 81574 picorv32.instr_waitirq
.sym 81575 $abc$36456$n4060_1
.sym 81576 picorv32.mem_rdata_latched[31]
.sym 81577 picorv32.cpu_state[0]
.sym 81578 $abc$36456$n3126_1
.sym 81580 $abc$36456$n3034_1
.sym 81581 $abc$36456$n4060_1
.sym 81582 picorv32.decoded_imm[0]
.sym 81590 picorv32.mem_rdata_latched[30]
.sym 81592 picorv32.mem_rdata_latched[27]
.sym 81594 picorv32.instr_lui
.sym 81595 picorv32.mem_wordsize[0]
.sym 81596 picorv32.instr_auipc
.sym 81598 picorv32.mem_rdata_latched[26]
.sym 81600 picorv32.instr_jal
.sym 81606 picorv32.is_sb_sh_sw
.sym 81610 picorv32.latched_is_lu
.sym 81612 $abc$36456$n2920
.sym 81613 $abc$36456$n751
.sym 81614 $abc$36456$n2861
.sym 81615 picorv32.mem_rdata_q[7]
.sym 81618 picorv32.decoded_imm_uj[0]
.sym 81623 picorv32.mem_rdata_latched[27]
.sym 81627 picorv32.instr_jal
.sym 81628 picorv32.instr_lui
.sym 81629 picorv32.instr_auipc
.sym 81634 picorv32.mem_rdata_latched[26]
.sym 81640 $abc$36456$n751
.sym 81647 picorv32.mem_rdata_latched[30]
.sym 81651 $abc$36456$n2920
.sym 81652 picorv32.latched_is_lu
.sym 81653 picorv32.mem_wordsize[0]
.sym 81657 picorv32.mem_rdata_q[7]
.sym 81658 picorv32.decoded_imm_uj[0]
.sym 81659 picorv32.is_sb_sh_sw
.sym 81660 picorv32.instr_jal
.sym 81665 $abc$36456$n2861
.sym 81666 $abc$36456$n751
.sym 81668 clk12_$glb_clk
.sym 81670 basesoc_picorv327[26]
.sym 81671 $abc$36456$n5471_1
.sym 81672 $abc$36456$n5473
.sym 81673 $abc$36456$n5472_1
.sym 81674 basesoc_picorv327[21]
.sym 81675 basesoc_picorv327[22]
.sym 81676 $abc$36456$n3033
.sym 81677 $abc$36456$n3029_1
.sym 81683 $abc$36456$n3475_1
.sym 81688 $abc$36456$n3177
.sym 81690 picorv32.is_lui_auipc_jal
.sym 81693 $abc$36456$n2877_1
.sym 81694 picorv32.cpu_state[5]
.sym 81695 basesoc_picorv327[21]
.sym 81696 $abc$36456$n4062_1
.sym 81697 picorv32.is_lui_auipc_jal
.sym 81698 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81700 $abc$36456$n5173
.sym 81701 $abc$36456$n3142
.sym 81702 picorv32.mem_rdata_q[29]
.sym 81703 picorv32.mem_rdata_q[28]
.sym 81704 picorv32.cpu_state[3]
.sym 81705 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81711 picorv32.mem_rdata_q[27]
.sym 81713 picorv32.mem_rdata_q[25]
.sym 81714 picorv32.mem_rdata_q[28]
.sym 81715 picorv32.mem_rdata_q[30]
.sym 81717 picorv32.mem_rdata_q[31]
.sym 81719 basesoc_picorv327[16]
.sym 81720 $abc$36456$n3481_1
.sym 81721 picorv32.mem_rdata_q[26]
.sym 81725 picorv32.instr_getq
.sym 81726 $abc$36456$n3480_1
.sym 81727 picorv32.instr_maskirq
.sym 81728 picorv32.mem_rdata_q[29]
.sym 81730 picorv32.instr_setq
.sym 81733 picorv32.instr_retirq
.sym 81735 $abc$36456$n4060_1
.sym 81741 $abc$36456$n3474
.sym 81744 picorv32.mem_rdata_q[27]
.sym 81745 picorv32.mem_rdata_q[26]
.sym 81746 $abc$36456$n3480_1
.sym 81747 picorv32.mem_rdata_q[28]
.sym 81750 $abc$36456$n4060_1
.sym 81752 basesoc_picorv327[16]
.sym 81756 picorv32.mem_rdata_q[31]
.sym 81757 picorv32.mem_rdata_q[29]
.sym 81758 picorv32.mem_rdata_q[30]
.sym 81759 $abc$36456$n3474
.sym 81762 picorv32.mem_rdata_q[26]
.sym 81763 picorv32.mem_rdata_q[27]
.sym 81764 picorv32.mem_rdata_q[28]
.sym 81765 $abc$36456$n3480_1
.sym 81768 picorv32.instr_maskirq
.sym 81769 picorv32.instr_setq
.sym 81770 picorv32.instr_retirq
.sym 81771 picorv32.instr_getq
.sym 81774 picorv32.mem_rdata_q[29]
.sym 81775 picorv32.mem_rdata_q[31]
.sym 81776 $abc$36456$n3474
.sym 81777 picorv32.mem_rdata_q[30]
.sym 81781 $abc$36456$n3474
.sym 81782 $abc$36456$n3481_1
.sym 81787 $abc$36456$n3481_1
.sym 81789 picorv32.mem_rdata_q[25]
.sym 81790 $abc$36456$n3032_$glb_ce
.sym 81791 clk12_$glb_clk
.sym 81793 $abc$36456$n3088_1
.sym 81794 $abc$36456$n5173
.sym 81795 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81796 $abc$36456$n3032_1
.sym 81797 $abc$36456$n3034_1
.sym 81798 $abc$36456$n3084
.sym 81799 $abc$36456$n3037
.sym 81800 $abc$36456$n3035
.sym 81806 $abc$36456$n3033
.sym 81808 picorv32.is_compare
.sym 81811 $abc$36456$n3021
.sym 81812 basesoc_picorv327[26]
.sym 81815 picorv32.mem_wordsize[2]
.sym 81817 $abc$36456$n3050
.sym 81818 $abc$36456$n3034_1
.sym 81819 picorv32.instr_retirq
.sym 81820 picorv32.decoder_trigger
.sym 81821 $abc$36456$n3033_1
.sym 81822 picorv32.instr_auipc
.sym 81823 $abc$36456$n4069_1
.sym 81825 $abc$36456$n3030
.sym 81826 picorv32.instr_retirq
.sym 81827 $abc$36456$n3032
.sym 81828 $abc$36456$n5173
.sym 81834 picorv32.instr_auipc
.sym 81836 $abc$36456$n3052
.sym 81837 $abc$36456$n3022
.sym 81838 picorv32.instr_auipc
.sym 81840 picorv32.instr_lui
.sym 81841 picorv32.mem_rdata_q[21]
.sym 81842 picorv32.mem_rdata_q[30]
.sym 81843 picorv32.mem_rdata_q[20]
.sym 81845 picorv32.cpu_state[0]
.sym 81848 $abc$36456$n3126_1
.sym 81850 basesoc_picorv327[23]
.sym 81853 $abc$36456$n4060_1
.sym 81855 picorv32.cpu_state[2]
.sym 81856 $abc$36456$n4062_1
.sym 81858 picorv32.instr_auipc
.sym 81859 $abc$36456$n5173
.sym 81861 picorv32.cpu_state[4]
.sym 81869 $abc$36456$n5173
.sym 81873 picorv32.instr_auipc
.sym 81874 picorv32.mem_rdata_q[20]
.sym 81875 $abc$36456$n3126_1
.sym 81876 picorv32.instr_lui
.sym 81879 basesoc_picorv327[23]
.sym 81880 $abc$36456$n4060_1
.sym 81885 picorv32.mem_rdata_q[21]
.sym 81886 picorv32.instr_lui
.sym 81887 $abc$36456$n3126_1
.sym 81888 picorv32.instr_auipc
.sym 81897 $abc$36456$n3126_1
.sym 81898 picorv32.instr_auipc
.sym 81899 picorv32.mem_rdata_q[30]
.sym 81900 picorv32.instr_lui
.sym 81903 picorv32.cpu_state[0]
.sym 81904 picorv32.cpu_state[2]
.sym 81910 $abc$36456$n4062_1
.sym 81911 $abc$36456$n3022
.sym 81912 picorv32.cpu_state[4]
.sym 81913 $abc$36456$n3052
.sym 81914 clk12_$glb_clk
.sym 81915 $abc$36456$n232_$glb_sr
.sym 81916 $abc$36456$n3033_1
.sym 81917 $abc$36456$n4396
.sym 81918 $abc$36456$n4397_1
.sym 81919 $abc$36456$n3032
.sym 81920 $abc$36456$n4395_1
.sym 81921 $abc$36456$n3087
.sym 81922 $abc$36456$n5166
.sym 81923 picorv32.decoder_pseudo_trigger
.sym 81928 picorv32.mem_do_wdata
.sym 81931 picorv32.cpu_state[0]
.sym 81933 picorv32.is_alu_reg_imm
.sym 81937 $abc$36456$n5173
.sym 81939 picorv32.mem_rdata_q[20]
.sym 81941 picorv32.instr_jal
.sym 81942 picorv32.cpu_state[1]
.sym 81944 picorv32.cpu_state[2]
.sym 81946 picorv32.irq_mask[1]
.sym 81958 picorv32.mem_do_rinst
.sym 81959 $abc$36456$n3086
.sym 81962 picorv32.cpu_state[2]
.sym 81963 picorv32.cpu_state[4]
.sym 81964 picorv32.instr_lui
.sym 81965 $abc$36456$n3424
.sym 81966 picorv32.instr_retirq
.sym 81968 picorv32.cpu_state[3]
.sym 81969 picorv32.latched_branch
.sym 81970 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81971 $abc$36456$n3425
.sym 81973 picorv32.mem_rdata_q[28]
.sym 81975 $abc$36456$n3209
.sym 81977 $abc$36456$n3050
.sym 81981 $abc$36456$n3022
.sym 81982 picorv32.instr_auipc
.sym 81983 picorv32.instr_jalr
.sym 81984 picorv32.mem_do_prefetch
.sym 81987 $abc$36456$n3126_1
.sym 81991 $abc$36456$n3425
.sym 81992 picorv32.cpu_state[4]
.sym 81998 $abc$36456$n3424
.sym 81999 picorv32.cpu_state[3]
.sym 82002 picorv32.cpu_state[3]
.sym 82004 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82005 picorv32.instr_jalr
.sym 82009 picorv32.instr_retirq
.sym 82010 picorv32.instr_jalr
.sym 82014 picorv32.instr_auipc
.sym 82015 $abc$36456$n3126_1
.sym 82016 picorv32.mem_rdata_q[28]
.sym 82017 picorv32.instr_lui
.sym 82020 picorv32.mem_do_rinst
.sym 82021 picorv32.mem_do_prefetch
.sym 82022 $abc$36456$n3022
.sym 82023 picorv32.cpu_state[4]
.sym 82026 picorv32.cpu_state[4]
.sym 82029 $abc$36456$n3022
.sym 82032 picorv32.latched_branch
.sym 82033 $abc$36456$n3209
.sym 82034 picorv32.cpu_state[2]
.sym 82035 picorv32.instr_retirq
.sym 82036 $abc$36456$n3086
.sym 82037 clk12_$glb_clk
.sym 82038 $abc$36456$n3050
.sym 82039 picorv32.cpu_state[2]
.sym 82040 picorv32.decoder_trigger
.sym 82041 $abc$36456$n3082
.sym 82043 $abc$36456$n3083
.sym 82044 $abc$36456$n3094
.sym 82045 $abc$36456$n3034
.sym 82046 picorv32.cpu_state[1]
.sym 82054 picorv32.cpu_state[3]
.sym 82055 picorv32.latched_stalu
.sym 82059 picorv32.cpu_state[4]
.sym 82060 picorv32.is_sb_sh_sw
.sym 82062 $abc$36456$n3437
.sym 82063 picorv32.latched_store
.sym 82064 picorv32.irq_active
.sym 82067 $abc$36456$n4395_1
.sym 82068 picorv32.mem_rdata_latched[31]
.sym 82069 picorv32.cpu_state[0]
.sym 82071 picorv32.mem_rdata_q[31]
.sym 82072 $abc$36456$n3021
.sym 82074 picorv32.instr_waitirq
.sym 82080 $abc$36456$n3043
.sym 82083 picorv32.instr_jal
.sym 82084 $abc$36456$n3044_1
.sym 82087 $abc$36456$n3208
.sym 82088 $abc$36456$n3050
.sym 82089 $abc$36456$n3176
.sym 82090 $abc$36456$n3177
.sym 82091 $abc$36456$n3034
.sym 82095 $abc$36456$n3427
.sym 82096 picorv32.instr_retirq
.sym 82097 picorv32.decoder_trigger
.sym 82098 $abc$36456$n3082
.sym 82099 $abc$36456$n3166
.sym 82100 $abc$36456$n3079
.sym 82104 picorv32.cpu_state[2]
.sym 82105 picorv32.decoder_trigger
.sym 82109 picorv32.instr_waitirq
.sym 82110 picorv32.cpu_state[0]
.sym 82113 $abc$36456$n3044_1
.sym 82115 $abc$36456$n3079
.sym 82119 picorv32.instr_jal
.sym 82120 picorv32.decoder_trigger
.sym 82121 $abc$36456$n3166
.sym 82122 $abc$36456$n3079
.sym 82125 $abc$36456$n3043
.sym 82126 picorv32.cpu_state[0]
.sym 82127 $abc$36456$n3082
.sym 82128 picorv32.decoder_trigger
.sym 82131 picorv32.instr_jal
.sym 82132 picorv32.instr_waitirq
.sym 82133 picorv32.decoder_trigger
.sym 82137 $abc$36456$n3176
.sym 82138 $abc$36456$n3177
.sym 82140 $abc$36456$n3208
.sym 82143 $abc$36456$n3050
.sym 82144 $abc$36456$n3427
.sym 82145 $abc$36456$n3166
.sym 82146 $abc$36456$n3079
.sym 82157 picorv32.cpu_state[2]
.sym 82158 picorv32.instr_retirq
.sym 82159 $abc$36456$n3034
.sym 82160 clk12_$glb_clk
.sym 82161 $abc$36456$n232_$glb_sr
.sym 82162 $abc$36456$n3832
.sym 82164 $abc$36456$n3818
.sym 82165 picorv32.do_waitirq
.sym 82166 $abc$36456$n3079
.sym 82167 $abc$36456$n3103
.sym 82168 picorv32.latched_store
.sym 82169 $abc$36456$n3833_1
.sym 82178 picorv32.cpu_state[3]
.sym 82179 $abc$36456$n3048
.sym 82180 picorv32.mem_do_rinst
.sym 82181 picorv32.cpu_state[2]
.sym 82182 $abc$36456$n3042_1
.sym 82185 picorv32.latched_stalu
.sym 82189 $abc$36456$n3876_1
.sym 82190 picorv32.irq_state[0]
.sym 82191 picorv32.latched_branch
.sym 82194 $abc$36456$n3034
.sym 82196 $abc$36456$n3870_1
.sym 82197 $abc$36456$n3098
.sym 82206 $abc$36456$n3044_1
.sym 82210 $abc$36456$n3427
.sym 82212 picorv32.mem_rdata_latched[31]
.sym 82218 $abc$36456$n3820
.sym 82223 $abc$36456$n3079
.sym 82224 $abc$36456$n3821
.sym 82225 $abc$36456$n3871_1
.sym 82229 picorv32.mem_rdata_latched[14]
.sym 82234 picorv32.instr_waitirq
.sym 82242 $abc$36456$n3427
.sym 82243 picorv32.instr_waitirq
.sym 82245 $abc$36456$n3871_1
.sym 82248 $abc$36456$n3820
.sym 82249 $abc$36456$n3044_1
.sym 82256 picorv32.mem_rdata_latched[14]
.sym 82262 picorv32.mem_rdata_latched[31]
.sym 82272 $abc$36456$n3079
.sym 82275 $abc$36456$n3821
.sym 82279 $abc$36456$n3079
.sym 82280 $abc$36456$n3821
.sym 82282 $abc$36456$n3030_$glb_ce
.sym 82283 clk12_$glb_clk
.sym 82285 picorv32.irq_active
.sym 82297 picorv32.latched_stalu
.sym 82299 $abc$36456$n3048
.sym 82301 $abc$36456$n3870_1
.sym 82302 $abc$36456$n3044_1
.sym 82306 $abc$36456$n3427
.sym 82317 picorv32.latched_store
.sym 82318 picorv32.irq_active
.sym 82330 $abc$36456$n3081
.sym 82336 $abc$36456$n3042_1
.sym 82338 picorv32.mem_rdata_latched[31]
.sym 82347 picorv32.instr_jal
.sym 82377 picorv32.instr_jal
.sym 82379 $abc$36456$n3042_1
.sym 82380 $abc$36456$n3081
.sym 82386 picorv32.mem_rdata_latched[31]
.sym 82406 clk12_$glb_clk
.sym 82428 picorv32.cpu_state[0]
.sym 82433 picorv32.instr_jal
.sym 82754 $abc$36456$n2939
.sym 82755 spram_datain01[6]
.sym 82756 spram_datain01[2]
.sym 82757 spram_datain11[6]
.sym 82758 $abc$36456$n2943_1
.sym 82759 spram_datain11[2]
.sym 82760 $abc$36456$n2980
.sym 82761 $abc$36456$n2930_1
.sym 82775 $abc$36456$n2850
.sym 82776 $abc$36456$n2800
.sym 82786 spiflash_mosi
.sym 82787 array_muxed0[14]
.sym 82788 array_muxed0[9]
.sym 82789 array_muxed0[5]
.sym 82801 basesoc_uart_phy_tx_bitcount[1]
.sym 82814 $abc$36456$n2762
.sym 82815 $abc$36456$n2759
.sym 82817 array_muxed1[16]
.sym 82825 array_muxed0[14]
.sym 82830 array_muxed1[16]
.sym 82831 array_muxed0[14]
.sym 82859 $abc$36456$n2759
.sym 82861 basesoc_uart_phy_tx_bitcount[1]
.sym 82875 $abc$36456$n2762
.sym 82876 clk12_$glb_clk
.sym 82877 sys_rst_$glb_sr
.sym 82880 user_btn2
.sym 82883 $abc$36456$n3980
.sym 82884 basesoc_uart_phy_tx_bitcount[0]
.sym 82894 array_muxed1[28]
.sym 82896 spram_maskwren11[2]
.sym 82897 spram_datain11[6]
.sym 82901 spram_dataout11[8]
.sym 82902 spram_dataout11[7]
.sym 82911 spram_dataout01[13]
.sym 82912 spram_dataout01[11]
.sym 82922 spram_dataout01[12]
.sym 82928 $abc$36456$n2759
.sym 82931 $abc$36456$n2753
.sym 82934 array_muxed0[8]
.sym 82936 slave_sel_r[2]
.sym 82938 spram_dataout11[11]
.sym 82941 $abc$36456$n2943_1
.sym 82943 spram_dataout11[13]
.sym 82946 array_muxed0[14]
.sym 82947 $abc$36456$n2771
.sym 82948 spram_dataout11[12]
.sym 82951 $abc$36456$n2753
.sym 82961 $abc$36456$n2753
.sym 82963 basesoc_uart_phy_tx_bitcount[3]
.sym 82964 $abc$36456$n3257
.sym 82972 basesoc_uart_phy_tx_bitcount[1]
.sym 82973 $abc$36456$n2759
.sym 82975 basesoc_uart_phy_tx_reg[0]
.sym 82977 basesoc_uart_phy_tx_bitcount[0]
.sym 82978 $abc$36456$n3987
.sym 82982 basesoc_uart_phy_tx_bitcount[2]
.sym 82985 $abc$36456$n3985
.sym 82991 $nextpnr_ICESTORM_LC_2$O
.sym 82994 basesoc_uart_phy_tx_bitcount[0]
.sym 82997 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 82999 basesoc_uart_phy_tx_bitcount[1]
.sym 83003 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 83005 basesoc_uart_phy_tx_bitcount[2]
.sym 83007 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 83011 basesoc_uart_phy_tx_bitcount[3]
.sym 83013 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 83017 $abc$36456$n3987
.sym 83019 $abc$36456$n2759
.sym 83023 basesoc_uart_phy_tx_bitcount[3]
.sym 83024 basesoc_uart_phy_tx_bitcount[2]
.sym 83025 basesoc_uart_phy_tx_bitcount[1]
.sym 83029 $abc$36456$n2759
.sym 83030 basesoc_uart_phy_tx_reg[0]
.sym 83031 $abc$36456$n3257
.sym 83034 $abc$36456$n3985
.sym 83036 $abc$36456$n2759
.sym 83038 $abc$36456$n2753
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 $abc$36456$n114
.sym 83047 spiflash_clk
.sym 83054 spram_dataout01[6]
.sym 83056 spram_datain01[4]
.sym 83057 array_muxed0[1]
.sym 83061 spram_datain01[10]
.sym 83063 spram_datain01[1]
.sym 83064 $abc$36456$n2922_1
.sym 83066 array_muxed1[18]
.sym 83071 array_muxed1[22]
.sym 83072 array_muxed2[2]
.sym 83073 $abc$36456$n2854
.sym 83074 array_muxed1[30]
.sym 83075 $abc$36456$n2753
.sym 83076 basesoc_uart_tx_fifo_consume[3]
.sym 83084 basesoc_uart_phy_tx_bitcount[0]
.sym 83085 $abc$36456$n2759
.sym 83087 $abc$36456$n3257
.sym 83089 basesoc_dat_w[3]
.sym 83090 $abc$36456$n3254
.sym 83095 basesoc_ctrl_reset_reset_r
.sym 83100 $abc$36456$n2711
.sym 83101 sys_rst
.sym 83102 basesoc_uart_phy_tx_busy
.sym 83108 basesoc_dat_w[7]
.sym 83109 basesoc_uart_phy_uart_clk_txen
.sym 83110 basesoc_uart_phy_tx_busy
.sym 83116 sys_rst
.sym 83118 $abc$36456$n2759
.sym 83121 $abc$36456$n3254
.sym 83122 basesoc_uart_phy_uart_clk_txen
.sym 83123 basesoc_uart_phy_tx_busy
.sym 83127 basesoc_uart_phy_uart_clk_txen
.sym 83128 $abc$36456$n3254
.sym 83129 basesoc_uart_phy_tx_bitcount[0]
.sym 83130 basesoc_uart_phy_tx_busy
.sym 83135 basesoc_dat_w[3]
.sym 83139 basesoc_uart_phy_tx_bitcount[0]
.sym 83140 $abc$36456$n3257
.sym 83141 basesoc_uart_phy_uart_clk_txen
.sym 83142 basesoc_uart_phy_tx_busy
.sym 83148 basesoc_ctrl_reset_reset_r
.sym 83152 basesoc_dat_w[7]
.sym 83157 $abc$36456$n3257
.sym 83158 basesoc_uart_phy_uart_clk_txen
.sym 83159 $abc$36456$n3254
.sym 83160 basesoc_uart_phy_tx_busy
.sym 83161 $abc$36456$n2711
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83168 basesoc_uart_phy_tx_busy
.sym 83179 $abc$36456$n2759
.sym 83180 $abc$36456$n2753
.sym 83181 spram_datain01[5]
.sym 83182 $abc$36456$n2762
.sym 83186 $abc$36456$n6306
.sym 83189 array_muxed1[25]
.sym 83194 basesoc_dat_w[7]
.sym 83195 $abc$36456$n2713
.sym 83197 basesoc_uart_tx_fifo_produce[2]
.sym 83199 basesoc_uart_tx_fifo_produce[3]
.sym 83207 $abc$36456$n2831
.sym 83209 $abc$36456$n6306
.sym 83213 $abc$36456$n3254
.sym 83216 basesoc_uart_tx_fifo_consume[3]
.sym 83217 basesoc_uart_tx_fifo_consume[0]
.sym 83231 basesoc_uart_tx_fifo_consume[2]
.sym 83232 $PACKER_VCC_NET
.sym 83234 basesoc_uart_tx_fifo_consume[1]
.sym 83237 $nextpnr_ICESTORM_LC_19$O
.sym 83239 basesoc_uart_tx_fifo_consume[0]
.sym 83243 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 83245 basesoc_uart_tx_fifo_consume[1]
.sym 83249 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 83251 basesoc_uart_tx_fifo_consume[2]
.sym 83253 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 83257 basesoc_uart_tx_fifo_consume[3]
.sym 83259 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 83262 $PACKER_VCC_NET
.sym 83263 basesoc_uart_tx_fifo_consume[0]
.sym 83268 $abc$36456$n3254
.sym 83271 $abc$36456$n6306
.sym 83284 $abc$36456$n2831
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83292 basesoc_uart_tx_fifo_consume[1]
.sym 83300 array_muxed0[7]
.sym 83301 array_muxed0[5]
.sym 83306 array_muxed0[10]
.sym 83308 array_muxed0[11]
.sym 83314 $abc$36456$n2759
.sym 83319 basesoc_ctrl_storage[19]
.sym 83330 $abc$36456$n2846
.sym 83331 basesoc_uart_tx_fifo_produce[1]
.sym 83334 basesoc_uart_tx_fifo_do_read
.sym 83339 basesoc_uart_tx_fifo_produce[3]
.sym 83340 basesoc_uart_tx_fifo_consume[0]
.sym 83342 sys_rst
.sym 83343 sys_rst
.sym 83346 basesoc_uart_tx_fifo_produce[2]
.sym 83347 $PACKER_VCC_NET
.sym 83358 basesoc_uart_tx_fifo_wrport_we
.sym 83359 basesoc_uart_tx_fifo_produce[0]
.sym 83360 $nextpnr_ICESTORM_LC_20$O
.sym 83363 basesoc_uart_tx_fifo_produce[0]
.sym 83366 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 83369 basesoc_uart_tx_fifo_produce[1]
.sym 83372 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 83375 basesoc_uart_tx_fifo_produce[2]
.sym 83376 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 83380 basesoc_uart_tx_fifo_produce[3]
.sym 83382 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 83385 basesoc_uart_tx_fifo_do_read
.sym 83386 sys_rst
.sym 83388 basesoc_uart_tx_fifo_consume[0]
.sym 83391 basesoc_uart_tx_fifo_wrport_we
.sym 83394 sys_rst
.sym 83397 sys_rst
.sym 83399 basesoc_uart_tx_fifo_produce[0]
.sym 83400 basesoc_uart_tx_fifo_wrport_we
.sym 83403 $PACKER_VCC_NET
.sym 83404 basesoc_uart_tx_fifo_produce[0]
.sym 83407 $abc$36456$n2846
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83412 $abc$36456$n3908
.sym 83413 $abc$36456$n3910
.sym 83416 basesoc_uart_phy_rx_bitcount[3]
.sym 83417 basesoc_uart_phy_rx_bitcount[2]
.sym 83424 $abc$36456$n2846
.sym 83426 spiflash_miso1
.sym 83429 array_muxed0[0]
.sym 83430 basesoc_uart_tx_fifo_do_read
.sym 83435 $abc$36456$n3269
.sym 83453 basesoc_uart_phy_rx_bitcount[1]
.sym 83470 basesoc_uart_tx_fifo_produce[1]
.sym 83473 basesoc_uart_phy_rx_bitcount[3]
.sym 83474 basesoc_uart_phy_rx_bitcount[2]
.sym 83478 $abc$36456$n2850
.sym 83481 basesoc_uart_phy_rx_bitcount[0]
.sym 83490 basesoc_uart_phy_rx_bitcount[2]
.sym 83491 basesoc_uart_phy_rx_bitcount[1]
.sym 83492 basesoc_uart_phy_rx_bitcount[0]
.sym 83493 basesoc_uart_phy_rx_bitcount[3]
.sym 83502 basesoc_uart_tx_fifo_produce[1]
.sym 83508 basesoc_uart_phy_rx_bitcount[3]
.sym 83509 basesoc_uart_phy_rx_bitcount[2]
.sym 83510 basesoc_uart_phy_rx_bitcount[1]
.sym 83511 basesoc_uart_phy_rx_bitcount[0]
.sym 83530 $abc$36456$n2850
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83534 $abc$36456$n2810
.sym 83536 $abc$36456$n2803
.sym 83537 $abc$36456$n3904
.sym 83539 basesoc_uart_phy_rx_bitcount[0]
.sym 83549 $abc$36456$n2875
.sym 83558 array_muxed1[18]
.sym 83562 array_muxed1[22]
.sym 83564 array_muxed2[2]
.sym 83565 $abc$36456$n2791
.sym 83566 array_muxed1[30]
.sym 83578 basesoc_uart_phy_uart_clk_rxen
.sym 83581 basesoc_dat_w[3]
.sym 83588 basesoc_uart_phy_rx_busy
.sym 83592 $abc$36456$n2713
.sym 83607 basesoc_uart_phy_uart_clk_rxen
.sym 83608 basesoc_uart_phy_rx_busy
.sym 83634 basesoc_dat_w[3]
.sym 83653 $abc$36456$n2713
.sym 83654 clk12_$glb_clk
.sym 83655 sys_rst_$glb_sr
.sym 83656 basesoc_uart_eventmanager_pending_w[1]
.sym 83657 $abc$36456$n2820
.sym 83658 basesoc_uart_rx_fifo_wrport_we
.sym 83659 $abc$36456$n2819
.sym 83663 basesoc_uart_rx_fifo_do_read
.sym 83668 array_muxed0[3]
.sym 83670 array_muxed0[3]
.sym 83672 basesoc_uart_phy_rx_bitcount[1]
.sym 83674 basesoc_uart_phy_uart_clk_rxen
.sym 83681 array_muxed1[25]
.sym 83684 basesoc_uart_phy_rx_busy
.sym 83697 $abc$36456$n3267
.sym 83699 $abc$36456$n5232_1
.sym 83705 $abc$36456$n3264_1
.sym 83706 $abc$36456$n3266
.sym 83707 $abc$36456$n3263
.sym 83709 basesoc_uart_rx_fifo_readable
.sym 83711 basesoc_uart_phy_rx_busy
.sym 83715 sys_rst
.sym 83718 $abc$36456$n3269
.sym 83721 basesoc_uart_phy_uart_clk_rxen
.sym 83723 basesoc_uart_phy_rx
.sym 83725 $abc$36456$n6303
.sym 83728 basesoc_uart_phy_rx
.sym 83737 $abc$36456$n3267
.sym 83738 $abc$36456$n3263
.sym 83742 $abc$36456$n3267
.sym 83743 basesoc_uart_phy_uart_clk_rxen
.sym 83745 basesoc_uart_phy_rx
.sym 83749 $abc$36456$n3266
.sym 83750 $abc$36456$n3264_1
.sym 83751 sys_rst
.sym 83754 basesoc_uart_phy_rx
.sym 83755 $abc$36456$n3264_1
.sym 83757 $abc$36456$n3263
.sym 83762 $abc$36456$n6303
.sym 83766 $abc$36456$n5232_1
.sym 83767 $abc$36456$n3269
.sym 83768 $abc$36456$n3266
.sym 83769 basesoc_uart_phy_rx_busy
.sym 83772 basesoc_uart_rx_fifo_readable
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83781 count[6]
.sym 83783 $abc$36456$n2880
.sym 83784 $abc$36456$n202
.sym 83786 $abc$36456$n190
.sym 83790 basesoc_picorv328[31]
.sym 83799 $abc$36456$n3280
.sym 83804 $abc$36456$n2880
.sym 83806 $abc$36456$n2800
.sym 83810 $abc$36456$n2880
.sym 83822 basesoc_uart_rx_fifo_wrport_we
.sym 83827 sys_rst
.sym 83831 $abc$36456$n2881
.sym 83832 $abc$36456$n6303
.sym 83843 basesoc_uart_rx_fifo_produce[0]
.sym 83845 basesoc_uart_rx_fifo_produce[1]
.sym 83860 basesoc_uart_rx_fifo_produce[1]
.sym 83878 sys_rst
.sym 83880 $abc$36456$n6303
.sym 83895 sys_rst
.sym 83896 basesoc_uart_rx_fifo_wrport_we
.sym 83897 basesoc_uart_rx_fifo_produce[0]
.sym 83899 $abc$36456$n2881
.sym 83900 clk12_$glb_clk
.sym 83901 sys_rst_$glb_sr
.sym 83904 basesoc_uart_rx_fifo_produce[2]
.sym 83905 basesoc_uart_rx_fifo_produce[3]
.sym 83906 count[14]
.sym 83908 count[9]
.sym 83909 basesoc_uart_rx_fifo_produce[0]
.sym 83924 $abc$36456$n2791
.sym 83925 array_muxed0[13]
.sym 83928 $abc$36456$n2833
.sym 83930 $abc$36456$n2880_1
.sym 83932 $abc$36456$n202
.sym 83937 $abc$36456$n2831_1
.sym 83947 basesoc_uart_phy_rx_reg[5]
.sym 83950 basesoc_uart_phy_rx_reg[2]
.sym 83951 basesoc_uart_phy_rx_reg[4]
.sym 83952 basesoc_uart_phy_rx_reg[1]
.sym 83961 $abc$36456$n2800
.sym 83965 basesoc_uart_phy_rx_reg[3]
.sym 83976 basesoc_uart_phy_rx_reg[5]
.sym 83982 basesoc_uart_phy_rx_reg[2]
.sym 83997 basesoc_uart_phy_rx_reg[1]
.sym 84013 basesoc_uart_phy_rx_reg[4]
.sym 84019 basesoc_uart_phy_rx_reg[3]
.sym 84022 $abc$36456$n2800
.sym 84023 clk12_$glb_clk
.sym 84024 sys_rst_$glb_sr
.sym 84025 $abc$36456$n2880_1
.sym 84026 count[17]
.sym 84027 count[19]
.sym 84028 $abc$36456$n2838
.sym 84029 $abc$36456$n198
.sym 84030 $abc$36456$n192
.sym 84031 $abc$36456$n2839
.sym 84032 $abc$36456$n2833
.sym 84036 $abc$36456$n2862
.sym 84042 $abc$36456$n2882_1
.sym 84049 array_muxed1[22]
.sym 84050 $abc$36456$n4289_1
.sym 84051 array_muxed2[2]
.sym 84054 array_muxed1[18]
.sym 84055 array_muxed2[1]
.sym 84056 $abc$36456$n2833
.sym 84057 $abc$36456$n3212
.sym 84058 array_muxed1[30]
.sym 84067 basesoc_uart_phy_rx_reg[1]
.sym 84072 basesoc_uart_phy_rx_reg[3]
.sym 84073 array_muxed2[1]
.sym 84074 basesoc_uart_phy_rx_reg[4]
.sym 84077 array_muxed2[2]
.sym 84084 $abc$36456$n2791
.sym 84088 array_muxed2[3]
.sym 84090 array_muxed2[0]
.sym 84095 basesoc_uart_phy_rx_reg[7]
.sym 84120 basesoc_uart_phy_rx_reg[7]
.sym 84124 basesoc_uart_phy_rx_reg[4]
.sym 84129 array_muxed2[0]
.sym 84130 array_muxed2[2]
.sym 84131 array_muxed2[1]
.sym 84132 array_muxed2[3]
.sym 84136 basesoc_uart_phy_rx_reg[1]
.sym 84142 basesoc_uart_phy_rx_reg[3]
.sym 84145 $abc$36456$n2791
.sym 84146 clk12_$glb_clk
.sym 84147 sys_rst_$glb_sr
.sym 84148 $abc$36456$n4283_1
.sym 84149 array_muxed1[20]
.sym 84150 array_muxed1[17]
.sym 84152 array_muxed1[25]
.sym 84153 $abc$36456$n2831_1
.sym 84154 array_muxed1[22]
.sym 84155 array_muxed1[23]
.sym 84165 $abc$36456$n2833
.sym 84167 $abc$36456$n2880_1
.sym 84172 $abc$36456$n3012
.sym 84173 array_muxed1[25]
.sym 84175 basesoc_uart_phy_source_payload_data[7]
.sym 84176 basesoc_picorv328[23]
.sym 84177 basesoc_uart_phy_source_payload_data[4]
.sym 84179 $abc$36456$n232
.sym 84182 $abc$36456$n2833
.sym 84183 basesoc_picorv327[2]
.sym 84200 $abc$36456$n3012
.sym 84205 basesoc_picorv328[12]
.sym 84210 $abc$36456$n4289_1
.sym 84219 picorv32.mem_wordsize[2]
.sym 84235 $abc$36456$n4289_1
.sym 84236 basesoc_picorv328[12]
.sym 84237 picorv32.mem_wordsize[2]
.sym 84268 $abc$36456$n3012
.sym 84269 clk12_$glb_clk
.sym 84271 array_muxed1[19]
.sym 84273 array_muxed1[18]
.sym 84274 array_muxed1[21]
.sym 84275 array_muxed1[30]
.sym 84276 $abc$36456$n4293_1
.sym 84277 $abc$36456$n3012
.sym 84283 $abc$36456$n2997
.sym 84287 array_muxed0[9]
.sym 84290 basesoc_picorv323[1]
.sym 84291 basesoc_picorv328[9]
.sym 84294 basesoc_picorv328[22]
.sym 84296 picorv32.mem_wordsize[2]
.sym 84298 basesoc_picorv328[27]
.sym 84299 basesoc_picorv323[5]
.sym 84300 picorv32.mem_wordsize[2]
.sym 84301 basesoc_picorv323[3]
.sym 84304 basesoc_picorv327[5]
.sym 84305 picorv32.mem_wordsize[2]
.sym 84313 array_muxed2[2]
.sym 84314 $abc$36456$n3408_1
.sym 84315 $abc$36456$n3701
.sym 84316 $abc$36456$n3405
.sym 84317 $abc$36456$n3708_1
.sym 84319 $abc$36456$n3711_1
.sym 84321 $abc$36456$n3704
.sym 84322 $abc$36456$n3408_1
.sym 84323 array_muxed2[1]
.sym 84324 $abc$36456$n3712_1
.sym 84325 $abc$36456$n3710
.sym 84326 basesoc_picorv327[0]
.sym 84329 $abc$36456$n3212
.sym 84330 $abc$36456$n3707
.sym 84335 array_muxed2[3]
.sym 84337 basesoc_picorv327[1]
.sym 84339 $abc$36456$n3006
.sym 84343 picorv32.mem_wordsize[0]
.sym 84346 $abc$36456$n3212
.sym 84348 $abc$36456$n3701
.sym 84351 array_muxed2[2]
.sym 84352 $abc$36456$n3408_1
.sym 84353 $abc$36456$n3212
.sym 84354 $abc$36456$n3707
.sym 84357 $abc$36456$n3405
.sym 84358 $abc$36456$n3708_1
.sym 84359 picorv32.mem_wordsize[0]
.sym 84363 $abc$36456$n3408_1
.sym 84364 $abc$36456$n3704
.sym 84365 $abc$36456$n3212
.sym 84366 array_muxed2[1]
.sym 84369 basesoc_picorv327[1]
.sym 84370 basesoc_picorv327[0]
.sym 84375 $abc$36456$n3712_1
.sym 84376 $abc$36456$n3405
.sym 84377 $abc$36456$n3711_1
.sym 84378 picorv32.mem_wordsize[0]
.sym 84387 array_muxed2[3]
.sym 84388 $abc$36456$n3710
.sym 84389 $abc$36456$n3212
.sym 84390 $abc$36456$n3408_1
.sym 84391 $abc$36456$n3006
.sym 84392 clk12_$glb_clk
.sym 84394 array_muxed1[27]
.sym 84395 $abc$36456$n4287_1
.sym 84396 array_muxed1[31]
.sym 84398 array_muxed1[29]
.sym 84399 $abc$36456$n4291_1
.sym 84400 $abc$36456$n4295_1
.sym 84401 array_muxed1[26]
.sym 84404 $abc$36456$n4062_1
.sym 84407 $abc$36456$n3012
.sym 84408 $abc$36456$n3408_1
.sym 84409 array_muxed1[21]
.sym 84414 basesoc_picorv327[0]
.sym 84416 $abc$36456$n3026
.sym 84417 array_muxed0[8]
.sym 84418 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 84421 basesoc_picorv328[11]
.sym 84423 basesoc_picorv328[14]
.sym 84425 basesoc_picorv328[13]
.sym 84426 $abc$36456$n3012
.sym 84428 basesoc_picorv328[15]
.sym 84429 picorv32.mem_wordsize[0]
.sym 84453 basesoc_picorv327[2]
.sym 84456 basesoc_picorv327[7]
.sym 84458 basesoc_picorv327[0]
.sym 84463 basesoc_picorv327[1]
.sym 84464 basesoc_picorv327[5]
.sym 84469 basesoc_picorv327[1]
.sym 84477 basesoc_picorv327[5]
.sym 84482 basesoc_picorv327[2]
.sym 84486 basesoc_picorv327[7]
.sym 84510 basesoc_picorv327[0]
.sym 84528 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 84535 basesoc_picorv328[29]
.sym 84544 basesoc_picorv327[0]
.sym 84548 $abc$36456$n3212
.sym 84549 basesoc_picorv327[22]
.sym 84552 picorv32.instr_sub
.sym 84558 $abc$36456$n5754
.sym 84559 $abc$36456$n6796
.sym 84560 basesoc_picorv323[0]
.sym 84565 $abc$36456$n6782
.sym 84567 $abc$36456$n6783
.sym 84568 $abc$36456$n6794
.sym 84569 $abc$36456$n6797
.sym 84572 basesoc_picorv323[1]
.sym 84575 basesoc_picorv323[6]
.sym 84576 basesoc_picorv323[2]
.sym 84580 basesoc_picorv323[5]
.sym 84581 basesoc_picorv323[4]
.sym 84582 basesoc_picorv323[7]
.sym 84584 basesoc_picorv323[3]
.sym 84587 $abc$36456$n6795
.sym 84589 $abc$36456$n6784
.sym 84590 $auto$alumacc.cc:474:replace_alu$6458.C[1]
.sym 84592 $abc$36456$n6782
.sym 84593 basesoc_picorv323[0]
.sym 84596 $auto$alumacc.cc:474:replace_alu$6458.C[2]
.sym 84598 $abc$36456$n5754
.sym 84599 basesoc_picorv323[1]
.sym 84602 $auto$alumacc.cc:474:replace_alu$6458.C[3]
.sym 84604 $abc$36456$n6794
.sym 84605 basesoc_picorv323[2]
.sym 84608 $auto$alumacc.cc:474:replace_alu$6458.C[4]
.sym 84610 $abc$36456$n6783
.sym 84611 basesoc_picorv323[3]
.sym 84614 $auto$alumacc.cc:474:replace_alu$6458.C[5]
.sym 84616 basesoc_picorv323[4]
.sym 84617 $abc$36456$n6795
.sym 84620 $auto$alumacc.cc:474:replace_alu$6458.C[6]
.sym 84622 basesoc_picorv323[5]
.sym 84623 $abc$36456$n6796
.sym 84626 $auto$alumacc.cc:474:replace_alu$6458.C[7]
.sym 84628 basesoc_picorv323[6]
.sym 84629 $abc$36456$n6784
.sym 84632 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 84634 $abc$36456$n6797
.sym 84635 basesoc_picorv323[7]
.sym 84654 $abc$36456$n3010
.sym 84656 basesoc_picorv323[0]
.sym 84660 $abc$36456$n3010
.sym 84661 basesoc_picorv323[4]
.sym 84666 basesoc_picorv328[17]
.sym 84667 $abc$36456$n232
.sym 84668 basesoc_picorv328[23]
.sym 84669 $abc$36456$n6786
.sym 84673 basesoc_picorv328[17]
.sym 84675 basesoc_picorv327[2]
.sym 84676 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 84685 $abc$36456$n6785
.sym 84687 $abc$36456$n6799
.sym 84689 $abc$36456$n6812
.sym 84690 $abc$36456$n6787
.sym 84691 basesoc_picorv328[9]
.sym 84693 $abc$36456$n6786
.sym 84694 $abc$36456$n6788
.sym 84696 $abc$36456$n6800
.sym 84702 basesoc_picorv328[11]
.sym 84704 basesoc_picorv328[8]
.sym 84705 basesoc_picorv328[12]
.sym 84706 basesoc_picorv328[10]
.sym 84709 basesoc_picorv328[13]
.sym 84710 $abc$36456$n6798
.sym 84711 basesoc_picorv328[15]
.sym 84712 basesoc_picorv328[14]
.sym 84713 $auto$alumacc.cc:474:replace_alu$6458.C[9]
.sym 84715 basesoc_picorv328[8]
.sym 84716 $abc$36456$n6785
.sym 84719 $auto$alumacc.cc:474:replace_alu$6458.C[10]
.sym 84721 $abc$36456$n6798
.sym 84722 basesoc_picorv328[9]
.sym 84725 $auto$alumacc.cc:474:replace_alu$6458.C[11]
.sym 84727 $abc$36456$n6786
.sym 84728 basesoc_picorv328[10]
.sym 84731 $auto$alumacc.cc:474:replace_alu$6458.C[12]
.sym 84733 $abc$36456$n6787
.sym 84734 basesoc_picorv328[11]
.sym 84737 $auto$alumacc.cc:474:replace_alu$6458.C[13]
.sym 84739 basesoc_picorv328[12]
.sym 84740 $abc$36456$n6788
.sym 84743 $auto$alumacc.cc:474:replace_alu$6458.C[14]
.sym 84745 $abc$36456$n6799
.sym 84746 basesoc_picorv328[13]
.sym 84749 $auto$alumacc.cc:474:replace_alu$6458.C[15]
.sym 84751 $abc$36456$n6812
.sym 84752 basesoc_picorv328[14]
.sym 84755 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 84757 $abc$36456$n6800
.sym 84758 basesoc_picorv328[15]
.sym 84779 basesoc_picorv328[9]
.sym 84781 $PACKER_VCC_NET
.sym 84787 basesoc_picorv327[26]
.sym 84788 picorv32.mem_wordsize[2]
.sym 84789 picorv32.mem_wordsize[2]
.sym 84790 basesoc_picorv328[12]
.sym 84791 basesoc_picorv327[5]
.sym 84792 $abc$36456$n4404_1
.sym 84795 basesoc_picorv328[27]
.sym 84796 picorv32.mem_wordsize[2]
.sym 84797 basesoc_picorv328[27]
.sym 84798 $abc$36456$n4405
.sym 84799 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 84804 $abc$36456$n6806
.sym 84805 $abc$36456$n6805
.sym 84811 $abc$36456$n6789
.sym 84812 basesoc_picorv328[23]
.sym 84814 basesoc_picorv328[20]
.sym 84815 $abc$36456$n6804
.sym 84816 basesoc_picorv328[16]
.sym 84817 $abc$36456$n6801
.sym 84824 basesoc_picorv328[22]
.sym 84825 $abc$36456$n6803
.sym 84826 basesoc_picorv328[19]
.sym 84827 basesoc_picorv328[21]
.sym 84831 $abc$36456$n6790
.sym 84833 basesoc_picorv328[17]
.sym 84834 basesoc_picorv328[18]
.sym 84835 $abc$36456$n6802
.sym 84836 $auto$alumacc.cc:474:replace_alu$6458.C[17]
.sym 84838 basesoc_picorv328[16]
.sym 84839 $abc$36456$n6801
.sym 84842 $auto$alumacc.cc:474:replace_alu$6458.C[18]
.sym 84844 basesoc_picorv328[17]
.sym 84845 $abc$36456$n6789
.sym 84848 $auto$alumacc.cc:474:replace_alu$6458.C[19]
.sym 84850 basesoc_picorv328[18]
.sym 84851 $abc$36456$n6802
.sym 84854 $auto$alumacc.cc:474:replace_alu$6458.C[20]
.sym 84856 basesoc_picorv328[19]
.sym 84857 $abc$36456$n6803
.sym 84860 $auto$alumacc.cc:474:replace_alu$6458.C[21]
.sym 84862 basesoc_picorv328[20]
.sym 84863 $abc$36456$n6804
.sym 84866 $auto$alumacc.cc:474:replace_alu$6458.C[22]
.sym 84868 $abc$36456$n6790
.sym 84869 basesoc_picorv328[21]
.sym 84872 $auto$alumacc.cc:474:replace_alu$6458.C[23]
.sym 84874 $abc$36456$n6805
.sym 84875 basesoc_picorv328[22]
.sym 84878 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 84880 $abc$36456$n6806
.sym 84881 basesoc_picorv328[23]
.sym 84893 $abc$36456$n7369
.sym 84903 $abc$36456$n6804
.sym 84904 $abc$36456$n6790
.sym 84907 basesoc_picorv328[20]
.sym 84908 basesoc_picorv328[23]
.sym 84910 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 84911 $abc$36456$n6786
.sym 84912 $abc$36456$n6802
.sym 84913 basesoc_picorv328[22]
.sym 84916 picorv32.mem_wordsize[0]
.sym 84918 $abc$36456$n4404_1
.sym 84919 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 84920 picorv32.instr_bgeu
.sym 84922 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 84927 basesoc_picorv328[30]
.sym 84928 $abc$36456$n6792
.sym 84929 basesoc_picorv328[28]
.sym 84930 $abc$36456$n6811
.sym 84931 basesoc_picorv328[25]
.sym 84932 $abc$36456$n6807
.sym 84934 $abc$36456$n6793
.sym 84935 $abc$36456$n6810
.sym 84937 $abc$36456$n6791
.sym 84941 $abc$36456$n6808
.sym 84943 basesoc_picorv328[26]
.sym 84947 basesoc_picorv328[31]
.sym 84954 basesoc_picorv328[29]
.sym 84955 basesoc_picorv328[27]
.sym 84956 basesoc_picorv328[24]
.sym 84958 $abc$36456$n6809
.sym 84959 $auto$alumacc.cc:474:replace_alu$6458.C[25]
.sym 84961 $abc$36456$n6807
.sym 84962 basesoc_picorv328[24]
.sym 84965 $auto$alumacc.cc:474:replace_alu$6458.C[26]
.sym 84967 basesoc_picorv328[25]
.sym 84968 $abc$36456$n6808
.sym 84971 $auto$alumacc.cc:474:replace_alu$6458.C[27]
.sym 84973 $abc$36456$n6791
.sym 84974 basesoc_picorv328[26]
.sym 84977 $auto$alumacc.cc:474:replace_alu$6458.C[28]
.sym 84979 $abc$36456$n6809
.sym 84980 basesoc_picorv328[27]
.sym 84983 $auto$alumacc.cc:474:replace_alu$6458.C[29]
.sym 84985 $abc$36456$n6792
.sym 84986 basesoc_picorv328[28]
.sym 84989 $auto$alumacc.cc:474:replace_alu$6458.C[30]
.sym 84991 basesoc_picorv328[29]
.sym 84992 $abc$36456$n6810
.sym 84995 $auto$alumacc.cc:474:replace_alu$6458.C[31]
.sym 84997 $abc$36456$n6811
.sym 84998 basesoc_picorv328[30]
.sym 85001 $nextpnr_ICESTORM_LC_0$I3
.sym 85003 basesoc_picorv328[31]
.sym 85004 $abc$36456$n6793
.sym 85009 $abc$36456$n7371
.sym 85010 $abc$36456$n7368
.sym 85011 $abc$36456$n4404_1
.sym 85012 $abc$36456$n3178
.sym 85013 $abc$36456$n3205
.sym 85014 $abc$36456$n3206
.sym 85015 $abc$36456$n3179
.sym 85016 basesoc_picorv32_trap
.sym 85025 basesoc_picorv328[28]
.sym 85030 basesoc_picorv328[29]
.sym 85033 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85035 $abc$36456$n3113
.sym 85036 $abc$36456$n6804
.sym 85038 picorv32.mem_rdata_q[28]
.sym 85039 picorv32.mem_wordsize[0]
.sym 85040 basesoc_picorv327[22]
.sym 85042 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85043 basesoc_picorv327[0]
.sym 85044 picorv32.instr_sub
.sym 85045 $nextpnr_ICESTORM_LC_0$I3
.sym 85055 picorv32.mem_rdata_q[12]
.sym 85059 basesoc_picorv327[26]
.sym 85060 picorv32.is_alu_reg_imm
.sym 85061 picorv32.instr_jalr
.sym 85062 $PACKER_VCC_NET
.sym 85070 picorv32.instr_bge
.sym 85071 picorv32.is_slti_blt_slt
.sym 85072 basesoc_picorv328[29]
.sym 85073 basesoc_picorv327[30]
.sym 85074 picorv32.instr_beq
.sym 85076 basesoc_picorv327[31]
.sym 85077 picorv32.mem_rdata_q[13]
.sym 85080 basesoc_picorv327[10]
.sym 85082 $nextpnr_ICESTORM_LC_0$COUT
.sym 85084 $PACKER_VCC_NET
.sym 85086 $nextpnr_ICESTORM_LC_0$I3
.sym 85089 picorv32.is_slti_blt_slt
.sym 85090 picorv32.instr_bge
.sym 85091 picorv32.instr_beq
.sym 85092 $nextpnr_ICESTORM_LC_0$COUT
.sym 85097 basesoc_picorv327[26]
.sym 85103 basesoc_picorv327[30]
.sym 85107 picorv32.mem_rdata_q[13]
.sym 85108 picorv32.mem_rdata_q[12]
.sym 85109 picorv32.instr_jalr
.sym 85110 picorv32.is_alu_reg_imm
.sym 85114 basesoc_picorv328[29]
.sym 85120 basesoc_picorv327[10]
.sym 85127 basesoc_picorv327[31]
.sym 85129 $abc$36456$n3032_$glb_ce
.sym 85130 clk12_$glb_clk
.sym 85132 picorv32.instr_beq
.sym 85133 $abc$36456$n3006_1
.sym 85134 $abc$36456$n3008_1
.sym 85135 $abc$36456$n4060_1
.sym 85136 picorv32.instr_bne
.sym 85137 picorv32.instr_xori
.sym 85138 picorv32.instr_sll
.sym 85142 picorv32.mem_rdata_q[20]
.sym 85147 $abc$36456$n3178
.sym 85150 picorv32.cpu_state[1]
.sym 85154 $abc$36456$n4405
.sym 85155 $abc$36456$n4404_1
.sym 85156 picorv32.instr_bge
.sym 85157 picorv32.is_slti_blt_slt
.sym 85158 picorv32.cpu_state[4]
.sym 85159 basesoc_picorv327[2]
.sym 85162 basesoc_picorv327[31]
.sym 85163 $abc$36456$n6775
.sym 85164 basesoc_picorv328[23]
.sym 85165 $abc$36456$n6786
.sym 85166 $abc$36456$n3033
.sym 85167 $abc$36456$n232
.sym 85175 basesoc_picorv327[1]
.sym 85176 picorv32.cpu_state[4]
.sym 85178 $abc$36456$n4058_1
.sym 85179 $abc$36456$n3022
.sym 85186 basesoc_picorv327[0]
.sym 85191 picorv32.is_alu_reg_imm
.sym 85192 picorv32.instr_jalr
.sym 85193 basesoc_picorv327[18]
.sym 85195 picorv32.is_lb_lh_lw_lbu_lhu
.sym 85199 basesoc_picorv327[20]
.sym 85201 basesoc_picorv327[21]
.sym 85203 $abc$36456$n4059_1
.sym 85204 picorv32.mem_rdata_latched[28]
.sym 85206 picorv32.mem_rdata_latched[28]
.sym 85215 basesoc_picorv327[18]
.sym 85218 picorv32.is_alu_reg_imm
.sym 85219 picorv32.instr_jalr
.sym 85220 picorv32.is_lb_lh_lw_lbu_lhu
.sym 85224 basesoc_picorv327[21]
.sym 85230 $abc$36456$n3022
.sym 85231 picorv32.cpu_state[4]
.sym 85232 basesoc_picorv327[0]
.sym 85233 $abc$36456$n4058_1
.sym 85236 picorv32.cpu_state[4]
.sym 85237 basesoc_picorv327[1]
.sym 85238 $abc$36456$n4059_1
.sym 85248 basesoc_picorv327[20]
.sym 85253 clk12_$glb_clk
.sym 85255 picorv32.instr_sra
.sym 85256 $abc$36456$n3007
.sym 85257 $abc$36456$n3487
.sym 85258 $abc$36456$n3497
.sym 85259 picorv32.instr_blt
.sym 85260 picorv32.instr_sub
.sym 85261 picorv32.instr_bge
.sym 85262 $abc$36456$n3472_1
.sym 85270 $abc$36456$n4060_1
.sym 85279 basesoc_picorv327[26]
.sym 85280 picorv32.mem_wordsize[2]
.sym 85281 $abc$36456$n4060_1
.sym 85282 $abc$36456$n3473
.sym 85283 basesoc_picorv327[5]
.sym 85285 basesoc_picorv327[20]
.sym 85286 picorv32.mem_rdata_q[13]
.sym 85287 basesoc_picorv327[21]
.sym 85289 picorv32.mem_rdata_q[13]
.sym 85296 $abc$36456$n5173
.sym 85297 $abc$36456$n4108_1
.sym 85299 $abc$36456$n4062_1
.sym 85300 $abc$36456$n4057_1
.sym 85301 basesoc_picorv327[0]
.sym 85302 basesoc_picorv327[2]
.sym 85303 $abc$36456$n5439_1
.sym 85304 $abc$36456$n5429_1
.sym 85305 picorv32.decoded_imm[0]
.sym 85306 $abc$36456$n4917
.sym 85307 $abc$36456$n3113
.sym 85309 picorv32.instr_srai
.sym 85311 $abc$36456$n4069_1
.sym 85313 basesoc_picorv327[31]
.sym 85314 $abc$36456$n4910
.sym 85315 $abc$36456$n5525_1
.sym 85316 basesoc_picorv327[7]
.sym 85317 $abc$36456$n3034_1
.sym 85318 basesoc_picorv327[5]
.sym 85319 $abc$36456$n4054_1
.sym 85320 picorv32.instr_sra
.sym 85323 $abc$36456$n5443
.sym 85325 basesoc_picorv327[0]
.sym 85327 $abc$36456$n3040
.sym 85329 $abc$36456$n4057_1
.sym 85330 $abc$36456$n3034_1
.sym 85331 basesoc_picorv327[0]
.sym 85332 $abc$36456$n4062_1
.sym 85335 picorv32.instr_sra
.sym 85336 picorv32.instr_srai
.sym 85337 basesoc_picorv327[31]
.sym 85341 picorv32.decoded_imm[0]
.sym 85344 basesoc_picorv327[0]
.sym 85347 $abc$36456$n4108_1
.sym 85348 $abc$36456$n4069_1
.sym 85349 $abc$36456$n3034_1
.sym 85350 basesoc_picorv327[7]
.sym 85353 $abc$36456$n5173
.sym 85355 $abc$36456$n5443
.sym 85356 $abc$36456$n4917
.sym 85359 $abc$36456$n4054_1
.sym 85360 $abc$36456$n4910
.sym 85361 $abc$36456$n5429_1
.sym 85362 $abc$36456$n3040
.sym 85365 basesoc_picorv327[5]
.sym 85366 $abc$36456$n5439_1
.sym 85367 $abc$36456$n4069_1
.sym 85368 $abc$36456$n3034_1
.sym 85371 $abc$36456$n3034_1
.sym 85372 $abc$36456$n4069_1
.sym 85373 $abc$36456$n5525_1
.sym 85374 basesoc_picorv327[2]
.sym 85375 $abc$36456$n3113
.sym 85376 clk12_$glb_clk
.sym 85378 picorv32.instr_sh
.sym 85379 picorv32.instr_sb
.sym 85380 $abc$36456$n3471_1
.sym 85381 $abc$36456$n3005_1
.sym 85382 picorv32.is_sll_srl_sra
.sym 85383 $abc$36456$n3013
.sym 85384 $abc$36456$n3177
.sym 85385 picorv32.is_slli_srli_srai
.sym 85390 $abc$36456$n5173
.sym 85394 $abc$36456$n4475
.sym 85396 picorv32.is_alu_reg_reg
.sym 85400 basesoc_picorv327[7]
.sym 85401 $abc$36456$n3487
.sym 85402 $abc$36456$n3487
.sym 85404 $abc$36456$n5173
.sym 85405 picorv32.instr_srl
.sym 85406 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85407 basesoc_picorv327[26]
.sym 85408 picorv32.instr_sub
.sym 85409 picorv32.is_slli_srli_srai
.sym 85410 $abc$36456$n3011
.sym 85411 picorv32.instr_bgeu
.sym 85412 picorv32.mem_wordsize[0]
.sym 85419 picorv32.instr_sra
.sym 85421 picorv32.instr_jalr
.sym 85425 $abc$36456$n3103_1
.sym 85427 picorv32.is_alu_reg_imm
.sym 85428 $abc$36456$n751
.sym 85429 picorv32.instr_srl
.sym 85431 $abc$36456$n3475_1
.sym 85433 picorv32.cpu_state[1]
.sym 85434 $abc$36456$n3472_1
.sym 85437 $abc$36456$n3476
.sym 85438 picorv32.cpu_state[3]
.sym 85440 picorv32.instr_srai
.sym 85441 picorv32.instr_srli
.sym 85443 $abc$36456$n2862
.sym 85445 picorv32.mem_rdata_q[20]
.sym 85450 picorv32.cpu_state[0]
.sym 85452 picorv32.instr_jalr
.sym 85454 $abc$36456$n751
.sym 85458 $abc$36456$n2862
.sym 85460 picorv32.mem_rdata_q[20]
.sym 85461 $abc$36456$n3103_1
.sym 85464 picorv32.instr_srli
.sym 85465 picorv32.instr_srl
.sym 85466 picorv32.instr_sra
.sym 85467 picorv32.instr_srai
.sym 85470 picorv32.cpu_state[3]
.sym 85471 picorv32.cpu_state[0]
.sym 85472 picorv32.cpu_state[1]
.sym 85482 picorv32.is_alu_reg_imm
.sym 85485 $abc$36456$n3472_1
.sym 85488 $abc$36456$n3476
.sym 85489 $abc$36456$n3475_1
.sym 85491 picorv32.is_alu_reg_imm
.sym 85498 $abc$36456$n3032_$glb_ce
.sym 85499 clk12_$glb_clk
.sym 85501 picorv32.mem_wordsize[2]
.sym 85502 $abc$36456$n3036_1
.sym 85503 $abc$36456$n3090
.sym 85504 picorv32.mem_wordsize[0]
.sym 85505 $abc$36456$n3113
.sym 85506 $abc$36456$n3004_1
.sym 85507 picorv32.is_slti_blt_slt
.sym 85508 picorv32.is_lbu_lhu_lw
.sym 85513 $abc$36456$n3011
.sym 85516 $PACKER_GND_NET
.sym 85518 picorv32.is_alu_reg_reg
.sym 85523 picorv32.is_lb_lh_lw_lbu_lhu
.sym 85526 $abc$36456$n3113
.sym 85527 basesoc_picorv327[22]
.sym 85528 $abc$36456$n4062_1
.sym 85529 picorv32.is_sll_srl_sra
.sym 85530 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85533 $abc$36456$n3177
.sym 85534 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85535 $abc$36456$n2877_1
.sym 85542 $abc$36456$n4932
.sym 85543 $abc$36456$n5173
.sym 85544 $abc$36456$n5473
.sym 85546 $abc$36456$n3034_1
.sym 85549 $abc$36456$n5484_1
.sym 85550 basesoc_picorv327[21]
.sym 85551 $abc$36456$n3021
.sym 85553 $abc$36456$n4060_1
.sym 85556 picorv32.instr_srli
.sym 85558 basesoc_picorv327[26]
.sym 85559 $abc$36456$n5471_1
.sym 85560 $abc$36456$n3113
.sym 85561 $abc$36456$n5472_1
.sym 85562 $abc$36456$n3113
.sym 85563 basesoc_picorv327[22]
.sym 85564 $abc$36456$n3032
.sym 85565 $abc$36456$n4069_1
.sym 85566 $abc$36456$n3033_1
.sym 85567 picorv32.instr_srl
.sym 85568 basesoc_picorv327[20]
.sym 85570 $abc$36456$n5476
.sym 85572 $abc$36456$n5474_1
.sym 85573 $abc$36456$n232
.sym 85575 $abc$36456$n3034_1
.sym 85576 $abc$36456$n5484_1
.sym 85577 basesoc_picorv327[26]
.sym 85578 $abc$36456$n4069_1
.sym 85581 picorv32.instr_srli
.sym 85582 $abc$36456$n4060_1
.sym 85583 basesoc_picorv327[22]
.sym 85584 picorv32.instr_srl
.sym 85588 $abc$36456$n4069_1
.sym 85589 $abc$36456$n3034_1
.sym 85590 basesoc_picorv327[21]
.sym 85593 $abc$36456$n5471_1
.sym 85594 $abc$36456$n4060_1
.sym 85595 basesoc_picorv327[20]
.sym 85596 $abc$36456$n3021
.sym 85599 $abc$36456$n5473
.sym 85600 $abc$36456$n5472_1
.sym 85602 $abc$36456$n5474_1
.sym 85605 $abc$36456$n5173
.sym 85606 $abc$36456$n4932
.sym 85607 $abc$36456$n5476
.sym 85611 $abc$36456$n3032
.sym 85613 $abc$36456$n232
.sym 85617 $abc$36456$n3033_1
.sym 85618 $abc$36456$n3034_1
.sym 85620 $abc$36456$n3113
.sym 85621 $abc$36456$n3113
.sym 85622 clk12_$glb_clk
.sym 85624 picorv32.instr_addi
.sym 85625 picorv32.instr_srl
.sym 85626 $abc$36456$n3020
.sym 85627 picorv32.instr_sltu
.sym 85628 picorv32.instr_bgeu
.sym 85629 $abc$36456$n3016
.sym 85630 $abc$36456$n3014
.sym 85631 $abc$36456$n3003
.sym 85636 basesoc_picorv327[26]
.sym 85638 picorv32.latched_is_lu
.sym 85641 picorv32.is_lbu_lhu_lw
.sym 85645 $abc$36456$n5484_1
.sym 85646 basesoc_picorv327[21]
.sym 85648 picorv32.cpu_state[2]
.sym 85650 picorv32.cpu_state[4]
.sym 85652 $abc$36456$n3113
.sym 85653 $abc$36456$n3080
.sym 85656 picorv32.is_slti_blt_slt
.sym 85657 $abc$36456$n3033
.sym 85659 $abc$36456$n232
.sym 85665 $abc$36456$n3033_1
.sym 85668 picorv32.instr_add
.sym 85671 picorv32.cpu_state[3]
.sym 85672 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85673 picorv32.mem_do_wdata
.sym 85674 picorv32.cpu_state[2]
.sym 85677 picorv32.cpu_state[5]
.sym 85678 $abc$36456$n3004_1
.sym 85680 picorv32.instr_sub
.sym 85681 picorv32.instr_addi
.sym 85682 $abc$36456$n3011
.sym 85683 $abc$36456$n232
.sym 85692 picorv32.mem_do_prefetch
.sym 85693 $abc$36456$n3015
.sym 85694 $abc$36456$n3032
.sym 85695 $abc$36456$n2877_1
.sym 85696 $abc$36456$n3035
.sym 85698 picorv32.cpu_state[2]
.sym 85699 $abc$36456$n3015
.sym 85700 picorv32.cpu_state[3]
.sym 85701 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85704 picorv32.cpu_state[5]
.sym 85707 $abc$36456$n3035
.sym 85710 picorv32.instr_addi
.sym 85711 picorv32.instr_add
.sym 85712 picorv32.instr_sub
.sym 85713 $abc$36456$n3011
.sym 85717 $abc$36456$n3033_1
.sym 85718 picorv32.cpu_state[5]
.sym 85722 $abc$36456$n3035
.sym 85725 picorv32.cpu_state[5]
.sym 85729 $abc$36456$n3004_1
.sym 85731 picorv32.cpu_state[2]
.sym 85734 $abc$36456$n232
.sym 85735 picorv32.cpu_state[5]
.sym 85736 $abc$36456$n3035
.sym 85740 picorv32.mem_do_wdata
.sym 85742 $abc$36456$n2877_1
.sym 85743 picorv32.mem_do_prefetch
.sym 85745 clk12_$glb_clk
.sym 85746 $abc$36456$n3032
.sym 85747 $abc$36456$n3834
.sym 85748 $abc$36456$n3836_1
.sym 85749 $abc$36456$n3002
.sym 85750 $abc$36456$n3837
.sym 85751 $abc$36456$n3025
.sym 85752 $abc$36456$n3835_1
.sym 85753 $abc$36456$n3026_1
.sym 85754 picorv32.cpu_state[4]
.sym 85759 picorv32.cpu_state[0]
.sym 85760 picorv32.instr_sltiu
.sym 85761 $abc$36456$n3040
.sym 85763 $abc$36456$n5173
.sym 85764 picorv32.instr_add
.sym 85767 $abc$36456$n3032_1
.sym 85768 $abc$36456$n3033
.sym 85769 $abc$36456$n3021
.sym 85772 $abc$36456$n3015
.sym 85774 $abc$36456$n3032_1
.sym 85778 $abc$36456$n3084
.sym 85781 $abc$36456$n3103
.sym 85788 picorv32.cpu_state[2]
.sym 85789 picorv32.decoder_trigger
.sym 85792 $abc$36456$n3437
.sym 85795 picorv32.cpu_state[1]
.sym 85796 $abc$36456$n3088_1
.sym 85797 $abc$36456$n3852
.sym 85798 $abc$36456$n4062_1
.sym 85802 picorv32.cpu_state[3]
.sym 85803 picorv32.decoder_pseudo_trigger
.sym 85804 picorv32.cpu_state[5]
.sym 85806 $abc$36456$n4397_1
.sym 85808 picorv32.latched_store
.sym 85809 $abc$36456$n3022
.sym 85813 $abc$36456$n4396
.sym 85818 $abc$36456$n5166
.sym 85819 picorv32.cpu_state[4]
.sym 85821 picorv32.cpu_state[4]
.sym 85822 picorv32.cpu_state[3]
.sym 85823 picorv32.cpu_state[2]
.sym 85824 picorv32.cpu_state[1]
.sym 85827 picorv32.cpu_state[1]
.sym 85828 picorv32.latched_store
.sym 85829 $abc$36456$n4062_1
.sym 85830 $abc$36456$n4397_1
.sym 85833 picorv32.cpu_state[5]
.sym 85835 picorv32.cpu_state[2]
.sym 85839 picorv32.decoder_trigger
.sym 85842 picorv32.decoder_pseudo_trigger
.sym 85846 $abc$36456$n3088_1
.sym 85847 $abc$36456$n4396
.sym 85851 $abc$36456$n3022
.sym 85852 picorv32.cpu_state[4]
.sym 85853 $abc$36456$n3088_1
.sym 85857 $abc$36456$n3437
.sym 85859 $abc$36456$n3852
.sym 85860 picorv32.cpu_state[1]
.sym 85863 $abc$36456$n5166
.sym 85868 clk12_$glb_clk
.sym 85869 $abc$36456$n232_$glb_sr
.sym 85870 $abc$36456$n3056
.sym 85872 $abc$36456$n3080
.sym 85873 $abc$36456$n3107
.sym 85874 $abc$36456$n3850
.sym 85875 $abc$36456$n3061
.sym 85876 picorv32.mem_do_rinst
.sym 85877 $abc$36456$n3045
.sym 85886 picorv32.is_lui_auipc_jal
.sym 85890 picorv32.cpu_state[3]
.sym 85892 picorv32.cpu_state[5]
.sym 85897 $abc$36456$n3032
.sym 85898 $abc$36456$n232
.sym 85904 picorv32.cpu_state[4]
.sym 85911 picorv32.cpu_state[2]
.sym 85912 $abc$36456$n3030
.sym 85913 $abc$36456$n3085
.sym 85914 $abc$36456$n3042_1
.sym 85916 $abc$36456$n3087
.sym 85917 $abc$36456$n5166
.sym 85918 picorv32.cpu_state[1]
.sym 85921 picorv32.irq_mask[1]
.sym 85923 $abc$36456$n3083
.sym 85927 picorv32.irq_active
.sym 85929 $abc$36456$n232
.sym 85931 $abc$36456$n3850
.sym 85934 $abc$36456$n3045
.sym 85938 $abc$36456$n3084
.sym 85940 $abc$36456$n3094
.sym 85941 picorv32.instr_jal
.sym 85945 picorv32.instr_jal
.sym 85947 $abc$36456$n3042_1
.sym 85951 $abc$36456$n5166
.sym 85952 $abc$36456$n3030
.sym 85953 $abc$36456$n3850
.sym 85956 $abc$36456$n232
.sym 85957 $abc$36456$n3087
.sym 85958 $abc$36456$n3085
.sym 85959 $abc$36456$n3083
.sym 85968 picorv32.irq_active
.sym 85970 $abc$36456$n3084
.sym 85971 picorv32.irq_mask[1]
.sym 85974 picorv32.cpu_state[1]
.sym 85975 picorv32.irq_active
.sym 85976 picorv32.irq_mask[1]
.sym 85977 $abc$36456$n3084
.sym 85980 picorv32.cpu_state[2]
.sym 85981 $abc$36456$n3045
.sym 85987 $abc$36456$n3094
.sym 85989 $abc$36456$n232
.sym 85991 clk12_$glb_clk
.sym 85996 picorv32.irq_delay
.sym 86006 $abc$36456$n3056
.sym 86007 $abc$36456$n3050
.sym 86009 $abc$36456$n3085
.sym 86010 $abc$36456$n3045
.sym 86011 picorv32.latched_stalu
.sym 86012 $abc$36456$n3056
.sym 86016 $abc$36456$n3080
.sym 86017 $abc$36456$n3080
.sym 86021 $abc$36456$n3177
.sym 86023 $abc$36456$n3838_1
.sym 86034 picorv32.instr_jal
.sym 86035 picorv32.decoder_trigger
.sym 86036 $abc$36456$n3166
.sym 86039 $abc$36456$n3177
.sym 86040 $abc$36456$n3871_1
.sym 86041 picorv32.instr_waitirq
.sym 86042 $abc$36456$n4395_1
.sym 86043 picorv32.decoder_trigger
.sym 86044 $abc$36456$n3819
.sym 86045 picorv32.do_waitirq
.sym 86046 $abc$36456$n3079
.sym 86049 $abc$36456$n3820
.sym 86050 $abc$36456$n3832
.sym 86055 picorv32.irq_state[0]
.sym 86057 $abc$36456$n3833_1
.sym 86058 $abc$36456$n232
.sym 86061 picorv32.cpu_state[0]
.sym 86067 picorv32.instr_jal
.sym 86068 picorv32.decoder_trigger
.sym 86070 $abc$36456$n3079
.sym 86079 picorv32.cpu_state[0]
.sym 86080 $abc$36456$n3833_1
.sym 86081 $abc$36456$n3832
.sym 86082 $abc$36456$n3819
.sym 86086 $abc$36456$n3166
.sym 86088 $abc$36456$n3820
.sym 86092 picorv32.decoder_trigger
.sym 86093 picorv32.do_waitirq
.sym 86094 picorv32.instr_waitirq
.sym 86097 $abc$36456$n3079
.sym 86098 $abc$36456$n3166
.sym 86099 $abc$36456$n232
.sym 86100 picorv32.decoder_trigger
.sym 86103 $abc$36456$n3166
.sym 86104 $abc$36456$n4395_1
.sym 86105 $abc$36456$n3871_1
.sym 86106 $abc$36456$n3177
.sym 86109 picorv32.decoder_trigger
.sym 86110 picorv32.do_waitirq
.sym 86111 picorv32.irq_state[0]
.sym 86114 clk12_$glb_clk
.sym 86115 $abc$36456$n232_$glb_sr
.sym 86130 $abc$36456$n3166
.sym 86138 $abc$36456$n3079
.sym 86165 picorv32.irq_state[0]
.sym 86168 picorv32.cpu_state[0]
.sym 86172 $abc$36456$n3098
.sym 86175 $abc$36456$n3095
.sym 86181 picorv32.irq_active
.sym 86190 $abc$36456$n3098
.sym 86191 picorv32.irq_state[0]
.sym 86192 picorv32.cpu_state[0]
.sym 86193 picorv32.irq_active
.sym 86236 $abc$36456$n3095
.sym 86237 clk12_$glb_clk
.sym 86238 $abc$36456$n232_$glb_sr
.sym 86585 spram_datain01[12]
.sym 86586 spram_maskwren11[2]
.sym 86587 spram_datain11[12]
.sym 86588 spram_maskwren11[0]
.sym 86589 spram_maskwren01[2]
.sym 86590 $abc$36456$n2990
.sym 86591 $abc$36456$n2995
.sym 86592 spram_maskwren01[0]
.sym 86606 user_btn2
.sym 86617 array_muxed0[10]
.sym 86619 array_muxed0[11]
.sym 86620 $PACKER_VCC_NET
.sym 86627 array_muxed1[18]
.sym 86632 spram_dataout01[13]
.sym 86634 spram_dataout01[12]
.sym 86635 spram_dataout11[8]
.sym 86641 spram_dataout01[11]
.sym 86642 array_muxed1[22]
.sym 86645 spram_dataout11[13]
.sym 86647 slave_sel_r[2]
.sym 86648 array_muxed0[14]
.sym 86649 spram_dataout11[11]
.sym 86656 spram_dataout01[8]
.sym 86658 spram_dataout11[12]
.sym 86660 spram_dataout11[11]
.sym 86661 array_muxed0[14]
.sym 86662 slave_sel_r[2]
.sym 86663 spram_dataout01[11]
.sym 86666 array_muxed0[14]
.sym 86667 array_muxed1[22]
.sym 86672 array_muxed1[18]
.sym 86675 array_muxed0[14]
.sym 86679 array_muxed1[22]
.sym 86680 array_muxed0[14]
.sym 86684 slave_sel_r[2]
.sym 86685 spram_dataout01[12]
.sym 86686 spram_dataout11[12]
.sym 86687 array_muxed0[14]
.sym 86691 array_muxed1[18]
.sym 86692 array_muxed0[14]
.sym 86696 slave_sel_r[2]
.sym 86697 spram_dataout11[8]
.sym 86698 spram_dataout01[8]
.sym 86699 array_muxed0[14]
.sym 86702 spram_dataout01[13]
.sym 86703 slave_sel_r[2]
.sym 86704 array_muxed0[14]
.sym 86705 spram_dataout11[13]
.sym 86711 spiflash_miso
.sym 86713 spram_datain01[1]
.sym 86714 spram_datain11[10]
.sym 86715 spram_datain01[7]
.sym 86716 spram_datain11[7]
.sym 86717 spram_datain11[13]
.sym 86718 spram_datain11[1]
.sym 86719 spram_datain01[13]
.sym 86720 spram_datain01[10]
.sym 86724 array_muxed0[8]
.sym 86725 array_muxed1[18]
.sym 86727 spram_datain11[2]
.sym 86728 spram_dataout01[7]
.sym 86729 spram_datain01[6]
.sym 86730 spram_datain01[0]
.sym 86731 spram_datain01[2]
.sym 86732 spram_dataout01[4]
.sym 86733 array_muxed2[2]
.sym 86734 array_muxed1[22]
.sym 86735 array_muxed1[30]
.sym 86744 $abc$36456$n2930_1
.sym 86746 $abc$36456$n2939
.sym 86751 spram_dataout01[8]
.sym 86754 spram_maskwren01[2]
.sym 86758 spiflash_miso
.sym 86761 spram_maskwren01[0]
.sym 86766 $abc$36456$n2711
.sym 86775 slave_sel_r[2]
.sym 86776 $abc$36456$n2995
.sym 86777 array_muxed0[14]
.sym 86778 array_muxed1[17]
.sym 86792 $abc$36456$n2753
.sym 86798 $abc$36456$n2759
.sym 86807 $abc$36456$n3980
.sym 86808 basesoc_uart_phy_tx_bitcount[0]
.sym 86821 $PACKER_VCC_NET
.sym 86830 $PACKER_VCC_NET
.sym 86832 basesoc_uart_phy_tx_bitcount[0]
.sym 86836 $abc$36456$n2759
.sym 86838 $abc$36456$n3980
.sym 86869 $abc$36456$n2753
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86878 $abc$36456$n108
.sym 86880 array_muxed0[6]
.sym 86884 array_muxed1[25]
.sym 86888 $abc$36456$n2926
.sym 86889 spram_dataout01[11]
.sym 86891 spram_dataout01[12]
.sym 86893 spram_dataout01[13]
.sym 86896 spram_datain01[7]
.sym 86897 array_muxed2[3]
.sym 86903 array_muxed1[26]
.sym 86907 array_muxed1[23]
.sym 86932 csrbank2_bitbang_en0_w
.sym 86936 spiflash_clk1
.sym 86938 csrbank2_bitbang0_w[1]
.sym 86940 $abc$36456$n2713
.sym 86942 $abc$36456$n7
.sym 86946 $abc$36456$n7
.sym 86982 csrbank2_bitbang0_w[1]
.sym 86983 spiflash_clk1
.sym 86985 csrbank2_bitbang_en0_w
.sym 86992 $abc$36456$n2713
.sym 86993 clk12_$glb_clk
.sym 87002 spiflash_clk1
.sym 87013 array_muxed0[8]
.sym 87019 basesoc_uart_phy_tx_busy
.sym 87020 $PACKER_VCC_NET
.sym 87021 array_muxed1[29]
.sym 87024 $abc$36456$n2939
.sym 87028 array_muxed0[2]
.sym 87029 array_muxed1[20]
.sym 87030 $abc$36456$n2930_1
.sym 87047 $abc$36456$n2771
.sym 87059 $abc$36456$n2759
.sym 87096 $abc$36456$n2759
.sym 87115 $abc$36456$n2771
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87120 $abc$36456$n6650
.sym 87121 $abc$36456$n6653
.sym 87122 $abc$36456$n6656
.sym 87123 spiflash_miso1
.sym 87124 $abc$36456$n2979
.sym 87126 array_muxed1[31]
.sym 87129 array_muxed1[31]
.sym 87134 array_muxed0[14]
.sym 87135 spram_dataout11[11]
.sym 87137 spram_dataout11[12]
.sym 87139 spram_dataout11[13]
.sym 87144 array_muxed1[27]
.sym 87145 array_muxed0[2]
.sym 87148 sys_rst
.sym 87150 array_muxed1[19]
.sym 87152 sys_rst
.sym 87170 $abc$36456$n2854
.sym 87172 basesoc_uart_tx_fifo_consume[1]
.sym 87223 basesoc_uart_tx_fifo_consume[1]
.sym 87238 $abc$36456$n2854
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87241 basesoc_uart_rx_fifo_level0[3]
.sym 87243 $abc$36456$n6647
.sym 87244 basesoc_uart_rx_fifo_level0[0]
.sym 87245 basesoc_uart_rx_fifo_level0[4]
.sym 87246 $abc$36456$n2875
.sym 87247 basesoc_uart_rx_fifo_level0[2]
.sym 87248 $abc$36456$n6648
.sym 87255 spiflash_i
.sym 87258 $abc$36456$n2854
.sym 87266 array_muxed0[14]
.sym 87268 $PACKER_VCC_NET
.sym 87269 basesoc_uart_rx_fifo_wrport_we
.sym 87270 basesoc_uart_phy_rx_busy
.sym 87273 $abc$36456$n2995
.sym 87274 array_muxed1[17]
.sym 87276 $abc$36456$n2833
.sym 87284 $abc$36456$n3908
.sym 87287 basesoc_uart_phy_rx_busy
.sym 87288 basesoc_uart_phy_rx_bitcount[0]
.sym 87293 $abc$36456$n2803
.sym 87297 basesoc_uart_phy_rx_bitcount[2]
.sym 87301 $abc$36456$n3910
.sym 87311 basesoc_uart_phy_rx_bitcount[1]
.sym 87312 basesoc_uart_phy_rx_bitcount[3]
.sym 87314 $nextpnr_ICESTORM_LC_21$O
.sym 87317 basesoc_uart_phy_rx_bitcount[0]
.sym 87320 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 87322 basesoc_uart_phy_rx_bitcount[1]
.sym 87326 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 87329 basesoc_uart_phy_rx_bitcount[2]
.sym 87330 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 87333 basesoc_uart_phy_rx_bitcount[3]
.sym 87336 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 87352 basesoc_uart_phy_rx_busy
.sym 87354 $abc$36456$n3910
.sym 87357 basesoc_uart_phy_rx_busy
.sym 87358 $abc$36456$n3908
.sym 87361 $abc$36456$n2803
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87366 $abc$36456$n6651
.sym 87367 $abc$36456$n6654
.sym 87368 $abc$36456$n6657
.sym 87369 basesoc_uart_phy_rx_bitcount[1]
.sym 87370 $abc$36456$n3292
.sym 87371 $abc$36456$n2876
.sym 87383 basesoc_uart_phy_rx_busy
.sym 87391 basesoc_uart_rx_fifo_do_read
.sym 87392 basesoc_uart_rx_fifo_level0[4]
.sym 87393 basesoc_uart_eventmanager_pending_w[1]
.sym 87395 array_muxed1[26]
.sym 87396 array_muxed2[3]
.sym 87397 basesoc_uart_rx_fifo_wrport_we
.sym 87398 $abc$36456$n2810
.sym 87399 array_muxed1[23]
.sym 87410 $abc$36456$n3269
.sym 87411 basesoc_uart_phy_rx_bitcount[0]
.sym 87413 $abc$36456$n3264_1
.sym 87416 $abc$36456$n2803
.sym 87425 $abc$36456$n3904
.sym 87427 basesoc_uart_phy_rx_busy
.sym 87428 $PACKER_VCC_NET
.sym 87430 sys_rst
.sym 87435 basesoc_uart_phy_rx_bitcount[0]
.sym 87444 $abc$36456$n3264_1
.sym 87445 sys_rst
.sym 87446 $abc$36456$n3269
.sym 87447 basesoc_uart_phy_rx_bitcount[0]
.sym 87456 $abc$36456$n3264_1
.sym 87457 sys_rst
.sym 87458 $abc$36456$n3269
.sym 87463 basesoc_uart_phy_rx_bitcount[0]
.sym 87465 $PACKER_VCC_NET
.sym 87474 basesoc_uart_phy_rx_busy
.sym 87476 $abc$36456$n3904
.sym 87484 $abc$36456$n2803
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87487 count[4]
.sym 87498 $abc$36456$n3012
.sym 87504 $abc$36456$n2876
.sym 87512 array_muxed1[29]
.sym 87517 $abc$36456$n2939
.sym 87518 $PACKER_VCC_NET
.sym 87521 array_muxed1[20]
.sym 87522 $abc$36456$n2930_1
.sym 87530 $abc$36456$n2820
.sym 87531 $abc$36456$n3280
.sym 87534 $abc$36456$n3292
.sym 87535 basesoc_uart_rx_old_trigger
.sym 87539 $abc$36456$n2819
.sym 87541 basesoc_uart_phy_source_valid
.sym 87544 basesoc_uart_rx_fifo_readable
.sym 87552 basesoc_uart_rx_fifo_level0[4]
.sym 87555 sys_rst
.sym 87563 $abc$36456$n2819
.sym 87567 $abc$36456$n3280
.sym 87568 sys_rst
.sym 87570 $abc$36456$n2819
.sym 87573 $abc$36456$n3292
.sym 87574 basesoc_uart_rx_fifo_level0[4]
.sym 87575 basesoc_uart_phy_source_valid
.sym 87581 basesoc_uart_rx_old_trigger
.sym 87582 basesoc_uart_rx_fifo_readable
.sym 87603 basesoc_uart_rx_fifo_level0[4]
.sym 87604 basesoc_uart_rx_fifo_readable
.sym 87605 $abc$36456$n3280
.sym 87606 $abc$36456$n3292
.sym 87607 $abc$36456$n2820
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87612 $abc$36456$n6313
.sym 87613 $abc$36456$n6315
.sym 87614 $abc$36456$n6317
.sym 87615 $abc$36456$n6319
.sym 87616 $abc$36456$n6321
.sym 87617 $abc$36456$n6323
.sym 87626 $abc$36456$n2820
.sym 87637 array_muxed0[2]
.sym 87640 array_muxed1[27]
.sym 87641 $abc$36456$n6347
.sym 87642 array_muxed1[19]
.sym 87644 sys_rst
.sym 87651 sys_rst
.sym 87653 basesoc_uart_rx_fifo_wrport_we
.sym 87658 $abc$36456$n190
.sym 87665 $abc$36456$n6347
.sym 87670 sys_rst
.sym 87673 $abc$36456$n6321
.sym 87674 $abc$36456$n2831_1
.sym 87678 $PACKER_VCC_NET
.sym 87697 $abc$36456$n190
.sym 87708 basesoc_uart_rx_fifo_wrport_we
.sym 87709 sys_rst
.sym 87714 $abc$36456$n6347
.sym 87715 sys_rst
.sym 87716 $abc$36456$n2831_1
.sym 87726 sys_rst
.sym 87728 $abc$36456$n2831_1
.sym 87729 $abc$36456$n6321
.sym 87730 $PACKER_VCC_NET
.sym 87731 clk12_$glb_clk
.sym 87733 $abc$36456$n6325
.sym 87734 $abc$36456$n6327
.sym 87735 $abc$36456$n6329
.sym 87736 $abc$36456$n6331
.sym 87737 $abc$36456$n6333
.sym 87738 $abc$36456$n6335
.sym 87739 $abc$36456$n6337
.sym 87740 $abc$36456$n6339
.sym 87758 count[0]
.sym 87760 $abc$36456$n2833
.sym 87761 array_muxed1[17]
.sym 87763 $abc$36456$n2841_1
.sym 87764 $PACKER_VCC_NET
.sym 87765 basesoc_picorv323[4]
.sym 87766 basesoc_picorv328[25]
.sym 87767 $abc$36456$n2831_1
.sym 87768 $abc$36456$n190
.sym 87779 $abc$36456$n192
.sym 87785 $abc$36456$n2880
.sym 87791 basesoc_uart_rx_fifo_produce[1]
.sym 87797 $abc$36456$n194
.sym 87800 basesoc_uart_rx_fifo_produce[2]
.sym 87801 basesoc_uart_rx_fifo_produce[3]
.sym 87803 $PACKER_VCC_NET
.sym 87805 basesoc_uart_rx_fifo_produce[0]
.sym 87806 $nextpnr_ICESTORM_LC_17$O
.sym 87809 basesoc_uart_rx_fifo_produce[0]
.sym 87812 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 87815 basesoc_uart_rx_fifo_produce[1]
.sym 87818 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 87820 basesoc_uart_rx_fifo_produce[2]
.sym 87822 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 87826 basesoc_uart_rx_fifo_produce[3]
.sym 87828 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 87834 $abc$36456$n194
.sym 87844 $abc$36456$n192
.sym 87850 basesoc_uart_rx_fifo_produce[0]
.sym 87852 $PACKER_VCC_NET
.sym 87853 $abc$36456$n2880
.sym 87854 clk12_$glb_clk
.sym 87855 sys_rst_$glb_sr
.sym 87856 $abc$36456$n6341
.sym 87857 $abc$36456$n6343
.sym 87858 $abc$36456$n6345
.sym 87859 $abc$36456$n6347
.sym 87860 count[18]
.sym 87861 $abc$36456$n196
.sym 87862 $abc$36456$n200
.sym 87863 $abc$36456$n194
.sym 87881 basesoc_picorv323[6]
.sym 87882 $abc$36456$n3012
.sym 87883 array_muxed1[23]
.sym 87886 $abc$36456$n2833
.sym 87887 array_muxed2[3]
.sym 87888 $abc$36456$n2881_1
.sym 87891 array_muxed1[26]
.sym 87899 $abc$36456$n2834_1
.sym 87902 $abc$36456$n2831_1
.sym 87906 $abc$36456$n6327
.sym 87907 $abc$36456$n202
.sym 87908 $abc$36456$n2838
.sym 87910 $abc$36456$n192
.sym 87911 $abc$36456$n2839
.sym 87913 count[0]
.sym 87914 $abc$36456$n2881_1
.sym 87917 sys_rst
.sym 87918 $abc$36456$n196
.sym 87919 $abc$36456$n200
.sym 87920 $abc$36456$n194
.sym 87922 $abc$36456$n6343
.sym 87924 $PACKER_VCC_NET
.sym 87925 $abc$36456$n198
.sym 87928 $abc$36456$n190
.sym 87930 $abc$36456$n190
.sym 87931 $abc$36456$n196
.sym 87932 $abc$36456$n2838
.sym 87933 $abc$36456$n2881_1
.sym 87936 $abc$36456$n198
.sym 87943 $abc$36456$n202
.sym 87948 $abc$36456$n198
.sym 87949 $abc$36456$n200
.sym 87950 $abc$36456$n202
.sym 87951 count[0]
.sym 87954 $abc$36456$n6343
.sym 87955 $abc$36456$n2831_1
.sym 87956 sys_rst
.sym 87961 sys_rst
.sym 87962 $abc$36456$n2831_1
.sym 87963 $abc$36456$n6327
.sym 87966 $abc$36456$n190
.sym 87967 $abc$36456$n196
.sym 87968 $abc$36456$n192
.sym 87969 $abc$36456$n194
.sym 87973 $abc$36456$n2838
.sym 87974 $abc$36456$n2839
.sym 87975 $abc$36456$n2834_1
.sym 87976 $PACKER_VCC_NET
.sym 87977 clk12_$glb_clk
.sym 87979 count[0]
.sym 87980 $abc$36456$n6309
.sym 87983 $abc$36456$n2997
.sym 87985 count[16]
.sym 87991 $abc$36456$n2880_1
.sym 87995 $abc$36456$n2834_1
.sym 87999 $abc$36456$n2880
.sym 88003 basesoc_picorv328[30]
.sym 88004 $abc$36456$n3012
.sym 88006 picorv32.mem_wordsize[0]
.sym 88007 $abc$36456$n3026
.sym 88008 $abc$36456$n3212
.sym 88010 $abc$36456$n192
.sym 88011 array_muxed1[29]
.sym 88013 array_muxed1[20]
.sym 88014 $abc$36456$n2833
.sym 88022 $abc$36456$n3012
.sym 88024 basesoc_picorv328[22]
.sym 88028 basesoc_picorv323[1]
.sym 88029 $abc$36456$n2832
.sym 88031 basesoc_picorv328[9]
.sym 88035 $abc$36456$n2841_1
.sym 88036 basesoc_picorv328[25]
.sym 88037 basesoc_picorv323[4]
.sym 88039 basesoc_picorv328[20]
.sym 88041 basesoc_picorv323[6]
.sym 88042 basesoc_picorv328[17]
.sym 88044 $abc$36456$n4283_1
.sym 88045 picorv32.mem_wordsize[2]
.sym 88046 basesoc_picorv323[7]
.sym 88047 picorv32.mem_wordsize[0]
.sym 88049 basesoc_picorv328[23]
.sym 88050 picorv32.mem_wordsize[2]
.sym 88051 picorv32.mem_wordsize[0]
.sym 88053 basesoc_picorv328[9]
.sym 88054 basesoc_picorv323[1]
.sym 88055 picorv32.mem_wordsize[0]
.sym 88056 picorv32.mem_wordsize[2]
.sym 88059 basesoc_picorv328[20]
.sym 88060 picorv32.mem_wordsize[2]
.sym 88061 basesoc_picorv323[4]
.sym 88062 picorv32.mem_wordsize[0]
.sym 88065 picorv32.mem_wordsize[0]
.sym 88066 basesoc_picorv323[1]
.sym 88067 basesoc_picorv328[17]
.sym 88068 picorv32.mem_wordsize[2]
.sym 88077 picorv32.mem_wordsize[0]
.sym 88078 $abc$36456$n4283_1
.sym 88079 basesoc_picorv328[25]
.sym 88084 $abc$36456$n2841_1
.sym 88086 $abc$36456$n2832
.sym 88089 picorv32.mem_wordsize[0]
.sym 88090 basesoc_picorv323[6]
.sym 88091 basesoc_picorv328[22]
.sym 88092 picorv32.mem_wordsize[2]
.sym 88095 picorv32.mem_wordsize[2]
.sym 88096 picorv32.mem_wordsize[0]
.sym 88097 basesoc_picorv323[7]
.sym 88098 basesoc_picorv328[23]
.sym 88099 $abc$36456$n3012
.sym 88100 clk12_$glb_clk
.sym 88102 $abc$36456$n3026
.sym 88103 $abc$36456$n3408_1
.sym 88104 $abc$36456$n3405
.sym 88118 $abc$36456$n3012
.sym 88125 $abc$36456$n2832
.sym 88127 basesoc_picorv323[7]
.sym 88128 sys_rst
.sym 88129 $abc$36456$n2832
.sym 88130 $abc$36456$n3012
.sym 88131 array_muxed1[27]
.sym 88132 basesoc_picorv323[7]
.sym 88133 picorv32.mem_wordsize[0]
.sym 88134 array_muxed1[19]
.sym 88135 basesoc_picorv323[2]
.sym 88137 picorv32.mem_wordsize[0]
.sym 88144 picorv32.mem_wordsize[0]
.sym 88146 basesoc_picorv323[2]
.sym 88148 $abc$36456$n4293_1
.sym 88149 picorv32.mem_wordsize[0]
.sym 88154 $abc$36456$n3012
.sym 88157 picorv32.mem_wordsize[0]
.sym 88159 picorv32.mem_wordsize[2]
.sym 88162 picorv32.mem_wordsize[2]
.sym 88163 basesoc_picorv328[30]
.sym 88164 basesoc_picorv323[5]
.sym 88166 basesoc_picorv323[3]
.sym 88167 basesoc_picorv328[19]
.sym 88168 basesoc_picorv328[14]
.sym 88169 $abc$36456$n3405
.sym 88170 basesoc_picorv328[18]
.sym 88171 basesoc_picorv328[21]
.sym 88172 basesoc_picorv323[6]
.sym 88174 basesoc_picorv32_trap
.sym 88176 picorv32.mem_wordsize[0]
.sym 88177 basesoc_picorv323[3]
.sym 88178 picorv32.mem_wordsize[2]
.sym 88179 basesoc_picorv328[19]
.sym 88188 basesoc_picorv328[18]
.sym 88189 basesoc_picorv323[2]
.sym 88190 picorv32.mem_wordsize[0]
.sym 88191 picorv32.mem_wordsize[2]
.sym 88194 basesoc_picorv328[21]
.sym 88195 picorv32.mem_wordsize[0]
.sym 88196 basesoc_picorv323[5]
.sym 88197 picorv32.mem_wordsize[2]
.sym 88200 basesoc_picorv328[30]
.sym 88201 picorv32.mem_wordsize[0]
.sym 88203 $abc$36456$n4293_1
.sym 88206 picorv32.mem_wordsize[2]
.sym 88207 basesoc_picorv323[6]
.sym 88208 picorv32.mem_wordsize[0]
.sym 88209 basesoc_picorv328[14]
.sym 88214 basesoc_picorv32_trap
.sym 88215 $abc$36456$n3405
.sym 88222 $abc$36456$n3012
.sym 88223 clk12_$glb_clk
.sym 88225 grant
.sym 88227 $abc$36456$n3008
.sym 88228 $abc$36456$n3218
.sym 88231 $abc$36456$n2841_1
.sym 88232 $abc$36456$n3006
.sym 88244 $abc$36456$n3026
.sym 88250 basesoc_picorv328[25]
.sym 88252 $abc$36456$n232
.sym 88253 basesoc_picorv32_trap
.sym 88254 $abc$36456$n2841_1
.sym 88255 $abc$36456$n232
.sym 88256 basesoc_picorv328[18]
.sym 88257 basesoc_picorv328[21]
.sym 88258 $abc$36456$n2885_1
.sym 88259 $abc$36456$n3894
.sym 88260 basesoc_picorv32_trap
.sym 88267 $abc$36456$n4287_1
.sym 88268 basesoc_picorv323[3]
.sym 88270 $abc$36456$n4285_1
.sym 88271 $abc$36456$n4291_1
.sym 88272 picorv32.mem_wordsize[2]
.sym 88274 basesoc_picorv323[5]
.sym 88275 basesoc_picorv328[29]
.sym 88280 picorv32.mem_wordsize[2]
.sym 88281 basesoc_picorv328[27]
.sym 88284 basesoc_picorv328[11]
.sym 88285 basesoc_picorv328[15]
.sym 88287 basesoc_picorv323[7]
.sym 88288 basesoc_picorv328[13]
.sym 88291 basesoc_picorv328[31]
.sym 88292 picorv32.mem_wordsize[0]
.sym 88293 $abc$36456$n3012
.sym 88295 basesoc_picorv328[26]
.sym 88296 $abc$36456$n4295_1
.sym 88297 picorv32.mem_wordsize[0]
.sym 88300 $abc$36456$n4287_1
.sym 88301 basesoc_picorv328[11]
.sym 88302 picorv32.mem_wordsize[2]
.sym 88305 picorv32.mem_wordsize[0]
.sym 88306 basesoc_picorv328[27]
.sym 88307 picorv32.mem_wordsize[2]
.sym 88308 basesoc_picorv323[3]
.sym 88311 basesoc_picorv328[31]
.sym 88312 $abc$36456$n4295_1
.sym 88313 picorv32.mem_wordsize[0]
.sym 88323 picorv32.mem_wordsize[2]
.sym 88324 $abc$36456$n4291_1
.sym 88325 basesoc_picorv328[13]
.sym 88329 basesoc_picorv323[5]
.sym 88330 basesoc_picorv328[29]
.sym 88331 picorv32.mem_wordsize[0]
.sym 88332 picorv32.mem_wordsize[2]
.sym 88335 picorv32.mem_wordsize[0]
.sym 88336 basesoc_picorv328[15]
.sym 88337 picorv32.mem_wordsize[2]
.sym 88338 basesoc_picorv323[7]
.sym 88341 picorv32.mem_wordsize[0]
.sym 88342 basesoc_picorv328[26]
.sym 88344 $abc$36456$n4285_1
.sym 88345 $abc$36456$n3012
.sym 88346 clk12_$glb_clk
.sym 88348 picorv32.mem_state[1]
.sym 88350 picorv32.mem_state[0]
.sym 88351 $abc$36456$n3216
.sym 88353 $abc$36456$n3211
.sym 88355 $abc$36456$n3010
.sym 88358 picorv32.mem_wordsize[0]
.sym 88360 $abc$36456$n232
.sym 88366 $abc$36456$n4285_1
.sym 88372 $abc$36456$n3008
.sym 88379 basesoc_picorv32_mem_instr
.sym 88380 $abc$36456$n2879
.sym 88381 picorv32.mem_wordsize[2]
.sym 88382 $abc$36456$n3006
.sym 88383 array_muxed1[26]
.sym 88391 basesoc_picorv323[4]
.sym 88392 basesoc_picorv323[3]
.sym 88396 basesoc_picorv323[5]
.sym 88401 $abc$36456$n6795
.sym 88402 $abc$36456$n6784
.sym 88404 basesoc_picorv323[0]
.sym 88407 $abc$36456$n6783
.sym 88408 $abc$36456$n6797
.sym 88412 $abc$36456$n6782
.sym 88413 $abc$36456$n5754
.sym 88414 $abc$36456$n6796
.sym 88415 $abc$36456$n6794
.sym 88416 basesoc_picorv323[1]
.sym 88417 basesoc_picorv323[6]
.sym 88418 basesoc_picorv323[7]
.sym 88420 basesoc_picorv323[2]
.sym 88421 $auto$alumacc.cc:474:replace_alu$6469.C[1]
.sym 88423 $abc$36456$n6782
.sym 88424 basesoc_picorv323[0]
.sym 88427 $auto$alumacc.cc:474:replace_alu$6469.C[2]
.sym 88429 basesoc_picorv323[1]
.sym 88430 $abc$36456$n5754
.sym 88433 $auto$alumacc.cc:474:replace_alu$6469.C[3]
.sym 88435 $abc$36456$n6794
.sym 88436 basesoc_picorv323[2]
.sym 88439 $auto$alumacc.cc:474:replace_alu$6469.C[4]
.sym 88441 $abc$36456$n6783
.sym 88442 basesoc_picorv323[3]
.sym 88445 $auto$alumacc.cc:474:replace_alu$6469.C[5]
.sym 88447 $abc$36456$n6795
.sym 88448 basesoc_picorv323[4]
.sym 88451 $auto$alumacc.cc:474:replace_alu$6469.C[6]
.sym 88453 $abc$36456$n6796
.sym 88454 basesoc_picorv323[5]
.sym 88457 $auto$alumacc.cc:474:replace_alu$6469.C[7]
.sym 88459 basesoc_picorv323[6]
.sym 88460 $abc$36456$n6784
.sym 88463 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 88465 basesoc_picorv323[7]
.sym 88466 $abc$36456$n6797
.sym 88471 $abc$36456$n3219
.sym 88473 $abc$36456$n3214
.sym 88474 $abc$36456$n3017
.sym 88475 $abc$36456$n2885_1
.sym 88476 $abc$36456$n3213
.sym 88477 basesoc_picorv32_mem_valid
.sym 88478 $abc$36456$n2886
.sym 88488 basesoc_picorv323[3]
.sym 88489 $abc$36456$n6795
.sym 88490 $abc$36456$n6784
.sym 88492 basesoc_picorv323[5]
.sym 88495 $abc$36456$n3212
.sym 88497 $abc$36456$n3894
.sym 88499 basesoc_picorv328[30]
.sym 88502 picorv32.mem_wordsize[0]
.sym 88504 $abc$36456$n4404_1
.sym 88507 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 88512 basesoc_picorv328[13]
.sym 88515 $abc$36456$n6798
.sym 88516 basesoc_picorv328[10]
.sym 88517 $abc$36456$n6786
.sym 88518 basesoc_picorv328[14]
.sym 88519 basesoc_picorv328[15]
.sym 88520 basesoc_picorv328[11]
.sym 88527 basesoc_picorv328[9]
.sym 88528 $abc$36456$n6785
.sym 88530 $abc$36456$n6787
.sym 88534 $abc$36456$n6800
.sym 88536 $abc$36456$n6812
.sym 88538 $abc$36456$n6788
.sym 88540 $abc$36456$n6799
.sym 88542 basesoc_picorv328[8]
.sym 88543 basesoc_picorv328[12]
.sym 88544 $auto$alumacc.cc:474:replace_alu$6469.C[9]
.sym 88546 basesoc_picorv328[8]
.sym 88547 $abc$36456$n6785
.sym 88550 $auto$alumacc.cc:474:replace_alu$6469.C[10]
.sym 88552 basesoc_picorv328[9]
.sym 88553 $abc$36456$n6798
.sym 88556 $auto$alumacc.cc:474:replace_alu$6469.C[11]
.sym 88558 $abc$36456$n6786
.sym 88559 basesoc_picorv328[10]
.sym 88562 $auto$alumacc.cc:474:replace_alu$6469.C[12]
.sym 88564 $abc$36456$n6787
.sym 88565 basesoc_picorv328[11]
.sym 88568 $auto$alumacc.cc:474:replace_alu$6469.C[13]
.sym 88570 $abc$36456$n6788
.sym 88571 basesoc_picorv328[12]
.sym 88574 $auto$alumacc.cc:474:replace_alu$6469.C[14]
.sym 88576 basesoc_picorv328[13]
.sym 88577 $abc$36456$n6799
.sym 88580 $auto$alumacc.cc:474:replace_alu$6469.C[15]
.sym 88582 $abc$36456$n6812
.sym 88583 basesoc_picorv328[14]
.sym 88586 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 88588 $abc$36456$n6800
.sym 88589 basesoc_picorv328[15]
.sym 88595 $abc$36456$n2884
.sym 88597 basesoc_picorv32_mem_instr
.sym 88599 $abc$36456$n2878
.sym 88600 $abc$36456$n3212
.sym 88601 $abc$36456$n3894
.sym 88605 $abc$36456$n3177
.sym 88606 basesoc_picorv328[13]
.sym 88611 $abc$36456$n6798
.sym 88612 basesoc_picorv328[10]
.sym 88613 $abc$36456$n6786
.sym 88614 basesoc_picorv328[14]
.sym 88615 basesoc_picorv328[15]
.sym 88616 basesoc_picorv328[11]
.sym 88619 $abc$36456$n4405
.sym 88622 $abc$36456$n4404_1
.sym 88623 $abc$36456$n4406_1
.sym 88625 $abc$36456$n3894
.sym 88626 picorv32.mem_rdata_q[12]
.sym 88627 picorv32.mem_do_rinst
.sym 88628 basesoc_picorv328[8]
.sym 88629 picorv32.mem_wordsize[0]
.sym 88630 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 88636 $abc$36456$n6790
.sym 88638 $abc$36456$n6803
.sym 88643 basesoc_picorv328[23]
.sym 88645 basesoc_picorv328[20]
.sym 88649 basesoc_picorv328[17]
.sym 88650 $abc$36456$n6804
.sym 88651 $abc$36456$n6806
.sym 88653 $abc$36456$n6805
.sym 88655 basesoc_picorv328[19]
.sym 88657 $abc$36456$n6789
.sym 88658 basesoc_picorv328[22]
.sym 88660 basesoc_picorv328[16]
.sym 88661 $abc$36456$n6801
.sym 88662 basesoc_picorv328[21]
.sym 88665 $abc$36456$n6802
.sym 88666 basesoc_picorv328[18]
.sym 88667 $auto$alumacc.cc:474:replace_alu$6469.C[17]
.sym 88669 $abc$36456$n6801
.sym 88670 basesoc_picorv328[16]
.sym 88673 $auto$alumacc.cc:474:replace_alu$6469.C[18]
.sym 88675 $abc$36456$n6789
.sym 88676 basesoc_picorv328[17]
.sym 88679 $auto$alumacc.cc:474:replace_alu$6469.C[19]
.sym 88681 $abc$36456$n6802
.sym 88682 basesoc_picorv328[18]
.sym 88685 $auto$alumacc.cc:474:replace_alu$6469.C[20]
.sym 88687 basesoc_picorv328[19]
.sym 88688 $abc$36456$n6803
.sym 88691 $auto$alumacc.cc:474:replace_alu$6469.C[21]
.sym 88693 basesoc_picorv328[20]
.sym 88694 $abc$36456$n6804
.sym 88697 $auto$alumacc.cc:474:replace_alu$6469.C[22]
.sym 88699 basesoc_picorv328[21]
.sym 88700 $abc$36456$n6790
.sym 88703 $auto$alumacc.cc:474:replace_alu$6469.C[23]
.sym 88705 basesoc_picorv328[22]
.sym 88706 $abc$36456$n6805
.sym 88709 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 88711 $abc$36456$n6806
.sym 88712 basesoc_picorv328[23]
.sym 88719 picorv32.mem_rdata_q[12]
.sym 88730 $abc$36456$n3212
.sym 88734 $abc$36456$n6803
.sym 88738 $abc$36456$n6804
.sym 88742 basesoc_picorv328[24]
.sym 88743 $abc$36456$n232
.sym 88744 basesoc_picorv32_trap
.sym 88745 $abc$36456$n4405
.sym 88746 picorv32.is_sb_sh_sw
.sym 88747 picorv32.mem_wordsize[2]
.sym 88748 basesoc_picorv328[21]
.sym 88749 basesoc_picorv328[25]
.sym 88751 $abc$36456$n3894
.sym 88752 basesoc_picorv328[18]
.sym 88753 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 88758 basesoc_picorv328[24]
.sym 88760 basesoc_picorv328[25]
.sym 88763 $abc$36456$n6809
.sym 88764 basesoc_picorv328[27]
.sym 88768 basesoc_picorv328[29]
.sym 88773 basesoc_picorv328[28]
.sym 88774 $abc$36456$n6810
.sym 88776 $abc$36456$n6791
.sym 88777 $abc$36456$n6811
.sym 88779 basesoc_picorv328[26]
.sym 88780 $PACKER_VCC_NET
.sym 88781 $abc$36456$n6792
.sym 88782 $abc$36456$n6808
.sym 88784 $abc$36456$n6807
.sym 88787 basesoc_picorv328[30]
.sym 88790 $auto$alumacc.cc:474:replace_alu$6469.C[25]
.sym 88792 $abc$36456$n6807
.sym 88793 basesoc_picorv328[24]
.sym 88796 $auto$alumacc.cc:474:replace_alu$6469.C[26]
.sym 88798 basesoc_picorv328[25]
.sym 88799 $abc$36456$n6808
.sym 88802 $auto$alumacc.cc:474:replace_alu$6469.C[27]
.sym 88804 basesoc_picorv328[26]
.sym 88805 $abc$36456$n6791
.sym 88808 $auto$alumacc.cc:474:replace_alu$6469.C[28]
.sym 88810 basesoc_picorv328[27]
.sym 88811 $abc$36456$n6809
.sym 88814 $auto$alumacc.cc:474:replace_alu$6469.C[29]
.sym 88816 $abc$36456$n6792
.sym 88817 basesoc_picorv328[28]
.sym 88820 $auto$alumacc.cc:474:replace_alu$6469.C[30]
.sym 88822 $abc$36456$n6810
.sym 88823 basesoc_picorv328[29]
.sym 88826 $nextpnr_ICESTORM_LC_11$I3
.sym 88828 $abc$36456$n6811
.sym 88829 basesoc_picorv328[30]
.sym 88832 $nextpnr_ICESTORM_LC_11$COUT
.sym 88834 $PACKER_VCC_NET
.sym 88836 $nextpnr_ICESTORM_LC_11$I3
.sym 88840 $abc$36456$n4405
.sym 88841 picorv32.instr_and
.sym 88842 $abc$36456$n4406_1
.sym 88844 $abc$36456$n3010_1
.sym 88845 picorv32.instr_andi
.sym 88846 picorv32.instr_xor
.sym 88847 picorv32.instr_ori
.sym 88859 $abc$36456$n6809
.sym 88864 picorv32.mem_rdata_q[12]
.sym 88865 picorv32.mem_wordsize[2]
.sym 88866 $abc$36456$n3475_1
.sym 88868 $abc$36456$n3487
.sym 88869 picorv32.mem_rdata_q[14]
.sym 88870 picorv32.mem_do_prefetch
.sym 88873 $abc$36456$n4405
.sym 88874 picorv32.instr_sub
.sym 88875 $abc$36456$n4060_1
.sym 88876 $nextpnr_ICESTORM_LC_11$COUT
.sym 88881 picorv32.instr_beq
.sym 88882 $abc$36456$n3207
.sym 88885 picorv32.instr_bne
.sym 88886 $abc$36456$n3206
.sym 88887 picorv32.instr_bgeu
.sym 88888 $abc$36456$n6793
.sym 88889 $abc$36456$n6822
.sym 88890 picorv32.cpu_state[1]
.sym 88891 $abc$36456$n3180
.sym 88894 picorv32.instr_xori
.sym 88896 $abc$36456$n7369
.sym 88897 $abc$36456$n7371
.sym 88898 $abc$36456$n7368
.sym 88901 picorv32.instr_bge
.sym 88902 picorv32.is_slti_blt_slt
.sym 88903 $abc$36456$n3179
.sym 88908 basesoc_picorv328[31]
.sym 88909 $abc$36456$n3205
.sym 88911 picorv32.instr_xor
.sym 88913 $nextpnr_ICESTORM_LC_12$I3
.sym 88915 $abc$36456$n6793
.sym 88916 basesoc_picorv328[31]
.sym 88917 $nextpnr_ICESTORM_LC_11$COUT
.sym 88923 $nextpnr_ICESTORM_LC_12$I3
.sym 88926 picorv32.instr_xori
.sym 88929 picorv32.instr_xor
.sym 88932 $abc$36456$n3205
.sym 88933 $abc$36456$n3179
.sym 88934 picorv32.is_slti_blt_slt
.sym 88935 picorv32.instr_bge
.sym 88938 picorv32.instr_bgeu
.sym 88939 $abc$36456$n3180
.sym 88940 picorv32.instr_beq
.sym 88941 $abc$36456$n3206
.sym 88944 $abc$36456$n6822
.sym 88945 picorv32.instr_bgeu
.sym 88946 $abc$36456$n3207
.sym 88947 picorv32.instr_bne
.sym 88950 $abc$36456$n7371
.sym 88951 $abc$36456$n3180
.sym 88952 $abc$36456$n7369
.sym 88953 $abc$36456$n7368
.sym 88959 picorv32.cpu_state[1]
.sym 88961 clk12_$glb_clk
.sym 88962 $abc$36456$n232_$glb_sr
.sym 88963 $abc$36456$n3495
.sym 88964 $abc$36456$n3009
.sym 88965 picorv32.instr_slli
.sym 88968 picorv32.instr_sw
.sym 88973 $abc$36456$n232
.sym 88977 $abc$36456$n3180
.sym 88981 $abc$36456$n4404_1
.sym 88982 $abc$36456$n4405
.sym 88983 picorv32.mem_rdata_q[13]
.sym 88986 $abc$36456$n4406_1
.sym 88988 $abc$36456$n4404_1
.sym 88990 $abc$36456$n3178
.sym 88991 basesoc_picorv328[30]
.sym 88992 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88993 picorv32.latched_is_lh
.sym 88996 $abc$36456$n3495
.sym 88997 $abc$36456$n3006_1
.sym 88998 picorv32.mem_wordsize[0]
.sym 89005 $abc$36456$n3007
.sym 89006 $abc$36456$n3008_1
.sym 89008 $abc$36456$n3010_1
.sym 89010 picorv32.instr_bge
.sym 89014 $abc$36456$n3487
.sym 89016 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89020 $abc$36456$n3495
.sym 89021 $abc$36456$n3009
.sym 89022 picorv32.instr_slli
.sym 89023 picorv32.is_alu_reg_imm
.sym 89024 picorv32.mem_rdata_q[12]
.sym 89027 picorv32.mem_rdata_q[13]
.sym 89028 picorv32.instr_beq
.sym 89029 picorv32.mem_rdata_q[14]
.sym 89031 $abc$36456$n3033
.sym 89034 picorv32.instr_sll
.sym 89037 picorv32.mem_rdata_q[14]
.sym 89038 picorv32.mem_rdata_q[13]
.sym 89039 picorv32.mem_rdata_q[12]
.sym 89040 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89043 $abc$36456$n3007
.sym 89044 $abc$36456$n3008_1
.sym 89045 $abc$36456$n3009
.sym 89046 $abc$36456$n3010_1
.sym 89049 picorv32.instr_slli
.sym 89050 picorv32.instr_beq
.sym 89051 picorv32.instr_bge
.sym 89052 picorv32.instr_sll
.sym 89055 picorv32.instr_sll
.sym 89056 picorv32.instr_slli
.sym 89061 $abc$36456$n3495
.sym 89064 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89067 picorv32.mem_rdata_q[13]
.sym 89068 picorv32.mem_rdata_q[14]
.sym 89069 picorv32.is_alu_reg_imm
.sym 89070 picorv32.mem_rdata_q[12]
.sym 89074 $abc$36456$n3487
.sym 89075 $abc$36456$n3495
.sym 89083 $abc$36456$n3033
.sym 89084 clk12_$glb_clk
.sym 89085 $abc$36456$n232_$glb_sr
.sym 89086 $abc$36456$n2877_1
.sym 89088 picorv32.instr_bltu
.sym 89107 picorv32.instr_sub
.sym 89110 picorv32.instr_blt
.sym 89111 picorv32.mem_rdata_q[12]
.sym 89112 $abc$36456$n3042
.sym 89113 picorv32.is_slli_srli_srai
.sym 89114 $abc$36456$n3476
.sym 89116 picorv32.mem_wordsize[0]
.sym 89118 $abc$36456$n3113
.sym 89119 picorv32.mem_do_rinst
.sym 89120 picorv32.is_alu_reg_imm
.sym 89121 $abc$36456$n3033
.sym 89128 picorv32.is_alu_reg_reg
.sym 89130 $abc$36456$n3497
.sym 89131 picorv32.instr_bne
.sym 89136 picorv32.mem_rdata_q[12]
.sym 89138 $abc$36456$n3475_1
.sym 89139 picorv32.instr_blt
.sym 89140 $abc$36456$n3476
.sym 89142 $abc$36456$n3472_1
.sym 89144 picorv32.mem_rdata_q[14]
.sym 89145 $abc$36456$n3033
.sym 89146 picorv32.mem_rdata_q[13]
.sym 89149 picorv32.instr_waitirq
.sym 89152 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89153 $abc$36456$n3473
.sym 89154 picorv32.mem_rdata_q[13]
.sym 89155 picorv32.instr_bgeu
.sym 89161 picorv32.is_alu_reg_reg
.sym 89162 $abc$36456$n3472_1
.sym 89166 picorv32.instr_blt
.sym 89167 picorv32.instr_waitirq
.sym 89168 picorv32.instr_bgeu
.sym 89169 picorv32.instr_bne
.sym 89172 $abc$36456$n3476
.sym 89173 picorv32.is_alu_reg_reg
.sym 89178 picorv32.mem_rdata_q[14]
.sym 89179 picorv32.mem_rdata_q[13]
.sym 89180 picorv32.is_alu_reg_reg
.sym 89181 picorv32.mem_rdata_q[12]
.sym 89184 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89185 picorv32.mem_rdata_q[14]
.sym 89186 picorv32.mem_rdata_q[12]
.sym 89187 picorv32.mem_rdata_q[13]
.sym 89190 $abc$36456$n3473
.sym 89192 $abc$36456$n3497
.sym 89196 $abc$36456$n3475_1
.sym 89198 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89202 $abc$36456$n3473
.sym 89203 $abc$36456$n3475_1
.sym 89206 $abc$36456$n3033
.sym 89207 clk12_$glb_clk
.sym 89208 $abc$36456$n232_$glb_sr
.sym 89209 $abc$36456$n3031_1
.sym 89211 picorv32.instr_lh
.sym 89214 picorv32.instr_lw
.sym 89216 picorv32.instr_lb
.sym 89228 $abc$36456$n2877_1
.sym 89233 picorv32.cpu_state[0]
.sym 89234 picorv32.is_sb_sh_sw
.sym 89235 $abc$36456$n232
.sym 89236 $abc$36456$n3040
.sym 89237 picorv32.instr_slt
.sym 89238 picorv32.mem_wordsize[2]
.sym 89239 picorv32.latched_is_lu
.sym 89241 picorv32.instr_bgeu
.sym 89242 picorv32.instr_slti
.sym 89244 picorv32.mem_rdata_q[13]
.sym 89250 picorv32.is_sb_sh_sw
.sym 89252 $abc$36456$n3012_1
.sym 89253 picorv32.mem_rdata_q[13]
.sym 89255 $abc$36456$n3011
.sym 89258 picorv32.instr_sh
.sym 89260 $abc$36456$n3178
.sym 89261 picorv32.mem_rdata_q[13]
.sym 89262 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89263 $abc$36456$n3013
.sym 89264 picorv32.is_alu_reg_reg
.sym 89265 $abc$36456$n3472_1
.sym 89266 $abc$36456$n3495
.sym 89268 picorv32.instr_lh
.sym 89269 $abc$36456$n3006_1
.sym 89271 picorv32.mem_rdata_q[12]
.sym 89272 picorv32.cpu_state[3]
.sym 89273 picorv32.instr_lb
.sym 89274 $abc$36456$n3476
.sym 89275 picorv32.instr_sb
.sym 89276 $abc$36456$n3471_1
.sym 89279 picorv32.mem_rdata_q[14]
.sym 89280 picorv32.is_alu_reg_imm
.sym 89283 $abc$36456$n3495
.sym 89285 picorv32.is_sb_sh_sw
.sym 89289 picorv32.mem_rdata_q[12]
.sym 89290 picorv32.is_sb_sh_sw
.sym 89291 picorv32.mem_rdata_q[13]
.sym 89292 picorv32.mem_rdata_q[14]
.sym 89295 $abc$36456$n3472_1
.sym 89296 $abc$36456$n3476
.sym 89297 picorv32.mem_rdata_q[13]
.sym 89298 picorv32.mem_rdata_q[12]
.sym 89301 $abc$36456$n3011
.sym 89302 $abc$36456$n3012_1
.sym 89303 $abc$36456$n3006_1
.sym 89304 $abc$36456$n3013
.sym 89308 $abc$36456$n3471_1
.sym 89310 picorv32.is_alu_reg_reg
.sym 89313 picorv32.instr_sh
.sym 89314 picorv32.instr_lh
.sym 89315 picorv32.instr_lb
.sym 89316 picorv32.instr_sb
.sym 89320 $abc$36456$n3178
.sym 89321 picorv32.cpu_state[3]
.sym 89322 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89325 picorv32.is_alu_reg_imm
.sym 89327 $abc$36456$n3471_1
.sym 89329 $abc$36456$n3032_$glb_ce
.sym 89330 clk12_$glb_clk
.sym 89332 $abc$36456$n5172
.sym 89333 picorv32.latched_is_lu
.sym 89334 $abc$36456$n3038
.sym 89335 $abc$36456$n737
.sym 89336 $abc$36456$n3054
.sym 89337 picorv32.latched_is_lh
.sym 89338 $abc$36456$n3092_1
.sym 89339 $abc$36456$n3091
.sym 89356 $abc$36456$n3113
.sym 89358 $abc$36456$n3475_1
.sym 89361 picorv32.mem_rdata_q[12]
.sym 89362 $abc$36456$n3040
.sym 89363 $abc$36456$n2877_1
.sym 89364 picorv32.mem_wordsize[2]
.sym 89365 picorv32.mem_rdata_q[14]
.sym 89366 picorv32.mem_do_prefetch
.sym 89373 picorv32.instr_sh
.sym 89374 picorv32.instr_sb
.sym 89375 $abc$36456$n3090
.sym 89376 picorv32.mem_wordsize[0]
.sym 89378 $abc$36456$n3016
.sym 89379 $abc$36456$n3014
.sym 89380 $abc$36456$n3029_1
.sym 89381 $abc$36456$n3031_1
.sym 89382 picorv32.instr_blt
.sym 89384 $abc$36456$n3005_1
.sym 89388 $abc$36456$n3029_1
.sym 89389 picorv32.mem_wordsize[2]
.sym 89390 $abc$36456$n3036_1
.sym 89392 $abc$36456$n737
.sym 89393 picorv32.cpu_state[0]
.sym 89395 $abc$36456$n3037
.sym 89396 $abc$36456$n232
.sym 89397 picorv32.instr_slt
.sym 89398 $abc$36456$n3080
.sym 89399 $abc$36456$n3038
.sym 89400 $abc$36456$n3032_1
.sym 89402 picorv32.instr_slti
.sym 89403 $abc$36456$n3037
.sym 89404 $abc$36456$n3091
.sym 89406 $abc$36456$n3029_1
.sym 89407 $abc$36456$n3036_1
.sym 89408 picorv32.mem_wordsize[2]
.sym 89409 $abc$36456$n3038
.sym 89413 picorv32.instr_sh
.sym 89415 $abc$36456$n3037
.sym 89418 $abc$36456$n3080
.sym 89419 picorv32.instr_sb
.sym 89420 picorv32.instr_sh
.sym 89421 $abc$36456$n3037
.sym 89424 picorv32.mem_wordsize[0]
.sym 89425 $abc$36456$n3090
.sym 89426 $abc$36456$n3029_1
.sym 89427 $abc$36456$n3091
.sym 89430 $abc$36456$n3032_1
.sym 89431 $abc$36456$n232
.sym 89432 picorv32.cpu_state[0]
.sym 89433 $abc$36456$n3031_1
.sym 89436 $abc$36456$n737
.sym 89437 $abc$36456$n3005_1
.sym 89438 $abc$36456$n3016
.sym 89439 $abc$36456$n3014
.sym 89442 picorv32.instr_blt
.sym 89443 picorv32.instr_slt
.sym 89444 picorv32.instr_slti
.sym 89450 $abc$36456$n737
.sym 89453 clk12_$glb_clk
.sym 89455 $abc$36456$n3437
.sym 89456 $abc$36456$n3040
.sym 89457 picorv32.instr_lhu
.sym 89458 picorv32.instr_lbu
.sym 89460 $abc$36456$n3042
.sym 89461 $abc$36456$n3019
.sym 89462 $abc$36456$n3475_1
.sym 89471 $abc$36456$n3032_1
.sym 89477 $abc$36456$n3113
.sym 89480 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89481 picorv32.cpu_state[3]
.sym 89482 picorv32.mem_wordsize[0]
.sym 89484 $abc$36456$n3113
.sym 89485 picorv32.latched_is_lh
.sym 89486 $abc$36456$n3048
.sym 89488 picorv32.mem_rdata_q[13]
.sym 89490 $abc$36456$n3040
.sym 89496 picorv32.instr_slt
.sym 89497 $abc$36456$n3487
.sym 89498 $abc$36456$n3033
.sym 89501 $abc$36456$n3004_1
.sym 89502 picorv32.is_slli_srli_srai
.sym 89504 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89506 picorv32.instr_add
.sym 89508 picorv32.instr_sltiu
.sym 89509 $abc$36456$n3021
.sym 89510 picorv32.instr_slti
.sym 89511 picorv32.instr_sub
.sym 89513 picorv32.cpu_state[2]
.sym 89514 picorv32.mem_rdata_q[13]
.sym 89515 picorv32.is_alu_reg_imm
.sym 89519 $abc$36456$n3475_1
.sym 89520 picorv32.instr_addi
.sym 89521 picorv32.mem_rdata_q[12]
.sym 89522 $abc$36456$n232
.sym 89523 picorv32.instr_sltu
.sym 89524 picorv32.mem_rdata_q[14]
.sym 89525 $abc$36456$n3015
.sym 89529 picorv32.mem_rdata_q[13]
.sym 89530 picorv32.is_alu_reg_imm
.sym 89531 picorv32.mem_rdata_q[12]
.sym 89532 picorv32.mem_rdata_q[14]
.sym 89535 $abc$36456$n3487
.sym 89537 $abc$36456$n3475_1
.sym 89541 picorv32.is_slli_srli_srai
.sym 89542 $abc$36456$n232
.sym 89543 $abc$36456$n3021
.sym 89544 picorv32.cpu_state[2]
.sym 89547 $abc$36456$n3487
.sym 89548 picorv32.mem_rdata_q[12]
.sym 89549 picorv32.mem_rdata_q[14]
.sym 89550 picorv32.mem_rdata_q[13]
.sym 89553 picorv32.mem_rdata_q[13]
.sym 89554 picorv32.mem_rdata_q[14]
.sym 89555 picorv32.mem_rdata_q[12]
.sym 89556 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89559 picorv32.instr_sltiu
.sym 89560 picorv32.instr_slt
.sym 89561 picorv32.instr_slti
.sym 89562 picorv32.instr_sltu
.sym 89565 $abc$36456$n3015
.sym 89566 picorv32.instr_addi
.sym 89567 picorv32.instr_sub
.sym 89568 picorv32.instr_add
.sym 89572 $abc$36456$n3015
.sym 89573 $abc$36456$n3004_1
.sym 89574 picorv32.is_slli_srli_srai
.sym 89575 $abc$36456$n3033
.sym 89576 clk12_$glb_clk
.sym 89577 $abc$36456$n232_$glb_sr
.sym 89578 picorv32.cpu_state[5]
.sym 89579 picorv32.cpu_state[6]
.sym 89580 $abc$36456$n3436
.sym 89581 $abc$36456$n3086_1
.sym 89582 picorv32.mem_rdata_q[14]
.sym 89583 $abc$36456$n3001
.sym 89584 $abc$36456$n3439
.sym 89585 picorv32.cpu_state[3]
.sym 89592 picorv32.instr_add
.sym 89594 picorv32.instr_srl
.sym 89598 picorv32.instr_slti
.sym 89599 $abc$36456$n3040
.sym 89600 picorv32.instr_slt
.sym 89602 picorv32.latched_stalu
.sym 89603 picorv32.mem_do_rinst
.sym 89608 $abc$36456$n3042
.sym 89621 $abc$36456$n3002
.sym 89622 $abc$36456$n3107
.sym 89624 picorv32.is_sll_srl_sra
.sym 89625 $abc$36456$n3019
.sym 89626 $abc$36456$n3003
.sym 89628 $abc$36456$n3836_1
.sym 89629 $abc$36456$n3020
.sym 89631 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 89632 picorv32.is_sll_srl_sra
.sym 89633 picorv32.mem_do_rinst
.sym 89634 picorv32.is_lui_auipc_jal
.sym 89635 picorv32.cpu_state[2]
.sym 89638 $abc$36456$n3837
.sym 89640 $abc$36456$n3835_1
.sym 89641 $abc$36456$n3026_1
.sym 89648 $abc$36456$n3001
.sym 89649 picorv32.mem_do_prefetch
.sym 89650 picorv32.is_sb_sh_sw
.sym 89652 $abc$36456$n3002
.sym 89653 $abc$36456$n3835_1
.sym 89654 picorv32.cpu_state[2]
.sym 89655 $abc$36456$n3837
.sym 89658 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 89659 $abc$36456$n3019
.sym 89660 picorv32.mem_do_prefetch
.sym 89661 picorv32.is_lui_auipc_jal
.sym 89664 picorv32.is_lui_auipc_jal
.sym 89665 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 89667 $abc$36456$n3003
.sym 89670 picorv32.mem_do_rinst
.sym 89671 picorv32.is_sll_srl_sra
.sym 89672 picorv32.mem_do_prefetch
.sym 89673 picorv32.is_sb_sh_sw
.sym 89676 $abc$36456$n3026_1
.sym 89677 $abc$36456$n3107
.sym 89678 picorv32.is_lui_auipc_jal
.sym 89679 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 89682 $abc$36456$n3003
.sym 89684 picorv32.mem_do_rinst
.sym 89685 $abc$36456$n3836_1
.sym 89688 $abc$36456$n3019
.sym 89689 picorv32.is_sll_srl_sra
.sym 89690 picorv32.is_sb_sh_sw
.sym 89691 $abc$36456$n3003
.sym 89694 picorv32.is_sll_srl_sra
.sym 89695 $abc$36456$n3001
.sym 89696 $abc$36456$n3020
.sym 89699 clk12_$glb_clk
.sym 89702 $abc$36456$n3050
.sym 89704 $abc$36456$n3048
.sym 89706 $abc$36456$n3085
.sym 89707 picorv32.latched_stalu
.sym 89718 picorv32.cpu_state[3]
.sym 89724 basesoc_picorv327[22]
.sym 89729 picorv32.cpu_state[0]
.sym 89730 picorv32.latched_stalu
.sym 89736 $abc$36456$n3050
.sym 89742 $abc$36456$n3834
.sym 89744 $abc$36456$n3061
.sym 89746 $abc$36456$n3056
.sym 89747 picorv32.cpu_state[0]
.sym 89749 picorv32.cpu_state[3]
.sym 89750 picorv32.cpu_state[2]
.sym 89752 $abc$36456$n232
.sym 89757 picorv32.cpu_state[1]
.sym 89759 $abc$36456$n3050
.sym 89760 $abc$36456$n3838_1
.sym 89768 $abc$36456$n3818
.sym 89769 $abc$36456$n3048
.sym 89770 $abc$36456$n3177
.sym 89773 $abc$36456$n3424
.sym 89776 $abc$36456$n3177
.sym 89778 $abc$36456$n232
.sym 89788 picorv32.cpu_state[0]
.sym 89790 $abc$36456$n232
.sym 89793 $abc$36456$n232
.sym 89795 picorv32.cpu_state[2]
.sym 89799 $abc$36456$n3424
.sym 89800 $abc$36456$n3177
.sym 89801 picorv32.cpu_state[1]
.sym 89805 $abc$36456$n3050
.sym 89807 $abc$36456$n3177
.sym 89808 $abc$36456$n3424
.sym 89811 $abc$36456$n3834
.sym 89812 $abc$36456$n3818
.sym 89813 $abc$36456$n3838_1
.sym 89814 $abc$36456$n3050
.sym 89819 picorv32.cpu_state[3]
.sym 89820 $abc$36456$n3048
.sym 89821 $abc$36456$n3061
.sym 89822 clk12_$glb_clk
.sym 89823 $abc$36456$n3056
.sym 89837 picorv32.latched_stalu
.sym 89838 $abc$36456$n3061
.sym 89842 $abc$36456$n232
.sym 89856 picorv32.latched_stalu
.sym 89859 $abc$36456$n3424
.sym 89876 $abc$36456$n3103
.sym 89889 picorv32.irq_active
.sym 89916 picorv32.irq_active
.sym 89944 $abc$36456$n3103
.sym 89945 clk12_$glb_clk
.sym 89946 $abc$36456$n232_$glb_sr
.sym 90391 spiflash_mosi
.sym 90400 spiflash_mosi
.sym 90416 $abc$36456$n2947
.sym 90417 $abc$36456$n2954
.sym 90418 spram_datain01[14]
.sym 90419 $abc$36456$n2986
.sym 90420 $abc$36456$n2960_1
.sym 90421 spram_datain11[14]
.sym 90422 $abc$36456$n2934
.sym 90423 $abc$36456$n2970
.sym 90428 spiflash_miso
.sym 90448 array_muxed0[7]
.sym 90449 spram_datain01[11]
.sym 90450 $PACKER_VCC_NET
.sym 90451 spram_dataout11[9]
.sym 90463 array_muxed2[3]
.sym 90464 spram_dataout01[7]
.sym 90466 spram_dataout01[4]
.sym 90467 spram_dataout11[4]
.sym 90469 array_muxed2[2]
.sym 90479 array_muxed0[14]
.sym 90482 array_muxed1[28]
.sym 90485 slave_sel_r[2]
.sym 90488 spram_dataout11[7]
.sym 90492 array_muxed1[28]
.sym 90494 array_muxed0[14]
.sym 90497 array_muxed2[3]
.sym 90499 array_muxed0[14]
.sym 90504 array_muxed0[14]
.sym 90506 array_muxed1[28]
.sym 90509 array_muxed0[14]
.sym 90510 array_muxed2[2]
.sym 90516 array_muxed0[14]
.sym 90518 array_muxed2[3]
.sym 90521 spram_dataout01[4]
.sym 90522 spram_dataout11[4]
.sym 90523 array_muxed0[14]
.sym 90524 slave_sel_r[2]
.sym 90527 spram_dataout01[7]
.sym 90528 spram_dataout11[7]
.sym 90529 slave_sel_r[2]
.sym 90530 array_muxed0[14]
.sym 90534 array_muxed2[2]
.sym 90535 array_muxed0[14]
.sym 90544 spram_datain11[9]
.sym 90545 spram_datain01[9]
.sym 90546 $abc$36456$n2999
.sym 90547 $abc$36456$n2974_1
.sym 90548 spram_datain11[4]
.sym 90549 $abc$36456$n2926
.sym 90550 $abc$36456$n2922_1
.sym 90551 spram_datain01[4]
.sym 90556 spram_datain01[12]
.sym 90558 spram_dataout01[1]
.sym 90560 spram_dataout01[5]
.sym 90562 spram_datain11[0]
.sym 90563 array_muxed2[3]
.sym 90564 spram_datain01[7]
.sym 90566 spram_dataout01[0]
.sym 90569 spram_dataout11[4]
.sym 90572 spram_dataout01[14]
.sym 90581 spram_datain11[13]
.sym 90582 spram_datain11[12]
.sym 90585 $abc$36456$n2960_1
.sym 90587 slave_sel_r[2]
.sym 90589 spiflash_cs_n
.sym 90590 spiflash_clk
.sym 90593 spram_maskwren01[0]
.sym 90594 slave_sel_r[2]
.sym 90596 $abc$36456$n2954
.sym 90597 $abc$36456$n2974_1
.sym 90600 $abc$36456$n2986
.sym 90601 spram_dataout11[10]
.sym 90606 spram_dataout11[14]
.sym 90607 $abc$36456$n2934
.sym 90609 $abc$36456$n2970
.sym 90613 spram_maskwren11[0]
.sym 90624 array_muxed1[29]
.sym 90640 array_muxed1[17]
.sym 90645 array_muxed0[14]
.sym 90648 array_muxed1[26]
.sym 90652 array_muxed1[23]
.sym 90655 array_muxed0[14]
.sym 90657 array_muxed1[17]
.sym 90660 array_muxed0[14]
.sym 90661 array_muxed1[26]
.sym 90666 array_muxed1[23]
.sym 90667 array_muxed0[14]
.sym 90674 array_muxed0[14]
.sym 90675 array_muxed1[23]
.sym 90679 array_muxed1[29]
.sym 90681 array_muxed0[14]
.sym 90684 array_muxed1[17]
.sym 90686 array_muxed0[14]
.sym 90691 array_muxed1[29]
.sym 90693 array_muxed0[14]
.sym 90697 array_muxed1[26]
.sym 90698 array_muxed0[14]
.sym 90703 spram_datain01[3]
.sym 90704 spram_datain01[8]
.sym 90705 spram_datain11[3]
.sym 90706 spram_datain01[5]
.sym 90707 spram_datain11[11]
.sym 90708 spram_datain11[5]
.sym 90709 spram_datain01[11]
.sym 90710 spram_datain11[8]
.sym 90715 array_muxed0[4]
.sym 90716 array_muxed0[2]
.sym 90718 array_muxed0[7]
.sym 90719 spram_datain11[10]
.sym 90720 array_muxed1[29]
.sym 90721 array_muxed1[20]
.sym 90725 spram_dataout01[8]
.sym 90729 $abc$36456$n2979
.sym 90730 spram_datain11[7]
.sym 90734 spram_datain11[1]
.sym 90736 spram_datain01[13]
.sym 90738 spram_datain01[8]
.sym 90752 $abc$36456$n7
.sym 90755 $abc$36456$n2711
.sym 90814 $abc$36456$n7
.sym 90823 $abc$36456$n2711
.sym 90824 clk12_$glb_clk
.sym 90830 spram_datain11[15]
.sym 90832 spram_datain01[15]
.sym 90834 array_muxed0[12]
.sym 90838 spram_maskwren01[0]
.sym 90842 array_muxed1[19]
.sym 90843 array_muxed1[27]
.sym 90844 array_muxed0[6]
.sym 90845 array_muxed0[4]
.sym 90846 spram_maskwren01[2]
.sym 90847 array_muxed0[2]
.sym 90848 $abc$36456$n7
.sym 90854 array_muxed0[5]
.sym 90858 array_muxed1[24]
.sym 90878 spiflash_i
.sym 90943 spiflash_i
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90964 spiflash_i
.sym 90973 spram_wren0
.sym 90974 spram_wren0
.sym 90978 basesoc_uart_rx_fifo_level0[1]
.sym 90982 $abc$36456$n2960_1
.sym 90983 $abc$36456$n2974_1
.sym 90984 $abc$36456$n2954
.sym 90993 basesoc_uart_rx_fifo_level0[0]
.sym 90994 basesoc_uart_rx_fifo_level0[1]
.sym 90995 $PACKER_VCC_NET
.sym 90998 basesoc_uart_rx_fifo_level0[3]
.sym 91001 $abc$36456$n2979
.sym 91002 basesoc_uart_rx_fifo_level0[4]
.sym 91003 $PACKER_VCC_NET
.sym 91004 basesoc_uart_rx_fifo_level0[2]
.sym 91005 spiflash_i
.sym 91018 spiflash_miso
.sym 91021 sys_rst
.sym 91022 $nextpnr_ICESTORM_LC_5$O
.sym 91024 basesoc_uart_rx_fifo_level0[0]
.sym 91028 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 91030 basesoc_uart_rx_fifo_level0[1]
.sym 91031 $PACKER_VCC_NET
.sym 91034 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 91036 basesoc_uart_rx_fifo_level0[2]
.sym 91037 $PACKER_VCC_NET
.sym 91038 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 91040 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 91042 $PACKER_VCC_NET
.sym 91043 basesoc_uart_rx_fifo_level0[3]
.sym 91044 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 91047 $PACKER_VCC_NET
.sym 91048 basesoc_uart_rx_fifo_level0[4]
.sym 91050 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 91053 spiflash_miso
.sym 91059 spiflash_i
.sym 91061 sys_rst
.sym 91069 $abc$36456$n2979
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91102 $PACKER_GND_NET
.sym 91115 $abc$36456$n6650
.sym 91116 $abc$36456$n6654
.sym 91117 $abc$36456$n6656
.sym 91119 sys_rst
.sym 91123 $abc$36456$n6651
.sym 91124 $abc$36456$n6653
.sym 91125 $abc$36456$n6657
.sym 91127 $PACKER_VCC_NET
.sym 91128 $abc$36456$n6648
.sym 91131 $abc$36456$n2875
.sym 91132 basesoc_uart_rx_fifo_level0[0]
.sym 91136 basesoc_uart_rx_fifo_do_read
.sym 91139 $abc$36456$n6647
.sym 91142 basesoc_uart_rx_fifo_wrport_we
.sym 91146 $abc$36456$n6653
.sym 91148 basesoc_uart_rx_fifo_wrport_we
.sym 91149 $abc$36456$n6654
.sym 91159 $PACKER_VCC_NET
.sym 91161 basesoc_uart_rx_fifo_level0[0]
.sym 91164 $abc$36456$n6647
.sym 91165 basesoc_uart_rx_fifo_wrport_we
.sym 91167 $abc$36456$n6648
.sym 91170 basesoc_uart_rx_fifo_wrport_we
.sym 91171 $abc$36456$n6657
.sym 91172 $abc$36456$n6656
.sym 91176 basesoc_uart_rx_fifo_do_read
.sym 91177 sys_rst
.sym 91179 basesoc_uart_rx_fifo_wrport_we
.sym 91182 basesoc_uart_rx_fifo_wrport_we
.sym 91183 $abc$36456$n6651
.sym 91184 $abc$36456$n6650
.sym 91188 basesoc_uart_rx_fifo_level0[0]
.sym 91190 $PACKER_VCC_NET
.sym 91192 $abc$36456$n2875
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91197 basesoc_uart_rx_fifo_level0[1]
.sym 91215 $PACKER_VCC_NET
.sym 91236 basesoc_uart_rx_fifo_level0[3]
.sym 91237 basesoc_uart_phy_rx_busy
.sym 91239 basesoc_uart_rx_fifo_level0[0]
.sym 91240 basesoc_uart_rx_fifo_level0[4]
.sym 91247 basesoc_uart_rx_fifo_level0[0]
.sym 91248 sys_rst
.sym 91250 basesoc_uart_rx_fifo_level0[2]
.sym 91254 basesoc_uart_rx_fifo_wrport_we
.sym 91262 basesoc_uart_rx_fifo_level0[1]
.sym 91263 $abc$36456$n2810
.sym 91265 basesoc_uart_phy_rx_bitcount[1]
.sym 91267 basesoc_uart_rx_fifo_do_read
.sym 91268 $nextpnr_ICESTORM_LC_15$O
.sym 91271 basesoc_uart_rx_fifo_level0[0]
.sym 91274 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 91277 basesoc_uart_rx_fifo_level0[1]
.sym 91280 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 91282 basesoc_uart_rx_fifo_level0[2]
.sym 91284 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 91286 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 91288 basesoc_uart_rx_fifo_level0[3]
.sym 91290 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 91295 basesoc_uart_rx_fifo_level0[4]
.sym 91296 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 91300 basesoc_uart_phy_rx_bitcount[1]
.sym 91301 basesoc_uart_phy_rx_busy
.sym 91305 basesoc_uart_rx_fifo_level0[0]
.sym 91306 basesoc_uart_rx_fifo_level0[2]
.sym 91307 basesoc_uart_rx_fifo_level0[3]
.sym 91308 basesoc_uart_rx_fifo_level0[1]
.sym 91311 sys_rst
.sym 91312 basesoc_uart_rx_fifo_do_read
.sym 91313 basesoc_uart_rx_fifo_level0[0]
.sym 91314 basesoc_uart_rx_fifo_wrport_we
.sym 91315 $abc$36456$n2810
.sym 91316 clk12_$glb_clk
.sym 91317 sys_rst_$glb_sr
.sym 91328 basesoc_picorv323[4]
.sym 91336 sys_rst
.sym 91345 array_muxed0[5]
.sym 91363 $abc$36456$n6317
.sym 91371 $abc$36456$n2831_1
.sym 91386 $PACKER_VCC_NET
.sym 91394 $abc$36456$n6317
.sym 91395 $abc$36456$n2831_1
.sym 91438 $PACKER_VCC_NET
.sym 91439 clk12_$glb_clk
.sym 91440 sys_rst_$glb_sr
.sym 91441 $abc$36456$n2837
.sym 91442 $abc$36456$n2836
.sym 91443 $abc$36456$n2881_1
.sym 91444 count[7]
.sym 91445 count[2]
.sym 91446 count[5]
.sym 91447 count[3]
.sym 91448 $abc$36456$n2883
.sym 91459 $abc$36456$n2831_1
.sym 91466 count[1]
.sym 91470 $abc$36456$n2960_1
.sym 91474 $abc$36456$n2837
.sym 91475 $abc$36456$n2882_1
.sym 91476 $abc$36456$n2836
.sym 91482 count[1]
.sym 91490 count[4]
.sym 91492 count[6]
.sym 91501 count[7]
.sym 91502 count[2]
.sym 91503 count[0]
.sym 91504 $PACKER_VCC_NET
.sym 91508 $PACKER_VCC_NET
.sym 91511 count[5]
.sym 91512 count[3]
.sym 91514 $nextpnr_ICESTORM_LC_10$O
.sym 91516 count[0]
.sym 91520 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 91522 count[1]
.sym 91523 $PACKER_VCC_NET
.sym 91526 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 91528 $PACKER_VCC_NET
.sym 91529 count[2]
.sym 91530 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 91532 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 91534 $PACKER_VCC_NET
.sym 91535 count[3]
.sym 91536 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 91538 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 91540 count[4]
.sym 91541 $PACKER_VCC_NET
.sym 91542 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 91544 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 91546 count[5]
.sym 91547 $PACKER_VCC_NET
.sym 91548 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 91550 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 91552 count[6]
.sym 91553 $PACKER_VCC_NET
.sym 91554 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 91556 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 91558 $PACKER_VCC_NET
.sym 91559 count[7]
.sym 91560 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 91564 count[13]
.sym 91565 count[12]
.sym 91566 count[10]
.sym 91567 $abc$36456$n2882_1
.sym 91568 count[15]
.sym 91569 count[11]
.sym 91570 $abc$36456$n2835
.sym 91571 count[8]
.sym 91587 $abc$36456$n2881_1
.sym 91590 $PACKER_VCC_NET
.sym 91593 $PACKER_GND_NET
.sym 91594 $PACKER_VCC_NET
.sym 91595 $PACKER_VCC_NET
.sym 91597 $abc$36456$n2831_1
.sym 91600 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 91608 $PACKER_VCC_NET
.sym 91609 count[14]
.sym 91612 $PACKER_VCC_NET
.sym 91616 $PACKER_VCC_NET
.sym 91619 count[9]
.sym 91620 $PACKER_VCC_NET
.sym 91621 count[13]
.sym 91622 count[12]
.sym 91623 count[10]
.sym 91628 count[8]
.sym 91633 count[15]
.sym 91634 count[11]
.sym 91637 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 91639 count[8]
.sym 91640 $PACKER_VCC_NET
.sym 91641 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 91643 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 91645 $PACKER_VCC_NET
.sym 91646 count[9]
.sym 91647 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 91649 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 91651 $PACKER_VCC_NET
.sym 91652 count[10]
.sym 91653 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 91655 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 91657 count[11]
.sym 91658 $PACKER_VCC_NET
.sym 91659 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 91661 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 91663 count[12]
.sym 91664 $PACKER_VCC_NET
.sym 91665 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 91667 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 91669 count[13]
.sym 91670 $PACKER_VCC_NET
.sym 91671 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 91673 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 91675 $PACKER_VCC_NET
.sym 91676 count[14]
.sym 91677 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 91679 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 91681 $PACKER_VCC_NET
.sym 91682 count[15]
.sym 91683 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 91687 count[1]
.sym 91692 $abc$36456$n2834_1
.sym 91697 $abc$36456$n2878
.sym 91702 $abc$36456$n2882_1
.sym 91707 $abc$36456$n192
.sym 91711 $abc$36456$n3026
.sym 91723 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 91732 count[18]
.sym 91734 count[16]
.sym 91737 count[17]
.sym 91738 count[19]
.sym 91739 sys_rst
.sym 91742 $abc$36456$n6337
.sym 91744 $abc$36456$n6341
.sym 91746 $abc$36456$n6345
.sym 91749 $abc$36456$n2831_1
.sym 91754 $PACKER_VCC_NET
.sym 91755 $PACKER_VCC_NET
.sym 91758 $abc$36456$n200
.sym 91760 $auto$alumacc.cc:474:replace_alu$6455.C[17]
.sym 91762 $PACKER_VCC_NET
.sym 91763 count[16]
.sym 91764 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 91766 $auto$alumacc.cc:474:replace_alu$6455.C[18]
.sym 91768 count[17]
.sym 91769 $PACKER_VCC_NET
.sym 91770 $auto$alumacc.cc:474:replace_alu$6455.C[17]
.sym 91772 $auto$alumacc.cc:474:replace_alu$6455.C[19]
.sym 91774 $PACKER_VCC_NET
.sym 91775 count[18]
.sym 91776 $auto$alumacc.cc:474:replace_alu$6455.C[18]
.sym 91779 count[19]
.sym 91781 $PACKER_VCC_NET
.sym 91782 $auto$alumacc.cc:474:replace_alu$6455.C[19]
.sym 91786 $abc$36456$n200
.sym 91792 sys_rst
.sym 91793 $abc$36456$n2831_1
.sym 91794 $abc$36456$n6341
.sym 91797 $abc$36456$n6345
.sym 91798 $abc$36456$n2831_1
.sym 91799 sys_rst
.sym 91803 $abc$36456$n2831_1
.sym 91804 sys_rst
.sym 91805 $abc$36456$n6337
.sym 91807 $PACKER_VCC_NET
.sym 91808 clk12_$glb_clk
.sym 91827 sys_rst
.sym 91839 $abc$36456$n232
.sym 91856 $abc$36456$n2831_1
.sym 91864 $abc$36456$n196
.sym 91867 count[0]
.sym 91869 $PACKER_VCC_NET
.sym 91872 $PACKER_VCC_NET
.sym 91873 sys_rst
.sym 91876 $abc$36456$n6309
.sym 91886 $abc$36456$n6309
.sym 91887 $abc$36456$n2831_1
.sym 91890 $PACKER_VCC_NET
.sym 91893 count[0]
.sym 91908 sys_rst
.sym 91909 $abc$36456$n2831_1
.sym 91910 count[0]
.sym 91920 $abc$36456$n196
.sym 91930 $PACKER_VCC_NET
.sym 91931 clk12_$glb_clk
.sym 91932 sys_rst_$glb_sr
.sym 91958 $abc$36456$n2841_1
.sym 91965 $abc$36456$n3026
.sym 91975 $abc$36456$n3212
.sym 91983 $abc$36456$n3408_1
.sym 91990 basesoc_picorv32_trap
.sym 91995 picorv32.mem_do_wdata
.sym 91999 $abc$36456$n232
.sym 92003 $abc$36456$n2885_1
.sym 92007 basesoc_picorv32_trap
.sym 92009 $abc$36456$n3408_1
.sym 92013 picorv32.mem_do_wdata
.sym 92014 $abc$36456$n232
.sym 92015 $abc$36456$n3212
.sym 92016 $abc$36456$n2885_1
.sym 92019 $abc$36456$n2885_1
.sym 92021 $abc$36456$n232
.sym 92022 picorv32.mem_do_wdata
.sym 92080 $PACKER_GND_NET
.sym 92081 picorv32.mem_do_wdata
.sym 92082 picorv32.mem_do_wdata
.sym 92085 picorv32.mem_do_wdata
.sym 92086 $PACKER_VCC_NET
.sym 92090 $abc$36456$n2879
.sym 92097 grant
.sym 92102 $abc$36456$n232
.sym 92112 $abc$36456$n2832
.sym 92115 basesoc_picorv32_trap
.sym 92116 basesoc_picorv32_mem_instr
.sym 92118 basesoc_picorv32_mem_valid
.sym 92120 $abc$36456$n3006
.sym 92130 grant
.sym 92131 basesoc_picorv32_mem_valid
.sym 92133 basesoc_picorv32_mem_instr
.sym 92143 $abc$36456$n3006
.sym 92148 basesoc_picorv32_mem_instr
.sym 92149 grant
.sym 92151 $abc$36456$n2832
.sym 92167 basesoc_picorv32_mem_valid
.sym 92168 grant
.sym 92169 basesoc_picorv32_mem_instr
.sym 92172 $abc$36456$n232
.sym 92175 basesoc_picorv32_trap
.sym 92177 clk12_$glb_clk
.sym 92178 sys_rst_$glb_sr
.sym 92185 $PACKER_GND_NET
.sym 92204 basesoc_picorv32_mem_valid
.sym 92206 $abc$36456$n3218
.sym 92208 $PACKER_GND_NET
.sym 92220 picorv32.mem_state[1]
.sym 92222 picorv32.mem_state[0]
.sym 92224 $abc$36456$n2885_1
.sym 92227 basesoc_picorv32_trap
.sym 92230 $abc$36456$n3214
.sym 92233 $abc$36456$n3213
.sym 92235 $abc$36456$n232
.sym 92238 $abc$36456$n3010
.sym 92239 $abc$36456$n3216
.sym 92240 $abc$36456$n3008
.sym 92241 picorv32.mem_do_wdata
.sym 92242 picorv32.mem_do_wdata
.sym 92246 picorv32.mem_state[0]
.sym 92248 $abc$36456$n3212
.sym 92249 $abc$36456$n3211
.sym 92250 $abc$36456$n2879
.sym 92253 $abc$36456$n2885_1
.sym 92254 $abc$36456$n3216
.sym 92255 $abc$36456$n3213
.sym 92256 picorv32.mem_do_wdata
.sym 92265 picorv32.mem_state[1]
.sym 92266 $abc$36456$n2879
.sym 92267 $abc$36456$n3211
.sym 92268 picorv32.mem_state[0]
.sym 92271 $abc$36456$n2879
.sym 92272 picorv32.mem_state[1]
.sym 92273 $abc$36456$n3214
.sym 92274 picorv32.mem_state[0]
.sym 92283 $abc$36456$n3214
.sym 92284 picorv32.mem_do_wdata
.sym 92285 $abc$36456$n3212
.sym 92286 $abc$36456$n3213
.sym 92296 $abc$36456$n232
.sym 92297 basesoc_picorv32_trap
.sym 92299 $abc$36456$n3010
.sym 92300 clk12_$glb_clk
.sym 92301 $abc$36456$n3008
.sym 92326 $abc$36456$n3008
.sym 92331 $abc$36456$n232
.sym 92345 picorv32.mem_state[0]
.sym 92347 $abc$36456$n3008
.sym 92349 $abc$36456$n3212
.sym 92350 $abc$36456$n232
.sym 92351 picorv32.mem_state[1]
.sym 92354 $abc$36456$n3017
.sym 92355 picorv32.mem_do_wdata
.sym 92356 basesoc_picorv32_trap
.sym 92358 $abc$36456$n2886
.sym 92359 $abc$36456$n3219
.sym 92363 $abc$36456$n2885_1
.sym 92364 picorv32.mem_do_rdata
.sym 92366 $abc$36456$n3218
.sym 92372 picorv32.mem_do_rinst
.sym 92373 basesoc_picorv32_mem_valid
.sym 92376 $abc$36456$n2885_1
.sym 92377 picorv32.mem_do_wdata
.sym 92378 $abc$36456$n3212
.sym 92379 basesoc_picorv32_mem_valid
.sym 92388 picorv32.mem_state[0]
.sym 92389 picorv32.mem_do_rdata
.sym 92390 picorv32.mem_do_rinst
.sym 92391 picorv32.mem_state[1]
.sym 92394 $abc$36456$n232
.sym 92395 $abc$36456$n2886
.sym 92396 $abc$36456$n3218
.sym 92397 basesoc_picorv32_trap
.sym 92401 picorv32.mem_state[1]
.sym 92402 picorv32.mem_state[0]
.sym 92407 picorv32.mem_do_rinst
.sym 92409 $abc$36456$n2886
.sym 92412 picorv32.mem_state[0]
.sym 92413 $abc$36456$n3218
.sym 92414 $abc$36456$n3219
.sym 92415 picorv32.mem_state[1]
.sym 92420 picorv32.mem_state[1]
.sym 92421 picorv32.mem_state[0]
.sym 92422 $abc$36456$n3017
.sym 92423 clk12_$glb_clk
.sym 92424 $abc$36456$n3008
.sym 92449 $abc$36456$n4405
.sym 92450 picorv32.mem_do_rdata
.sym 92451 $abc$36456$n2878
.sym 92455 $abc$36456$n3894
.sym 92457 $abc$36456$n3026
.sym 92458 picorv32.mem_rdata_q[12]
.sym 92466 picorv32.mem_do_rdata
.sym 92468 $abc$36456$n3026
.sym 92473 $abc$36456$n2886
.sym 92474 picorv32.mem_do_prefetch
.sym 92475 $abc$36456$n2879
.sym 92478 $abc$36456$n2885_1
.sym 92481 $abc$36456$n3894
.sym 92482 picorv32.mem_do_rinst
.sym 92487 picorv32.mem_do_wdata
.sym 92490 picorv32.mem_do_rinst
.sym 92491 $abc$36456$n2884
.sym 92495 picorv32.mem_do_wdata
.sym 92505 $abc$36456$n2885_1
.sym 92506 picorv32.mem_do_rdata
.sym 92507 picorv32.mem_do_wdata
.sym 92508 picorv32.mem_do_rinst
.sym 92520 $abc$36456$n3894
.sym 92529 $abc$36456$n2886
.sym 92530 $abc$36456$n2879
.sym 92531 picorv32.mem_do_rinst
.sym 92532 $abc$36456$n2884
.sym 92535 picorv32.mem_do_rdata
.sym 92536 $abc$36456$n2885_1
.sym 92537 picorv32.mem_do_rinst
.sym 92538 picorv32.mem_do_prefetch
.sym 92541 picorv32.mem_do_prefetch
.sym 92544 picorv32.mem_do_rinst
.sym 92545 $abc$36456$n3026
.sym 92546 clk12_$glb_clk
.sym 92547 picorv32.mem_do_wdata
.sym 92560 picorv32.mem_do_prefetch
.sym 92573 picorv32.mem_do_wdata
.sym 92581 picorv32.mem_do_wdata
.sym 92582 picorv32.is_sb_sh_sw
.sym 92591 picorv32.mem_rdata_latched[12]
.sym 92636 picorv32.mem_rdata_latched[12]
.sym 92669 clk12_$glb_clk
.sym 92685 picorv32.mem_rdata_latched[12]
.sym 92696 picorv32.mem_rdata_q[12]
.sym 92701 picorv32.instr_or
.sym 92703 $abc$36456$n4405
.sym 92714 $abc$36456$n3033
.sym 92717 picorv32.instr_andi
.sym 92719 picorv32.instr_or
.sym 92721 picorv32.instr_and
.sym 92722 picorv32.mem_rdata_q[12]
.sym 92723 picorv32.mem_rdata_q[13]
.sym 92729 picorv32.is_alu_reg_imm
.sym 92732 picorv32.mem_rdata_q[14]
.sym 92733 $abc$36456$n3487
.sym 92734 picorv32.instr_xor
.sym 92743 picorv32.instr_ori
.sym 92745 picorv32.instr_ori
.sym 92748 picorv32.instr_or
.sym 92751 picorv32.mem_rdata_q[12]
.sym 92752 picorv32.mem_rdata_q[13]
.sym 92753 $abc$36456$n3487
.sym 92754 picorv32.mem_rdata_q[14]
.sym 92757 picorv32.instr_and
.sym 92760 picorv32.instr_andi
.sym 92769 picorv32.instr_xor
.sym 92770 picorv32.instr_andi
.sym 92771 picorv32.instr_and
.sym 92772 picorv32.instr_or
.sym 92775 picorv32.is_alu_reg_imm
.sym 92776 picorv32.mem_rdata_q[14]
.sym 92777 picorv32.mem_rdata_q[12]
.sym 92778 picorv32.mem_rdata_q[13]
.sym 92781 picorv32.mem_rdata_q[14]
.sym 92782 $abc$36456$n3487
.sym 92783 picorv32.mem_rdata_q[13]
.sym 92784 picorv32.mem_rdata_q[12]
.sym 92787 picorv32.mem_rdata_q[12]
.sym 92788 picorv32.mem_rdata_q[13]
.sym 92789 picorv32.is_alu_reg_imm
.sym 92790 picorv32.mem_rdata_q[14]
.sym 92791 $abc$36456$n3033
.sym 92792 clk12_$glb_clk
.sym 92793 $abc$36456$n232_$glb_sr
.sym 92808 $abc$36456$n3033
.sym 92813 picorv32.is_alu_reg_imm
.sym 92819 $abc$36456$n232
.sym 92823 $abc$36456$n2877_1
.sym 92825 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92837 picorv32.mem_rdata_q[13]
.sym 92840 picorv32.instr_xori
.sym 92843 $abc$36456$n3495
.sym 92844 picorv32.mem_rdata_q[14]
.sym 92845 picorv32.instr_bltu
.sym 92847 picorv32.mem_rdata_q[12]
.sym 92848 picorv32.instr_sw
.sym 92850 picorv32.instr_ori
.sym 92854 picorv32.is_sb_sh_sw
.sym 92857 picorv32.is_alu_reg_imm
.sym 92859 $abc$36456$n3476
.sym 92868 picorv32.mem_rdata_q[14]
.sym 92870 picorv32.mem_rdata_q[13]
.sym 92871 picorv32.mem_rdata_q[12]
.sym 92874 picorv32.instr_xori
.sym 92875 picorv32.instr_sw
.sym 92876 picorv32.instr_bltu
.sym 92877 picorv32.instr_ori
.sym 92880 picorv32.is_alu_reg_imm
.sym 92881 $abc$36456$n3476
.sym 92883 $abc$36456$n3495
.sym 92898 picorv32.mem_rdata_q[12]
.sym 92899 picorv32.mem_rdata_q[13]
.sym 92900 picorv32.is_sb_sh_sw
.sym 92901 picorv32.mem_rdata_q[14]
.sym 92914 $abc$36456$n3032_$glb_ce
.sym 92915 clk12_$glb_clk
.sym 92931 picorv32.mem_rdata_q[13]
.sym 92946 picorv32.mem_do_rdata
.sym 92947 picorv32.mem_rdata_latched[14]
.sym 92949 $abc$36456$n3054
.sym 92951 $abc$36456$n2878
.sym 92966 picorv32.mem_rdata_q[14]
.sym 92967 picorv32.mem_rdata_q[12]
.sym 92976 $abc$36456$n3033
.sym 92979 $abc$36456$n232
.sym 92981 picorv32.mem_rdata_q[13]
.sym 92984 $abc$36456$n2878
.sym 92985 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92992 $abc$36456$n2878
.sym 92994 $abc$36456$n232
.sym 93003 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 93004 picorv32.mem_rdata_q[13]
.sym 93005 picorv32.mem_rdata_q[12]
.sym 93006 picorv32.mem_rdata_q[14]
.sym 93037 $abc$36456$n3033
.sym 93038 clk12_$glb_clk
.sym 93039 $abc$36456$n232_$glb_sr
.sym 93052 $abc$36456$n2877_1
.sym 93062 picorv32.mem_rdata_q[14]
.sym 93065 picorv32.mem_do_wdata
.sym 93066 picorv32.is_alu_reg_imm
.sym 93070 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93072 $abc$36456$n3031_1
.sym 93074 picorv32.cpu_state[0]
.sym 93081 $abc$36456$n3495
.sym 93086 picorv32.mem_rdata_q[12]
.sym 93089 $abc$36456$n2877_1
.sym 93092 picorv32.mem_rdata_q[13]
.sym 93097 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93102 picorv32.mem_rdata_q[14]
.sym 93103 picorv32.mem_do_prefetch
.sym 93107 picorv32.mem_do_rdata
.sym 93115 picorv32.mem_do_rdata
.sym 93116 picorv32.mem_do_prefetch
.sym 93117 $abc$36456$n2877_1
.sym 93126 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93128 $abc$36456$n3495
.sym 93144 picorv32.mem_rdata_q[14]
.sym 93145 picorv32.mem_rdata_q[13]
.sym 93146 picorv32.mem_rdata_q[12]
.sym 93147 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93156 picorv32.mem_rdata_q[14]
.sym 93157 picorv32.mem_rdata_q[13]
.sym 93158 picorv32.mem_rdata_q[12]
.sym 93159 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93160 $abc$36456$n3032_$glb_ce
.sym 93161 clk12_$glb_clk
.sym 93165 picorv32.mem_do_rdata
.sym 93178 picorv32.mem_rdata_q[13]
.sym 93180 $abc$36456$n3040
.sym 93189 picorv32.mem_rdata_q[12]
.sym 93192 $abc$36456$n3437
.sym 93194 $abc$36456$n3040
.sym 93195 picorv32.mem_rdata_q[14]
.sym 93197 picorv32.instr_or
.sym 93204 $abc$36456$n5172
.sym 93206 picorv32.instr_lh
.sym 93207 picorv32.instr_lbu
.sym 93210 $abc$36456$n3092_1
.sym 93211 $abc$36456$n3032_1
.sym 93212 $abc$36456$n3031_1
.sym 93213 $abc$36456$n3040
.sym 93214 picorv32.instr_lhu
.sym 93215 $abc$36456$n3042
.sym 93217 picorv32.instr_lw
.sym 93218 $abc$36456$n232
.sym 93219 picorv32.instr_lb
.sym 93226 $abc$36456$n3050
.sym 93229 picorv32.latched_is_lu
.sym 93231 picorv32.is_lbu_lhu_lw
.sym 93233 picorv32.latched_is_lh
.sym 93234 picorv32.cpu_state[0]
.sym 93238 $abc$36456$n3031_1
.sym 93239 $abc$36456$n3040
.sym 93243 $abc$36456$n3032_1
.sym 93244 picorv32.is_lbu_lhu_lw
.sym 93245 picorv32.cpu_state[0]
.sym 93246 picorv32.latched_is_lu
.sym 93249 $abc$36456$n5172
.sym 93250 $abc$36456$n232
.sym 93251 picorv32.instr_lh
.sym 93252 picorv32.instr_lhu
.sym 93255 picorv32.instr_lbu
.sym 93257 picorv32.instr_lhu
.sym 93258 picorv32.instr_lw
.sym 93261 $abc$36456$n5172
.sym 93263 $abc$36456$n3050
.sym 93267 $abc$36456$n3032_1
.sym 93268 picorv32.latched_is_lh
.sym 93269 picorv32.cpu_state[0]
.sym 93270 picorv32.instr_lh
.sym 93273 picorv32.instr_lb
.sym 93274 picorv32.instr_lhu
.sym 93275 picorv32.instr_lh
.sym 93276 picorv32.instr_lbu
.sym 93280 $abc$36456$n5172
.sym 93281 $abc$36456$n232
.sym 93282 $abc$36456$n3092_1
.sym 93283 $abc$36456$n3042
.sym 93284 clk12_$glb_clk
.sym 93285 $abc$36456$n232_$glb_sr
.sym 93286 picorv32.instr_slt
.sym 93287 picorv32.instr_add
.sym 93288 picorv32.instr_sltiu
.sym 93289 picorv32.instr_or
.sym 93293 picorv32.instr_slti
.sym 93298 $abc$36456$n3476
.sym 93312 $abc$36456$n3050
.sym 93313 picorv32.cpu_state[3]
.sym 93316 $abc$36456$n3475_1
.sym 93319 $abc$36456$n232
.sym 93328 picorv32.mem_rdata_q[12]
.sym 93334 $abc$36456$n3475_1
.sym 93336 picorv32.mem_rdata_q[12]
.sym 93338 $abc$36456$n2877_1
.sym 93339 picorv32.mem_rdata_q[14]
.sym 93341 picorv32.mem_do_prefetch
.sym 93342 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93343 picorv32.mem_rdata_q[13]
.sym 93344 $abc$36456$n3031_1
.sym 93348 $abc$36456$n3004_1
.sym 93349 $abc$36456$n3048
.sym 93351 picorv32.cpu_state[0]
.sym 93357 $abc$36456$n3032_1
.sym 93361 picorv32.mem_do_prefetch
.sym 93362 $abc$36456$n2877_1
.sym 93366 $abc$36456$n3032_1
.sym 93368 picorv32.cpu_state[0]
.sym 93372 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93375 $abc$36456$n3475_1
.sym 93378 picorv32.mem_rdata_q[12]
.sym 93379 picorv32.mem_rdata_q[13]
.sym 93380 picorv32.mem_rdata_q[14]
.sym 93381 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93390 $abc$36456$n3032_1
.sym 93392 $abc$36456$n3031_1
.sym 93393 $abc$36456$n3048
.sym 93398 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93399 $abc$36456$n3004_1
.sym 93403 picorv32.mem_rdata_q[12]
.sym 93404 picorv32.mem_rdata_q[14]
.sym 93405 picorv32.mem_rdata_q[13]
.sym 93406 $abc$36456$n3032_$glb_ce
.sym 93407 clk12_$glb_clk
.sym 93426 picorv32.instr_slti
.sym 93427 picorv32.mem_rdata_q[13]
.sym 93428 picorv32.instr_slt
.sym 93434 picorv32.latched_stalu
.sym 93436 $abc$36456$n2878
.sym 93439 picorv32.mem_rdata_latched[14]
.sym 93440 $abc$36456$n3033
.sym 93444 $abc$36456$n3048
.sym 93451 $abc$36456$n3050
.sym 93454 $abc$36456$n3025
.sym 93455 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 93456 $abc$36456$n3019
.sym 93457 picorv32.mem_do_prefetch
.sym 93458 $abc$36456$n3437
.sym 93460 $abc$36456$n3002
.sym 93464 $abc$36456$n3439
.sym 93465 picorv32.mem_rdata_latched[14]
.sym 93466 picorv32.cpu_state[5]
.sym 93468 picorv32.is_sb_sh_sw
.sym 93469 $abc$36456$n3107
.sym 93471 $abc$36456$n3001
.sym 93475 picorv32.cpu_state[6]
.sym 93476 $abc$36456$n3436
.sym 93479 $abc$36456$n232
.sym 93481 picorv32.cpu_state[3]
.sym 93484 $abc$36456$n3439
.sym 93485 picorv32.is_sb_sh_sw
.sym 93486 $abc$36456$n3001
.sym 93489 $abc$36456$n3436
.sym 93491 $abc$36456$n3107
.sym 93492 $abc$36456$n3019
.sym 93495 $abc$36456$n232
.sym 93497 picorv32.cpu_state[6]
.sym 93498 $abc$36456$n3437
.sym 93502 picorv32.cpu_state[5]
.sym 93503 picorv32.mem_do_prefetch
.sym 93504 picorv32.cpu_state[6]
.sym 93509 picorv32.mem_rdata_latched[14]
.sym 93513 $abc$36456$n3002
.sym 93514 $abc$36456$n3019
.sym 93515 $abc$36456$n3107
.sym 93519 picorv32.cpu_state[5]
.sym 93521 $abc$36456$n232
.sym 93522 $abc$36456$n3437
.sym 93525 $abc$36456$n3050
.sym 93526 picorv32.cpu_state[3]
.sym 93527 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 93528 $abc$36456$n3025
.sym 93530 clk12_$glb_clk
.sym 93544 picorv32.cpu_state[5]
.sym 93553 picorv32.mem_do_prefetch
.sym 93576 $abc$36456$n3086_1
.sym 93581 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 93582 $abc$36456$n232
.sym 93588 picorv32.cpu_state[3]
.sym 93589 $abc$36456$n232
.sym 93594 picorv32.cpu_state[0]
.sym 93595 picorv32.latched_stalu
.sym 93596 $abc$36456$n2878
.sym 93600 $abc$36456$n3045
.sym 93612 $abc$36456$n2878
.sym 93613 $abc$36456$n232
.sym 93624 picorv32.cpu_state[0]
.sym 93625 $abc$36456$n232
.sym 93636 $abc$36456$n3086_1
.sym 93637 picorv32.cpu_state[3]
.sym 93638 $abc$36456$n2878
.sym 93642 picorv32.latched_stalu
.sym 93643 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 93644 picorv32.cpu_state[3]
.sym 93652 $abc$36456$n3045
.sym 93653 clk12_$glb_clk
.sym 93654 $abc$36456$n232_$glb_sr
.sym 93671 $abc$36456$n3050
.sym 93688 picorv32.latched_stalu
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94243 spiflash_cs_n
.sym 94244 spiflash_clk
.sym 94263 $abc$36456$n2999
.sym 94271 spram_dataout11[4]
.sym 94272 spram_maskwren11[0]
.sym 94273 spram_dataout11[5]
.sym 94274 spram_datain11[5]
.sym 94282 spram_dataout01[2]
.sym 94285 spram_dataout11[2]
.sym 94288 spram_dataout01[5]
.sym 94291 spram_dataout11[1]
.sym 94293 spram_dataout01[14]
.sym 94294 spram_dataout01[0]
.sym 94296 spram_dataout01[1]
.sym 94299 spram_dataout11[5]
.sym 94300 spram_dataout11[0]
.sym 94304 spram_dataout11[10]
.sym 94305 array_muxed1[30]
.sym 94306 spram_dataout01[10]
.sym 94307 slave_sel_r[2]
.sym 94308 spram_dataout11[14]
.sym 94312 array_muxed0[14]
.sym 94314 spram_dataout01[10]
.sym 94315 spram_dataout11[10]
.sym 94316 array_muxed0[14]
.sym 94317 slave_sel_r[2]
.sym 94320 slave_sel_r[2]
.sym 94321 spram_dataout01[1]
.sym 94322 spram_dataout11[1]
.sym 94323 array_muxed0[14]
.sym 94327 array_muxed1[30]
.sym 94328 array_muxed0[14]
.sym 94332 spram_dataout01[5]
.sym 94333 array_muxed0[14]
.sym 94334 slave_sel_r[2]
.sym 94335 spram_dataout11[5]
.sym 94338 spram_dataout11[2]
.sym 94339 spram_dataout01[2]
.sym 94340 array_muxed0[14]
.sym 94341 slave_sel_r[2]
.sym 94344 array_muxed1[30]
.sym 94347 array_muxed0[14]
.sym 94350 array_muxed0[14]
.sym 94351 slave_sel_r[2]
.sym 94352 spram_dataout11[14]
.sym 94353 spram_dataout01[14]
.sym 94356 spram_dataout11[0]
.sym 94357 spram_dataout01[0]
.sym 94358 slave_sel_r[2]
.sym 94359 array_muxed0[14]
.sym 94395 spram_datain11[7]
.sym 94396 spram_datain01[8]
.sym 94399 spram_datain11[1]
.sym 94401 spram_datain01[13]
.sym 94402 spram_dataout01[2]
.sym 94406 spram_dataout11[0]
.sym 94407 spram_dataout01[6]
.sym 94408 spram_datain01[10]
.sym 94409 spram_datain01[9]
.sym 94410 spram_datain01[1]
.sym 94411 spram_datain01[4]
.sym 94412 spram_dataout01[10]
.sym 94416 spram_datain11[4]
.sym 94417 array_muxed0[1]
.sym 94418 spram_dataout01[3]
.sym 94419 array_muxed0[14]
.sym 94421 spram_datain01[3]
.sym 94422 spram_dataout11[1]
.sym 94423 spram_datain01[5]
.sym 94424 spram_dataout11[2]
.sym 94425 spram_datain11[3]
.sym 94427 spram_dataout11[3]
.sym 94428 array_muxed0[3]
.sym 94441 array_muxed1[20]
.sym 94442 spram_dataout11[9]
.sym 94443 spram_dataout01[15]
.sym 94445 slave_sel_r[2]
.sym 94447 spram_dataout01[9]
.sym 94456 array_muxed1[25]
.sym 94458 array_muxed0[14]
.sym 94459 spram_dataout01[3]
.sym 94462 spram_dataout11[15]
.sym 94465 spram_dataout11[6]
.sym 94467 spram_dataout11[3]
.sym 94468 spram_dataout01[6]
.sym 94473 array_muxed0[14]
.sym 94475 array_muxed1[25]
.sym 94480 array_muxed0[14]
.sym 94482 array_muxed1[25]
.sym 94485 array_muxed0[14]
.sym 94486 spram_dataout01[6]
.sym 94487 spram_dataout11[6]
.sym 94488 slave_sel_r[2]
.sym 94491 slave_sel_r[2]
.sym 94492 spram_dataout11[3]
.sym 94493 spram_dataout01[3]
.sym 94494 array_muxed0[14]
.sym 94497 array_muxed0[14]
.sym 94498 array_muxed1[20]
.sym 94503 slave_sel_r[2]
.sym 94504 spram_dataout11[15]
.sym 94505 spram_dataout01[15]
.sym 94506 array_muxed0[14]
.sym 94509 array_muxed0[14]
.sym 94510 spram_dataout01[9]
.sym 94511 spram_dataout11[9]
.sym 94512 slave_sel_r[2]
.sym 94515 array_muxed1[20]
.sym 94516 array_muxed0[14]
.sym 94550 spram_datain11[9]
.sym 94551 spram_dataout01[14]
.sym 94552 array_muxed0[5]
.sym 94555 spram_dataout01[15]
.sym 94556 array_muxed0[12]
.sym 94559 spram_dataout01[9]
.sym 94560 spram_datain11[12]
.sym 94561 spram_datain11[13]
.sym 94562 spram_datain11[11]
.sym 94563 spram_datain01[15]
.sym 94564 spram_dataout11[15]
.sym 94565 array_muxed1[21]
.sym 94566 spram_dataout11[8]
.sym 94567 spram_dataout11[6]
.sym 94568 array_muxed0[8]
.sym 94569 spram_dataout11[7]
.sym 94570 array_muxed0[13]
.sym 94571 spram_dataout11[0]
.sym 94572 array_muxed0[0]
.sym 94573 spram_maskwren11[2]
.sym 94585 array_muxed1[27]
.sym 94586 array_muxed1[19]
.sym 94589 array_muxed1[21]
.sym 94599 array_muxed1[24]
.sym 94608 array_muxed0[14]
.sym 94612 array_muxed0[14]
.sym 94613 array_muxed1[19]
.sym 94619 array_muxed1[24]
.sym 94621 array_muxed0[14]
.sym 94625 array_muxed1[19]
.sym 94626 array_muxed0[14]
.sym 94630 array_muxed1[21]
.sym 94631 array_muxed0[14]
.sym 94636 array_muxed0[14]
.sym 94638 array_muxed1[27]
.sym 94642 array_muxed1[21]
.sym 94645 array_muxed0[14]
.sym 94648 array_muxed0[14]
.sym 94650 array_muxed1[27]
.sym 94655 array_muxed1[24]
.sym 94657 array_muxed0[14]
.sym 94689 spiflash_clk
.sym 94696 spram_wren0
.sym 94697 spram_wren0
.sym 94698 spram_maskwren01[0]
.sym 94701 spram_datain11[15]
.sym 94712 spram_datain11[8]
.sym 94722 array_muxed1[31]
.sym 94736 array_muxed0[14]
.sym 94775 array_muxed1[31]
.sym 94777 array_muxed0[14]
.sym 94787 array_muxed1[31]
.sym 94789 array_muxed0[14]
.sym 94829 spram_dataout11[14]
.sym 94837 $PACKER_GND_NET
.sym 94839 spram_dataout11[10]
.sym 94841 array_muxed0[3]
.sym 94845 array_muxed0[3]
.sym 94980 $PACKER_VCC_NET
.sym 94981 $PACKER_VCC_NET
.sym 94988 array_muxed0[9]
.sym 95121 array_muxed1[21]
.sym 95126 array_muxed0[13]
.sym 95128 array_muxed0[8]
.sym 95161 basesoc_uart_rx_fifo_level0[1]
.sym 95162 $abc$36456$n2876
.sym 95181 basesoc_uart_rx_fifo_level0[1]
.sym 95214 $abc$36456$n2876
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95415 $abc$36456$n6313
.sym 95416 $abc$36456$n6315
.sym 95417 count[2]
.sym 95420 $abc$36456$n6323
.sym 95423 count[10]
.sym 95426 $abc$36456$n6319
.sym 95427 count[3]
.sym 95428 count[8]
.sym 95429 count[4]
.sym 95431 $PACKER_VCC_NET
.sym 95432 count[7]
.sym 95434 $abc$36456$n2831_1
.sym 95437 count[1]
.sym 95442 count[5]
.sym 95446 count[2]
.sym 95447 count[1]
.sym 95448 count[4]
.sym 95449 count[3]
.sym 95452 count[10]
.sym 95453 count[5]
.sym 95454 count[7]
.sym 95455 count[8]
.sym 95458 count[5]
.sym 95459 count[3]
.sym 95460 count[2]
.sym 95461 count[10]
.sym 95464 $abc$36456$n2831_1
.sym 95466 $abc$36456$n6323
.sym 95470 $abc$36456$n6313
.sym 95473 $abc$36456$n2831_1
.sym 95476 $abc$36456$n2831_1
.sym 95477 $abc$36456$n6319
.sym 95483 $abc$36456$n6315
.sym 95485 $abc$36456$n2831_1
.sym 95488 count[1]
.sym 95489 count[8]
.sym 95490 count[7]
.sym 95491 count[4]
.sym 95492 $PACKER_VCC_NET
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95531 $abc$36456$n2881
.sym 95536 $PACKER_VCC_NET
.sym 95542 $abc$36456$n2997
.sym 95544 array_muxed0[9]
.sym 95552 $abc$36456$n6325
.sym 95555 $abc$36456$n6331
.sym 95556 count[15]
.sym 95557 $abc$36456$n6335
.sym 95559 $abc$36456$n2883
.sym 95560 count[13]
.sym 95562 $abc$36456$n6329
.sym 95563 $abc$36456$n192
.sym 95564 $abc$36456$n6333
.sym 95565 count[11]
.sym 95567 $abc$36456$n6339
.sym 95568 $abc$36456$n2831_1
.sym 95569 count[12]
.sym 95579 $PACKER_VCC_NET
.sym 95582 $abc$36456$n2835
.sym 95583 $abc$36456$n194
.sym 95587 $abc$36456$n2831_1
.sym 95588 $abc$36456$n6335
.sym 95591 $abc$36456$n6333
.sym 95594 $abc$36456$n2831_1
.sym 95599 $abc$36456$n2831_1
.sym 95600 $abc$36456$n6329
.sym 95603 $abc$36456$n2835
.sym 95604 $abc$36456$n192
.sym 95605 $abc$36456$n2883
.sym 95606 $abc$36456$n194
.sym 95609 $abc$36456$n2831_1
.sym 95611 $abc$36456$n6339
.sym 95616 $abc$36456$n2831_1
.sym 95617 $abc$36456$n6331
.sym 95621 count[15]
.sym 95622 count[12]
.sym 95623 count[11]
.sym 95624 count[13]
.sym 95628 $abc$36456$n6325
.sym 95630 $abc$36456$n2831_1
.sym 95631 $PACKER_VCC_NET
.sym 95632 clk12_$glb_clk
.sym 95633 sys_rst_$glb_sr
.sym 95670 $abc$36456$n2882_1
.sym 95676 array_muxed0[8]
.sym 95684 array_muxed1[21]
.sym 95691 $abc$36456$n2837
.sym 95697 $abc$36456$n2835
.sym 95699 count[1]
.sym 95701 $abc$36456$n2836
.sym 95704 $abc$36456$n2831_1
.sym 95718 $abc$36456$n2997
.sym 95724 $abc$36456$n2831_1
.sym 95725 count[1]
.sym 95754 $abc$36456$n2836
.sym 95755 $abc$36456$n2837
.sym 95757 $abc$36456$n2835
.sym 95770 $abc$36456$n2997
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 96096 $PACKER_VCC_NET
.sym 96378 $PACKER_GND_NET
.sym 96935 $PACKER_GND_NET
.sym 97205 picorv32.instr_add
.sym 97345 $abc$36456$n3487
.sym 97359 $abc$36456$n5172
.sym 97370 $abc$36456$n3054
.sym 97406 $abc$36456$n5172
.sym 97438 $abc$36456$n3054
.sym 97439 clk12_$glb_clk
.sym 97440 $abc$36456$n232_$glb_sr
.sym 97474 $abc$36456$n3054
.sym 97501 picorv32.is_alu_reg_imm
.sym 97504 picorv32.mem_rdata_q[12]
.sym 97507 picorv32.mem_rdata_q[13]
.sym 97521 $abc$36456$n3487
.sym 97525 $abc$36456$n3033
.sym 97526 picorv32.mem_rdata_q[14]
.sym 97531 picorv32.mem_rdata_q[12]
.sym 97532 picorv32.mem_rdata_q[14]
.sym 97533 picorv32.mem_rdata_q[13]
.sym 97534 $abc$36456$n3487
.sym 97537 $abc$36456$n3487
.sym 97538 picorv32.mem_rdata_q[12]
.sym 97539 picorv32.mem_rdata_q[14]
.sym 97540 picorv32.mem_rdata_q[13]
.sym 97543 picorv32.mem_rdata_q[13]
.sym 97544 picorv32.mem_rdata_q[14]
.sym 97545 picorv32.mem_rdata_q[12]
.sym 97546 picorv32.is_alu_reg_imm
.sym 97549 $abc$36456$n3487
.sym 97550 picorv32.mem_rdata_q[12]
.sym 97551 picorv32.mem_rdata_q[14]
.sym 97552 picorv32.mem_rdata_q[13]
.sym 97573 picorv32.is_alu_reg_imm
.sym 97574 picorv32.mem_rdata_q[12]
.sym 97575 picorv32.mem_rdata_q[14]
.sym 97576 picorv32.mem_rdata_q[13]
.sym 97577 $abc$36456$n3033
.sym 97578 clk12_$glb_clk
.sym 97579 $abc$36456$n232_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain01[15]
.sym 98500 spram_datain11[1]
.sym 98501 spram_datain11[4]
.sym 98502 spram_datain01[10]
.sym 98503 spram_datain01[9]
.sym 98504 spram_datain11[7]
.sym 98505 spram_datain01[4]
.sym 98507 spram_datain01[14]
.sym 98508 spram_datain11[6]
.sym 98510 spram_datain01[13]
.sym 98511 spram_datain01[8]
.sym 98512 spram_datain01[1]
.sym 98514 spram_datain01[2]
.sym 98516 spram_datain11[5]
.sym 98517 spram_datain11[0]
.sym 98518 spram_datain11[3]
.sym 98519 spram_datain01[7]
.sym 98520 spram_datain01[6]
.sym 98521 spram_datain01[12]
.sym 98522 spram_datain01[3]
.sym 98524 spram_datain01[5]
.sym 98526 spram_datain01[11]
.sym 98527 spram_datain01[0]
.sym 98528 spram_datain11[2]
.sym 98529 spram_datain11[0]
.sym 98530 spram_datain01[8]
.sym 98531 spram_datain01[0]
.sym 98532 spram_datain11[1]
.sym 98533 spram_datain01[9]
.sym 98534 spram_datain01[1]
.sym 98535 spram_datain11[2]
.sym 98536 spram_datain01[10]
.sym 98537 spram_datain01[2]
.sym 98538 spram_datain11[3]
.sym 98539 spram_datain01[11]
.sym 98540 spram_datain01[3]
.sym 98541 spram_datain11[4]
.sym 98542 spram_datain01[12]
.sym 98543 spram_datain01[4]
.sym 98544 spram_datain11[5]
.sym 98545 spram_datain01[13]
.sym 98546 spram_datain01[5]
.sym 98547 spram_datain11[6]
.sym 98548 spram_datain01[14]
.sym 98549 spram_datain01[6]
.sym 98550 spram_datain11[7]
.sym 98551 spram_datain01[15]
.sym 98552 spram_datain01[7]
.sym 98600 spram_dataout01[0]
.sym 98601 spram_dataout01[1]
.sym 98602 spram_dataout01[2]
.sym 98603 spram_dataout01[3]
.sym 98604 spram_dataout01[4]
.sym 98605 spram_dataout01[5]
.sym 98606 spram_dataout01[6]
.sym 98607 spram_dataout01[7]
.sym 98626 array_muxed0[14]
.sym 98636 spram_datain01[15]
.sym 98639 spram_datain11[6]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[1]
.sym 98703 array_muxed0[3]
.sym 98704 spram_datain11[8]
.sym 98705 spram_datain11[13]
.sym 98706 spram_datain11[12]
.sym 98707 spram_datain11[15]
.sym 98708 array_muxed0[6]
.sym 98710 array_muxed0[12]
.sym 98711 array_muxed0[1]
.sym 98714 spram_datain11[9]
.sym 98716 array_muxed0[5]
.sym 98718 array_muxed0[2]
.sym 98719 array_muxed0[8]
.sym 98720 array_muxed0[9]
.sym 98721 spram_datain11[11]
.sym 98722 spram_datain11[14]
.sym 98723 array_muxed0[0]
.sym 98724 array_muxed0[11]
.sym 98725 array_muxed0[4]
.sym 98727 spram_datain11[10]
.sym 98728 array_muxed0[7]
.sym 98729 array_muxed0[13]
.sym 98730 array_muxed0[10]
.sym 98731 array_muxed0[0]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain11[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain11[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain11[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain11[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain11[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain11[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain11[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain11[15]
.sym 98796 spram_dataout01[8]
.sym 98797 spram_dataout01[9]
.sym 98798 spram_dataout01[10]
.sym 98799 spram_dataout01[11]
.sym 98800 spram_dataout01[12]
.sym 98801 spram_dataout01[13]
.sym 98802 spram_dataout01[14]
.sym 98803 spram_dataout01[15]
.sym 98812 array_muxed0[1]
.sym 98813 spram_datain11[8]
.sym 98816 spram_datain11[15]
.sym 98873 spram_wren0
.sym 98874 spram_maskwren11[0]
.sym 98875 array_muxed0[11]
.sym 98876 spram_wren0
.sym 98877 array_muxed0[7]
.sym 98879 array_muxed0[9]
.sym 98881 array_muxed0[10]
.sym 98882 spram_maskwren11[0]
.sym 98883 spram_maskwren01[0]
.sym 98884 $PACKER_VCC_NET
.sym 98885 array_muxed0[12]
.sym 98886 array_muxed0[3]
.sym 98887 $PACKER_VCC_NET
.sym 98888 array_muxed0[5]
.sym 98889 spram_maskwren01[0]
.sym 98890 array_muxed0[8]
.sym 98891 spram_maskwren11[2]
.sym 98894 array_muxed0[4]
.sym 98895 spram_maskwren01[2]
.sym 98896 array_muxed0[2]
.sym 98898 array_muxed0[13]
.sym 98899 spram_maskwren11[2]
.sym 98901 array_muxed0[6]
.sym 98903 spram_maskwren01[2]
.sym 98905 spram_maskwren01[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren01[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren01[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren01[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren11[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren11[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren11[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren11[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout11[0]
.sym 98969 spram_dataout11[1]
.sym 98970 spram_dataout11[2]
.sym 98971 spram_dataout11[3]
.sym 98972 spram_dataout11[4]
.sym 98973 spram_dataout11[5]
.sym 98974 spram_dataout11[6]
.sym 98975 spram_dataout11[7]
.sym 98987 array_muxed0[3]
.sym 99047 $PACKER_GND_NET
.sym 99050 $PACKER_VCC_NET
.sym 99055 $PACKER_GND_NET
.sym 99058 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout11[8]
.sym 99141 spram_dataout11[9]
.sym 99142 spram_dataout11[10]
.sym 99143 spram_dataout11[11]
.sym 99144 spram_dataout11[12]
.sym 99145 spram_dataout11[13]
.sym 99146 spram_dataout11[14]
.sym 99147 spram_dataout11[15]
.sym 99159 $PACKER_VCC_NET
.sym 100870 $abc$36456$n3010
.sym 102617 $abc$36456$n3056
.sym 103383 spram_dataout00[15]
.sym 103384 spram_dataout10[15]
.sym 103385 array_muxed0[14]
.sym 103386 slave_sel_r[2]
.sym 103387 spram_dataout00[10]
.sym 103388 spram_dataout10[10]
.sym 103389 array_muxed0[14]
.sym 103390 slave_sel_r[2]
.sym 103391 spram_dataout00[13]
.sym 103392 spram_dataout10[13]
.sym 103393 array_muxed0[14]
.sym 103394 slave_sel_r[2]
.sym 103395 spram_dataout00[12]
.sym 103396 spram_dataout10[12]
.sym 103397 array_muxed0[14]
.sym 103398 slave_sel_r[2]
.sym 103399 spram_dataout00[7]
.sym 103400 spram_dataout10[7]
.sym 103401 array_muxed0[14]
.sym 103402 slave_sel_r[2]
.sym 103403 array_muxed0[14]
.sym 103404 array_muxed2[1]
.sym 103407 array_muxed2[1]
.sym 103408 array_muxed0[14]
.sym 103411 spram_dataout00[14]
.sym 103412 spram_dataout10[14]
.sym 103413 array_muxed0[14]
.sym 103414 slave_sel_r[2]
.sym 103415 array_muxed0[14]
.sym 103416 array_muxed1[15]
.sym 103419 spram_dataout00[4]
.sym 103420 spram_dataout10[4]
.sym 103421 array_muxed0[14]
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout00[1]
.sym 103424 spram_dataout10[1]
.sym 103425 array_muxed0[14]
.sym 103426 slave_sel_r[2]
.sym 103427 array_muxed0[14]
.sym 103428 array_muxed1[13]
.sym 103431 spram_dataout00[6]
.sym 103432 spram_dataout10[6]
.sym 103433 array_muxed0[14]
.sym 103434 slave_sel_r[2]
.sym 103435 array_muxed0[14]
.sym 103436 array_muxed1[15]
.sym 103439 array_muxed0[14]
.sym 103440 array_muxed1[13]
.sym 103443 spram_dataout00[3]
.sym 103444 spram_dataout10[3]
.sym 103445 array_muxed0[14]
.sym 103446 slave_sel_r[2]
.sym 103447 array_muxed0[14]
.sym 103448 array_muxed1[9]
.sym 103451 array_muxed0[14]
.sym 103452 array_muxed1[11]
.sym 103459 array_muxed0[14]
.sym 103460 array_muxed1[11]
.sym 103463 array_muxed0[14]
.sym 103464 array_muxed1[14]
.sym 103467 array_muxed0[14]
.sym 103468 array_muxed1[9]
.sym 103471 array_muxed0[14]
.sym 103472 array_muxed1[14]
.sym 103475 spram_dataout00[8]
.sym 103476 spram_dataout10[8]
.sym 103477 array_muxed0[14]
.sym 103478 slave_sel_r[2]
.sym 103479 basesoc_dat_w[2]
.sym 103487 basesoc_dat_w[6]
.sym 103511 basesoc_dat_w[5]
.sym 103515 basesoc_dat_w[2]
.sym 103527 basesoc_dat_w[3]
.sym 103547 basesoc_dat_w[5]
.sym 103559 basesoc_dat_w[4]
.sym 103583 basesoc_dat_w[1]
.sym 103587 basesoc_ctrl_reset_reset_r
.sym 103607 basesoc_dat_w[5]
.sym 103643 basesoc_dat_w[4]
.sym 103647 basesoc_dat_w[7]
.sym 103675 basesoc_dat_w[7]
.sym 103687 basesoc_dat_w[3]
.sym 103915 $abc$36456$n226
.sym 103916 por_rst
.sym 104191 waittimer2_count[3]
.sym 104192 waittimer2_count[4]
.sym 104193 waittimer2_count[5]
.sym 104194 waittimer2_count[8]
.sym 104195 user_btn2
.sym 104196 $abc$36456$n6385
.sym 104199 user_btn2
.sym 104200 $abc$36456$n6387
.sym 104203 user_btn2
.sym 104204 $abc$36456$n6391
.sym 104207 user_btn2
.sym 104208 $abc$36456$n6389
.sym 104215 $abc$36456$n3371
.sym 104216 $abc$36456$n3372
.sym 104217 $abc$36456$n3373
.sym 104219 user_btn2
.sym 104220 $abc$36456$n6407
.sym 104223 user_btn2
.sym 104224 $abc$36456$n6403
.sym 104227 user_btn2
.sym 104228 $abc$36456$n6397
.sym 104231 waittimer2_count[9]
.sym 104232 waittimer2_count[11]
.sym 104233 waittimer2_count[13]
.sym 104243 $abc$36456$n182
.sym 104343 spram_dataout00[0]
.sym 104344 spram_dataout10[0]
.sym 104345 array_muxed0[14]
.sym 104346 slave_sel_r[2]
.sym 104347 array_muxed0[14]
.sym 104348 array_muxed1[5]
.sym 104351 array_muxed0[14]
.sym 104352 array_muxed1[12]
.sym 104355 array_muxed0[14]
.sym 104356 array_muxed1[12]
.sym 104359 array_muxed0[14]
.sym 104360 array_muxed1[8]
.sym 104363 spram_dataout00[2]
.sym 104364 spram_dataout10[2]
.sym 104365 array_muxed0[14]
.sym 104366 slave_sel_r[2]
.sym 104367 array_muxed0[14]
.sym 104368 array_muxed1[8]
.sym 104371 array_muxed0[14]
.sym 104372 array_muxed1[5]
.sym 104375 spram_dataout00[11]
.sym 104376 spram_dataout10[11]
.sym 104377 array_muxed0[14]
.sym 104378 slave_sel_r[2]
.sym 104379 array_muxed0[14]
.sym 104380 array_muxed1[3]
.sym 104387 array_muxed0[14]
.sym 104388 array_muxed1[7]
.sym 104391 array_muxed0[14]
.sym 104392 array_muxed2[0]
.sym 104395 array_muxed2[0]
.sym 104396 array_muxed0[14]
.sym 104399 array_muxed0[14]
.sym 104400 array_muxed1[7]
.sym 104403 array_muxed0[14]
.sym 104404 array_muxed1[3]
.sym 104407 basesoc_ctrl_reset_reset_r
.sym 104443 basesoc_timer0_value[13]
.sym 104451 basesoc_timer0_value[10]
.sym 104459 basesoc_timer0_value_status[10]
.sym 104460 $abc$36456$n4971_1
.sym 104461 $abc$36456$n4991_1
.sym 104462 $abc$36456$n4992_1
.sym 104463 basesoc_timer0_value[5]
.sym 104471 basesoc_timer0_reload_storage[3]
.sym 104472 $abc$36456$n6495
.sym 104473 basesoc_timer0_eventmanager_status_w
.sym 104475 basesoc_timer0_load_storage[13]
.sym 104476 $abc$36456$n5186_1
.sym 104477 basesoc_timer0_en_storage
.sym 104479 basesoc_timer0_load_storage[3]
.sym 104480 $abc$36456$n5166_1
.sym 104481 basesoc_timer0_en_storage
.sym 104483 basesoc_timer0_reload_storage[5]
.sym 104484 $abc$36456$n6501
.sym 104485 basesoc_timer0_eventmanager_status_w
.sym 104487 basesoc_timer0_reload_storage[13]
.sym 104488 $abc$36456$n3316
.sym 104489 $abc$36456$n3307
.sym 104490 basesoc_timer0_load_storage[13]
.sym 104491 basesoc_timer0_load_storage[5]
.sym 104492 $abc$36456$n5170
.sym 104493 basesoc_timer0_en_storage
.sym 104495 basesoc_timer0_reload_storage[13]
.sym 104496 $abc$36456$n6525
.sym 104497 basesoc_timer0_eventmanager_status_w
.sym 104499 basesoc_timer0_load_storage[10]
.sym 104500 $abc$36456$n5180
.sym 104501 basesoc_timer0_en_storage
.sym 104503 basesoc_timer0_reload_storage[5]
.sym 104504 $abc$36456$n3313
.sym 104505 $abc$36456$n3305
.sym 104506 basesoc_timer0_load_storage[5]
.sym 104507 basesoc_timer0_reload_storage[10]
.sym 104508 $abc$36456$n6516
.sym 104509 basesoc_timer0_eventmanager_status_w
.sym 104511 $abc$36456$n4980_1
.sym 104512 basesoc_timer0_value_status[29]
.sym 104513 $abc$36456$n4971_1
.sym 104514 basesoc_timer0_value_status[13]
.sym 104515 basesoc_dat_w[4]
.sym 104519 basesoc_timer0_reload_storage[10]
.sym 104520 $abc$36456$n3316
.sym 104521 $abc$36456$n3311
.sym 104522 basesoc_timer0_load_storage[26]
.sym 104523 basesoc_dat_w[6]
.sym 104527 $abc$36456$n5017
.sym 104528 $abc$36456$n5018_1
.sym 104529 $abc$36456$n5019_1
.sym 104530 $abc$36456$n5020
.sym 104531 basesoc_dat_w[2]
.sym 104535 $abc$36456$n5027_1
.sym 104536 $abc$36456$n5029
.sym 104537 $abc$36456$n5030_1
.sym 104538 $abc$36456$n5031_1
.sym 104539 basesoc_dat_w[1]
.sym 104543 basesoc_ctrl_reset_reset_r
.sym 104547 basesoc_timer0_reload_storage[8]
.sym 104548 $abc$36456$n3316
.sym 104549 $abc$36456$n4976_1
.sym 104550 $abc$36456$n4979_1
.sym 104551 $abc$36456$n4980_1
.sym 104552 basesoc_timer0_value_status[30]
.sym 104553 $abc$36456$n3313
.sym 104554 basesoc_timer0_reload_storage[6]
.sym 104555 $abc$36456$n3316
.sym 104556 $abc$36456$n3302
.sym 104557 sys_rst
.sym 104559 basesoc_timer0_reload_storage[14]
.sym 104560 $abc$36456$n3316
.sym 104561 $abc$36456$n3307
.sym 104562 basesoc_timer0_load_storage[14]
.sym 104563 basesoc_timer0_reload_storage[8]
.sym 104564 $abc$36456$n6510
.sym 104565 basesoc_timer0_eventmanager_status_w
.sym 104567 basesoc_timer0_value[30]
.sym 104571 basesoc_timer0_reload_storage[26]
.sym 104572 $abc$36456$n6564
.sym 104573 basesoc_timer0_eventmanager_status_w
.sym 104575 $abc$36456$n4980_1
.sym 104576 basesoc_timer0_value_status[27]
.sym 104577 $abc$36456$n3313
.sym 104578 basesoc_timer0_reload_storage[3]
.sym 104579 basesoc_timer0_value[27]
.sym 104583 basesoc_timer0_value[28]
.sym 104587 $abc$36456$n4980_1
.sym 104588 basesoc_timer0_value_status[28]
.sym 104589 $abc$36456$n3307
.sym 104590 basesoc_timer0_load_storage[12]
.sym 104591 basesoc_timer0_value[29]
.sym 104595 basesoc_timer0_value[26]
.sym 104599 $abc$36456$n3307
.sym 104600 basesoc_timer0_load_storage[11]
.sym 104601 $abc$36456$n3305
.sym 104602 basesoc_timer0_load_storage[3]
.sym 104615 basesoc_timer0_load_storage[26]
.sym 104616 $abc$36456$n5212
.sym 104617 basesoc_timer0_en_storage
.sym 104619 basesoc_timer0_load_storage[8]
.sym 104620 $abc$36456$n5176
.sym 104621 basesoc_timer0_en_storage
.sym 104627 array_muxed1[7]
.sym 104631 basesoc_dat_w[5]
.sym 104643 $abc$36456$n3313
.sym 104644 $abc$36456$n3302
.sym 104645 sys_rst
.sym 104647 basesoc_dat_w[3]
.sym 104663 basesoc_ctrl_reset_reset_r
.sym 104679 basesoc_dat_w[6]
.sym 104727 user_btn0
.sym 104728 $abc$36456$n6455
.sym 104731 waittimer0_count[3]
.sym 104732 waittimer0_count[4]
.sym 104733 waittimer0_count[5]
.sym 104734 waittimer0_count[8]
.sym 104735 user_btn0
.sym 104736 $abc$36456$n6459
.sym 104743 waittimer0_count[0]
.sym 104744 waittimer0_count[1]
.sym 104745 waittimer0_count[2]
.sym 104746 $abc$36456$n158
.sym 104747 $abc$36456$n3350
.sym 104748 $abc$36456$n3351
.sym 104749 $abc$36456$n3352
.sym 104751 user_btn0
.sym 104752 $abc$36456$n6457
.sym 104759 user_btn0
.sym 104760 $abc$36456$n6469
.sym 104767 waittimer0_count[9]
.sym 104768 waittimer0_count[11]
.sym 104769 waittimer0_count[13]
.sym 104775 user_btn0
.sym 104776 $abc$36456$n6467
.sym 104779 user_btn0
.sym 104780 $abc$36456$n6473
.sym 104783 user_btn0
.sym 104784 $abc$36456$n6477
.sym 104824 basesoc_uart_tx_fifo_level0[0]
.sym 104828 basesoc_uart_tx_fifo_level0[1]
.sym 104829 $PACKER_VCC_NET
.sym 104832 basesoc_uart_tx_fifo_level0[2]
.sym 104833 $PACKER_VCC_NET
.sym 104834 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 104836 basesoc_uart_tx_fifo_level0[3]
.sym 104837 $PACKER_VCC_NET
.sym 104838 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 104840 basesoc_uart_tx_fifo_level0[4]
.sym 104841 $PACKER_VCC_NET
.sym 104842 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 104843 sys_rst
.sym 104844 basesoc_uart_tx_fifo_wrport_we
.sym 104845 basesoc_uart_tx_fifo_level0[0]
.sym 104846 basesoc_uart_tx_fifo_do_read
.sym 104851 basesoc_uart_tx_fifo_level0[1]
.sym 104855 $abc$36456$n208
.sym 104856 sys_rst
.sym 104857 por_rst
.sym 104859 $abc$36456$n210
.sym 104864 reset_delay[0]
.sym 104866 $PACKER_VCC_NET
.sym 104867 $abc$36456$n204
.sym 104868 $abc$36456$n206
.sym 104869 $abc$36456$n208
.sym 104870 $abc$36456$n210
.sym 104875 $abc$36456$n208
.sym 104879 por_rst
.sym 104880 $abc$36456$n4129
.sym 104883 sys_rst
.sym 104884 por_rst
.sym 104887 $abc$36456$n220
.sym 104888 $abc$36456$n222
.sym 104889 $abc$36456$n224
.sym 104890 $abc$36456$n226
.sym 104891 $abc$36456$n222
.sym 104895 por_rst
.sym 104896 $abc$36456$n4130
.sym 104899 $abc$36456$n224
.sym 104903 por_rst
.sym 104904 $abc$36456$n4133
.sym 104907 $abc$36456$n220
.sym 104911 $abc$36456$n2796
.sym 104912 $abc$36456$n2797
.sym 104913 $abc$36456$n2798
.sym 104915 por_rst
.sym 104916 $abc$36456$n4132
.sym 104923 por_rst
.sym 104924 $abc$36456$n4137
.sym 104927 por_rst
.sym 104928 $abc$36456$n4136
.sym 104931 $abc$36456$n214
.sym 104935 por_rst
.sym 104936 $abc$36456$n4139
.sym 104939 $abc$36456$n212
.sym 104940 $abc$36456$n214
.sym 104941 $abc$36456$n216
.sym 104942 $abc$36456$n218
.sym 104943 $abc$36456$n216
.sym 104947 $abc$36456$n204
.sym 105144 waittimer2_count[0]
.sym 105148 waittimer2_count[1]
.sym 105149 $PACKER_VCC_NET
.sym 105152 waittimer2_count[2]
.sym 105153 $PACKER_VCC_NET
.sym 105154 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 105156 waittimer2_count[3]
.sym 105157 $PACKER_VCC_NET
.sym 105158 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 105160 waittimer2_count[4]
.sym 105161 $PACKER_VCC_NET
.sym 105162 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 105164 waittimer2_count[5]
.sym 105165 $PACKER_VCC_NET
.sym 105166 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 105168 waittimer2_count[6]
.sym 105169 $PACKER_VCC_NET
.sym 105170 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 105172 waittimer2_count[7]
.sym 105173 $PACKER_VCC_NET
.sym 105174 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 105176 waittimer2_count[8]
.sym 105177 $PACKER_VCC_NET
.sym 105178 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 105180 waittimer2_count[9]
.sym 105181 $PACKER_VCC_NET
.sym 105182 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 105184 waittimer2_count[10]
.sym 105185 $PACKER_VCC_NET
.sym 105186 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 105188 waittimer2_count[11]
.sym 105189 $PACKER_VCC_NET
.sym 105190 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 105192 waittimer2_count[12]
.sym 105193 $PACKER_VCC_NET
.sym 105194 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 105196 waittimer2_count[13]
.sym 105197 $PACKER_VCC_NET
.sym 105198 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 105200 waittimer2_count[14]
.sym 105201 $PACKER_VCC_NET
.sym 105202 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 105204 waittimer2_count[15]
.sym 105205 $PACKER_VCC_NET
.sym 105206 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 105208 waittimer2_count[16]
.sym 105209 $PACKER_VCC_NET
.sym 105210 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 105211 sys_rst
.sym 105212 $abc$36456$n6413
.sym 105213 user_btn2
.sym 105223 $abc$36456$n186
.sym 105227 waittimer2_count[0]
.sym 105228 waittimer2_count[1]
.sym 105229 waittimer2_count[2]
.sym 105230 $abc$36456$n186
.sym 105303 array_muxed0[14]
.sym 105304 array_muxed1[4]
.sym 105307 array_muxed0[14]
.sym 105308 array_muxed1[2]
.sym 105311 array_muxed0[14]
.sym 105312 array_muxed1[6]
.sym 105315 array_muxed0[14]
.sym 105316 array_muxed1[1]
.sym 105319 array_muxed0[14]
.sym 105320 array_muxed1[6]
.sym 105323 spram_dataout00[9]
.sym 105324 spram_dataout10[9]
.sym 105325 array_muxed0[14]
.sym 105326 slave_sel_r[2]
.sym 105327 array_muxed0[14]
.sym 105328 array_muxed1[2]
.sym 105331 array_muxed0[14]
.sym 105332 array_muxed1[4]
.sym 105347 array_muxed1[1]
.sym 105383 basesoc_ctrl_reset_reset_r
.sym 105399 basesoc_timer0_reload_storage[6]
.sym 105400 $abc$36456$n6504
.sym 105401 basesoc_timer0_eventmanager_status_w
.sym 105403 basesoc_timer0_load_storage[12]
.sym 105404 $abc$36456$n5184
.sym 105405 basesoc_timer0_en_storage
.sym 105407 basesoc_timer0_reload_storage[12]
.sym 105408 $abc$36456$n3316
.sym 105409 $abc$36456$n3309
.sym 105410 basesoc_timer0_load_storage[20]
.sym 105411 basesoc_timer0_load_storage[6]
.sym 105412 $abc$36456$n5172_1
.sym 105413 basesoc_timer0_en_storage
.sym 105415 $abc$36456$n4978
.sym 105416 basesoc_timer0_value_status[5]
.sym 105417 $abc$36456$n3309
.sym 105418 basesoc_timer0_load_storage[21]
.sym 105419 basesoc_timer0_load_storage[20]
.sym 105420 $abc$36456$n5200
.sym 105421 basesoc_timer0_en_storage
.sym 105423 basesoc_timer0_value_status[12]
.sym 105424 $abc$36456$n4971_1
.sym 105425 $abc$36456$n5011
.sym 105426 $abc$36456$n5012_1
.sym 105427 basesoc_timer0_reload_storage[12]
.sym 105428 $abc$36456$n6522
.sym 105429 basesoc_timer0_eventmanager_status_w
.sym 105431 basesoc_timer0_value[12]
.sym 105432 basesoc_timer0_value[13]
.sym 105433 basesoc_timer0_value[14]
.sym 105434 basesoc_timer0_value[15]
.sym 105435 basesoc_timer0_value[4]
.sym 105436 basesoc_timer0_value[5]
.sym 105437 basesoc_timer0_value[6]
.sym 105438 basesoc_timer0_value[7]
.sym 105439 basesoc_dat_w[4]
.sym 105443 $abc$36456$n4978
.sym 105444 basesoc_timer0_value_status[6]
.sym 105445 $abc$36456$n3305
.sym 105446 basesoc_timer0_load_storage[6]
.sym 105447 $abc$36456$n3329
.sym 105448 $abc$36456$n3334
.sym 105451 $abc$36456$n4977_1
.sym 105452 basesoc_timer0_value_status[18]
.sym 105453 $abc$36456$n3307
.sym 105454 basesoc_timer0_load_storage[10]
.sym 105455 $abc$36456$n3335
.sym 105456 $abc$36456$n3336
.sym 105457 $abc$36456$n3337
.sym 105458 $abc$36456$n3338
.sym 105459 basesoc_timer0_value[0]
.sym 105460 basesoc_timer0_value[1]
.sym 105461 basesoc_timer0_value[2]
.sym 105462 basesoc_timer0_value[3]
.sym 105463 basesoc_timer0_reload_storage[14]
.sym 105464 $abc$36456$n6528
.sym 105465 basesoc_timer0_eventmanager_status_w
.sym 105467 $abc$36456$n3309
.sym 105468 basesoc_timer0_load_storage[22]
.sym 105471 basesoc_timer0_load_storage[22]
.sym 105472 $abc$36456$n5204_1
.sym 105473 basesoc_timer0_en_storage
.sym 105475 basesoc_timer0_load_storage[11]
.sym 105476 $abc$36456$n5182
.sym 105477 basesoc_timer0_en_storage
.sym 105479 basesoc_timer0_value[8]
.sym 105480 basesoc_timer0_value[9]
.sym 105481 basesoc_timer0_value[10]
.sym 105482 basesoc_timer0_value[11]
.sym 105483 basesoc_timer0_load_storage[17]
.sym 105484 $abc$36456$n5194
.sym 105485 basesoc_timer0_en_storage
.sym 105487 basesoc_timer0_load_storage[15]
.sym 105488 $abc$36456$n5190_1
.sym 105489 basesoc_timer0_en_storage
.sym 105491 basesoc_timer0_load_storage[14]
.sym 105492 $abc$36456$n5188
.sym 105493 basesoc_timer0_en_storage
.sym 105495 basesoc_timer0_reload_storage[1]
.sym 105496 $abc$36456$n3313
.sym 105497 $abc$36456$n3309
.sym 105498 basesoc_timer0_load_storage[17]
.sym 105499 basesoc_timer0_reload_storage[17]
.sym 105500 $abc$36456$n6537
.sym 105501 basesoc_timer0_eventmanager_status_w
.sym 105503 basesoc_timer0_value[16]
.sym 105507 basesoc_timer0_value[24]
.sym 105511 basesoc_timer0_value[20]
.sym 105515 basesoc_timer0_value[0]
.sym 105519 $abc$36456$n4980_1
.sym 105520 basesoc_timer0_value_status[24]
.sym 105521 $abc$36456$n3309
.sym 105522 basesoc_timer0_load_storage[16]
.sym 105523 basesoc_timer0_value_status[0]
.sym 105524 $abc$36456$n4978
.sym 105525 $abc$36456$n4977_1
.sym 105526 basesoc_timer0_value_status[16]
.sym 105527 basesoc_timer0_value[15]
.sym 105531 $abc$36456$n4980_1
.sym 105532 basesoc_timer0_value_status[25]
.sym 105533 $abc$36456$n3316
.sym 105534 basesoc_timer0_reload_storage[9]
.sym 105535 basesoc_timer0_value[31]
.sym 105539 $abc$36456$n4980_1
.sym 105540 basesoc_timer0_value_status[31]
.sym 105541 $abc$36456$n3307
.sym 105542 basesoc_timer0_load_storage[15]
.sym 105543 basesoc_timer0_value[24]
.sym 105544 basesoc_timer0_value[25]
.sym 105545 basesoc_timer0_value[26]
.sym 105546 basesoc_timer0_value[27]
.sym 105547 basesoc_timer0_value[7]
.sym 105551 basesoc_timer0_value[25]
.sym 105555 basesoc_timer0_value_status[7]
.sym 105556 $abc$36456$n4978
.sym 105557 $abc$36456$n5037_1
.sym 105558 $abc$36456$n5038
.sym 105559 basesoc_timer0_value[28]
.sym 105560 basesoc_timer0_value[29]
.sym 105561 basesoc_timer0_value[30]
.sym 105562 basesoc_timer0_value[31]
.sym 105563 $abc$36456$n5015_1
.sym 105564 $abc$36456$n5016_1
.sym 105565 $abc$36456$n5021_1
.sym 105566 $abc$36456$n3303
.sym 105567 basesoc_timer0_load_storage[29]
.sym 105568 $abc$36456$n5218
.sym 105569 basesoc_timer0_en_storage
.sym 105571 $abc$36456$n3322
.sym 105572 basesoc_timer0_reload_storage[29]
.sym 105573 $abc$36456$n3319
.sym 105574 basesoc_timer0_reload_storage[21]
.sym 105575 $abc$36456$n5033_1
.sym 105576 $abc$36456$n5036_1
.sym 105577 $abc$36456$n5039
.sym 105578 $abc$36456$n3303
.sym 105579 basesoc_timer0_reload_storage[29]
.sym 105580 $abc$36456$n6573
.sym 105581 basesoc_timer0_eventmanager_status_w
.sym 105583 $abc$36456$n4977_1
.sym 105584 basesoc_timer0_value_status[21]
.sym 105585 $abc$36456$n3311
.sym 105586 basesoc_timer0_load_storage[29]
.sym 105587 $abc$36456$n4971_1
.sym 105588 basesoc_timer0_value_status[15]
.sym 105589 $abc$36456$n3319
.sym 105590 basesoc_timer0_reload_storage[23]
.sym 105595 basesoc_dat_w[2]
.sym 105599 basesoc_dat_w[7]
.sym 105603 basesoc_ctrl_reset_reset_r
.sym 105607 basesoc_timer0_reload_storage[1]
.sym 105608 basesoc_timer0_value[1]
.sym 105609 basesoc_timer0_eventmanager_status_w
.sym 105611 basesoc_dat_w[6]
.sym 105615 $abc$36456$n3319
.sym 105616 $abc$36456$n3302
.sym 105617 sys_rst
.sym 105627 basesoc_dat_w[4]
.sym 105639 basesoc_dat_w[5]
.sym 105643 basesoc_dat_w[7]
.sym 105667 basesoc_dat_w[7]
.sym 105671 basesoc_dat_w[2]
.sym 105688 waittimer0_count[0]
.sym 105692 waittimer0_count[1]
.sym 105693 $PACKER_VCC_NET
.sym 105696 waittimer0_count[2]
.sym 105697 $PACKER_VCC_NET
.sym 105698 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 105700 waittimer0_count[3]
.sym 105701 $PACKER_VCC_NET
.sym 105702 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 105704 waittimer0_count[4]
.sym 105705 $PACKER_VCC_NET
.sym 105706 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 105708 waittimer0_count[5]
.sym 105709 $PACKER_VCC_NET
.sym 105710 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 105712 waittimer0_count[6]
.sym 105713 $PACKER_VCC_NET
.sym 105714 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 105716 waittimer0_count[7]
.sym 105717 $PACKER_VCC_NET
.sym 105718 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 105720 waittimer0_count[8]
.sym 105721 $PACKER_VCC_NET
.sym 105722 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 105724 waittimer0_count[9]
.sym 105725 $PACKER_VCC_NET
.sym 105726 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 105728 waittimer0_count[10]
.sym 105729 $PACKER_VCC_NET
.sym 105730 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 105732 waittimer0_count[11]
.sym 105733 $PACKER_VCC_NET
.sym 105734 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 105736 waittimer0_count[12]
.sym 105737 $PACKER_VCC_NET
.sym 105738 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 105740 waittimer0_count[13]
.sym 105741 $PACKER_VCC_NET
.sym 105742 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 105744 waittimer0_count[14]
.sym 105745 $PACKER_VCC_NET
.sym 105746 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 105748 waittimer0_count[15]
.sym 105749 $PACKER_VCC_NET
.sym 105750 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 105752 waittimer0_count[16]
.sym 105753 $PACKER_VCC_NET
.sym 105754 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 105763 $abc$36456$n158
.sym 105771 $abc$36456$n152
.sym 105775 sys_rst
.sym 105776 $abc$36456$n6475
.sym 105777 user_btn0
.sym 105779 sys_rst
.sym 105780 $abc$36456$n6483
.sym 105781 user_btn0
.sym 105783 sys_rst
.sym 105784 basesoc_uart_tx_fifo_wrport_we
.sym 105785 basesoc_uart_tx_fifo_do_read
.sym 105787 $abc$36456$n6659
.sym 105788 $abc$36456$n6660
.sym 105789 basesoc_uart_tx_fifo_wrport_we
.sym 105791 $abc$36456$n6662
.sym 105792 $abc$36456$n6663
.sym 105793 basesoc_uart_tx_fifo_wrport_we
.sym 105796 $PACKER_VCC_NET
.sym 105797 basesoc_uart_tx_fifo_level0[0]
.sym 105799 basesoc_uart_tx_fifo_level0[0]
.sym 105800 basesoc_uart_tx_fifo_level0[1]
.sym 105801 basesoc_uart_tx_fifo_level0[2]
.sym 105802 basesoc_uart_tx_fifo_level0[3]
.sym 105803 $abc$36456$n6668
.sym 105804 $abc$36456$n6669
.sym 105805 basesoc_uart_tx_fifo_wrport_we
.sym 105807 $abc$36456$n6665
.sym 105808 $abc$36456$n6666
.sym 105809 basesoc_uart_tx_fifo_wrport_we
.sym 105812 basesoc_uart_tx_fifo_level0[0]
.sym 105814 $PACKER_VCC_NET
.sym 105816 basesoc_uart_tx_fifo_level0[0]
.sym 105821 basesoc_uart_tx_fifo_level0[1]
.sym 105825 basesoc_uart_tx_fifo_level0[2]
.sym 105826 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 105829 basesoc_uart_tx_fifo_level0[3]
.sym 105830 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 105833 basesoc_uart_tx_fifo_level0[4]
.sym 105834 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 105835 por_rst
.sym 105836 $abc$36456$n4134
.sym 105839 $abc$36456$n206
.sym 105843 por_rst
.sym 105844 $abc$36456$n4131
.sym 105848 reset_delay[0]
.sym 105852 reset_delay[1]
.sym 105853 $PACKER_VCC_NET
.sym 105856 reset_delay[2]
.sym 105857 $PACKER_VCC_NET
.sym 105858 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 105860 reset_delay[3]
.sym 105861 $PACKER_VCC_NET
.sym 105862 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 105864 reset_delay[4]
.sym 105865 $PACKER_VCC_NET
.sym 105866 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 105868 reset_delay[5]
.sym 105869 $PACKER_VCC_NET
.sym 105870 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 105872 reset_delay[6]
.sym 105873 $PACKER_VCC_NET
.sym 105874 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 105876 reset_delay[7]
.sym 105877 $PACKER_VCC_NET
.sym 105878 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 105880 reset_delay[8]
.sym 105881 $PACKER_VCC_NET
.sym 105882 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 105884 reset_delay[9]
.sym 105885 $PACKER_VCC_NET
.sym 105886 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 105888 reset_delay[10]
.sym 105889 $PACKER_VCC_NET
.sym 105890 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 105892 reset_delay[11]
.sym 105893 $PACKER_VCC_NET
.sym 105894 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 105895 por_rst
.sym 105896 $abc$36456$n4138
.sym 105899 por_rst
.sym 105900 $abc$36456$n4135
.sym 105903 $abc$36456$n218
.sym 105907 $abc$36456$n212
.sym 105911 picorv32.mem_rdata_latched[22]
.sym 105923 picorv32.mem_rdata_latched[7]
.sym 105943 $abc$36456$n4643
.sym 105947 $abc$36456$n2956_1
.sym 105948 $abc$36456$n2963
.sym 105949 $abc$36456$n2962
.sym 105950 picorv32.latched_rd[5]
.sym 105959 $abc$36456$n2963
.sym 105960 $abc$36456$n2956_1
.sym 105961 $abc$36456$n2962
.sym 105967 $abc$36456$n3030
.sym 105968 picorv32.decoded_rs1[5]
.sym 105971 $abc$36456$n4650
.sym 105979 $abc$36456$n3030
.sym 105980 picorv32.decoded_rs1[3]
.sym 105991 $abc$36456$n2956_1
.sym 105992 picorv32.mem_rdata_latched[18]
.sym 105993 $abc$36456$n2957
.sym 105995 $abc$36456$n2956_1
.sym 105996 picorv32.mem_rdata_latched[18]
.sym 105997 $abc$36456$n2957
.sym 105998 picorv32.latched_rd[3]
.sym 105999 picorv32.decoded_rs1[2]
.sym 106000 picorv32.decoded_rs1[3]
.sym 106001 picorv32.decoded_rs1[4]
.sym 106002 picorv32.decoded_rs1[5]
.sym 106003 $abc$36456$n4641
.sym 106011 picorv32.irq_pending[14]
.sym 106012 picorv32.irq_mask[14]
.sym 106019 picorv32.irq_pending[13]
.sym 106020 picorv32.irq_mask[13]
.sym 106103 $abc$36456$n176
.sym 106107 sys_rst
.sym 106108 $abc$36456$n6393
.sym 106109 user_btn2
.sym 106111 eventmanager_status_w[2]
.sym 106112 sys_rst
.sym 106113 user_btn2
.sym 106119 $abc$36456$n3370
.sym 106120 $abc$36456$n3374
.sym 106121 $abc$36456$n174
.sym 106122 $abc$36456$n176
.sym 106127 sys_rst
.sym 106128 $abc$36456$n6395
.sym 106129 user_btn2
.sym 106131 $abc$36456$n174
.sym 106135 sys_rst
.sym 106136 $abc$36456$n6411
.sym 106137 user_btn2
.sym 106139 $abc$36456$n180
.sym 106143 sys_rst
.sym 106144 $abc$36456$n6401
.sym 106145 user_btn2
.sym 106147 $abc$36456$n178
.sym 106151 $abc$36456$n178
.sym 106152 $abc$36456$n180
.sym 106153 $abc$36456$n182
.sym 106154 $abc$36456$n184
.sym 106155 $abc$36456$n184
.sym 106159 sys_rst
.sym 106160 $abc$36456$n6409
.sym 106161 user_btn2
.sym 106163 sys_rst
.sym 106164 $abc$36456$n6405
.sym 106165 user_btn2
.sym 106168 waittimer2_count[0]
.sym 106170 $PACKER_VCC_NET
.sym 106179 user_btn2
.sym 106180 $abc$36456$n6399
.sym 106195 user_btn2
.sym 106196 $abc$36456$n6381
.sym 106283 array_muxed0[14]
.sym 106284 array_muxed1[10]
.sym 106287 array_muxed0[14]
.sym 106288 array_muxed1[0]
.sym 106311 basesoc_dat_w[4]
.sym 106331 basesoc_dat_w[7]
.sym 106335 basesoc_dat_w[4]
.sym 106359 basesoc_timer0_reload_storage[20]
.sym 106360 $abc$36456$n6546
.sym 106361 basesoc_timer0_eventmanager_status_w
.sym 106363 basesoc_timer0_reload_storage[15]
.sym 106364 $abc$36456$n6531
.sym 106365 basesoc_timer0_eventmanager_status_w
.sym 106367 basesoc_timer0_value[4]
.sym 106371 basesoc_timer0_value[6]
.sym 106375 basesoc_timer0_value[12]
.sym 106379 $abc$36456$n4978
.sym 106380 basesoc_timer0_value_status[4]
.sym 106381 $abc$36456$n3319
.sym 106382 basesoc_timer0_reload_storage[20]
.sym 106383 basesoc_timer0_reload_storage[15]
.sym 106384 $abc$36456$n3316
.sym 106385 $abc$36456$n3309
.sym 106386 basesoc_timer0_load_storage[23]
.sym 106387 basesoc_timer0_value[2]
.sym 106392 basesoc_timer0_value[0]
.sym 106396 basesoc_timer0_value[1]
.sym 106397 $PACKER_VCC_NET
.sym 106400 basesoc_timer0_value[2]
.sym 106401 $PACKER_VCC_NET
.sym 106402 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 106404 basesoc_timer0_value[3]
.sym 106405 $PACKER_VCC_NET
.sym 106406 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 106408 basesoc_timer0_value[4]
.sym 106409 $PACKER_VCC_NET
.sym 106410 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 106412 basesoc_timer0_value[5]
.sym 106413 $PACKER_VCC_NET
.sym 106414 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 106416 basesoc_timer0_value[6]
.sym 106417 $PACKER_VCC_NET
.sym 106418 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 106420 basesoc_timer0_value[7]
.sym 106421 $PACKER_VCC_NET
.sym 106422 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 106424 basesoc_timer0_value[8]
.sym 106425 $PACKER_VCC_NET
.sym 106426 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 106428 basesoc_timer0_value[9]
.sym 106429 $PACKER_VCC_NET
.sym 106430 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 106432 basesoc_timer0_value[10]
.sym 106433 $PACKER_VCC_NET
.sym 106434 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 106436 basesoc_timer0_value[11]
.sym 106437 $PACKER_VCC_NET
.sym 106438 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 106440 basesoc_timer0_value[12]
.sym 106441 $PACKER_VCC_NET
.sym 106442 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 106444 basesoc_timer0_value[13]
.sym 106445 $PACKER_VCC_NET
.sym 106446 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 106448 basesoc_timer0_value[14]
.sym 106449 $PACKER_VCC_NET
.sym 106450 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 106452 basesoc_timer0_value[15]
.sym 106453 $PACKER_VCC_NET
.sym 106454 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 106456 basesoc_timer0_value[16]
.sym 106457 $PACKER_VCC_NET
.sym 106458 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 106460 basesoc_timer0_value[17]
.sym 106461 $PACKER_VCC_NET
.sym 106462 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 106464 basesoc_timer0_value[18]
.sym 106465 $PACKER_VCC_NET
.sym 106466 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 106468 basesoc_timer0_value[19]
.sym 106469 $PACKER_VCC_NET
.sym 106470 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 106472 basesoc_timer0_value[20]
.sym 106473 $PACKER_VCC_NET
.sym 106474 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 106476 basesoc_timer0_value[21]
.sym 106477 $PACKER_VCC_NET
.sym 106478 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 106480 basesoc_timer0_value[22]
.sym 106481 $PACKER_VCC_NET
.sym 106482 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 106484 basesoc_timer0_value[23]
.sym 106485 $PACKER_VCC_NET
.sym 106486 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 106488 basesoc_timer0_value[24]
.sym 106489 $PACKER_VCC_NET
.sym 106490 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 106492 basesoc_timer0_value[25]
.sym 106493 $PACKER_VCC_NET
.sym 106494 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 106496 basesoc_timer0_value[26]
.sym 106497 $PACKER_VCC_NET
.sym 106498 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 106500 basesoc_timer0_value[27]
.sym 106501 $PACKER_VCC_NET
.sym 106502 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 106504 basesoc_timer0_value[28]
.sym 106505 $PACKER_VCC_NET
.sym 106506 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 106508 basesoc_timer0_value[29]
.sym 106509 $PACKER_VCC_NET
.sym 106510 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 106512 basesoc_timer0_value[30]
.sym 106513 $PACKER_VCC_NET
.sym 106514 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 106516 basesoc_timer0_value[31]
.sym 106517 $PACKER_VCC_NET
.sym 106518 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 106519 basesoc_timer0_load_storage[9]
.sym 106520 $abc$36456$n5178
.sym 106521 basesoc_timer0_en_storage
.sym 106523 basesoc_timer0_reload_storage[28]
.sym 106524 $abc$36456$n6570
.sym 106525 basesoc_timer0_eventmanager_status_w
.sym 106527 $abc$36456$n4998_1
.sym 106528 $abc$36456$n5004_1
.sym 106529 $abc$36456$n5005
.sym 106530 $abc$36456$n3303
.sym 106531 basesoc_timer0_reload_storage[21]
.sym 106532 $abc$36456$n6549
.sym 106533 basesoc_timer0_eventmanager_status_w
.sym 106535 $abc$36456$n4977_1
.sym 106536 basesoc_timer0_value_status[23]
.sym 106537 $abc$36456$n3305
.sym 106538 basesoc_timer0_load_storage[7]
.sym 106539 basesoc_timer0_reload_storage[9]
.sym 106540 $abc$36456$n6513
.sym 106541 basesoc_timer0_eventmanager_status_w
.sym 106543 basesoc_timer0_load_storage[21]
.sym 106544 $abc$36456$n5202_1
.sym 106545 basesoc_timer0_en_storage
.sym 106547 basesoc_timer0_load_storage[28]
.sym 106548 $abc$36456$n5216_1
.sym 106549 basesoc_timer0_en_storage
.sym 106551 basesoc_timer0_reload_storage[31]
.sym 106552 $abc$36456$n3322
.sym 106553 $abc$36456$n5034_1
.sym 106554 $abc$36456$n5035
.sym 106555 basesoc_timer0_load_storage[31]
.sym 106556 $abc$36456$n5222_1
.sym 106557 basesoc_timer0_en_storage
.sym 106559 basesoc_timer0_reload_storage[23]
.sym 106560 $abc$36456$n6555
.sym 106561 basesoc_timer0_eventmanager_status_w
.sym 106563 basesoc_timer0_load_storage[7]
.sym 106564 $abc$36456$n5174
.sym 106565 basesoc_timer0_en_storage
.sym 106567 basesoc_timer0_load_storage[23]
.sym 106568 $abc$36456$n5206
.sym 106569 basesoc_timer0_en_storage
.sym 106571 basesoc_timer0_reload_storage[7]
.sym 106572 $abc$36456$n6507
.sym 106573 basesoc_timer0_eventmanager_status_w
.sym 106575 basesoc_timer0_reload_storage[7]
.sym 106576 $abc$36456$n3313
.sym 106577 $abc$36456$n3311
.sym 106578 basesoc_timer0_load_storage[31]
.sym 106579 basesoc_timer0_reload_storage[31]
.sym 106580 $abc$36456$n6579
.sym 106581 basesoc_timer0_eventmanager_status_w
.sym 106583 array_muxed1[0]
.sym 106587 eventmanager_status_w[2]
.sym 106607 eventmanager_status_w[2]
.sym 106608 eventsourceprocess2_old_trigger
.sym 106611 array_muxed1[2]
.sym 106635 $abc$36456$n2948
.sym 106639 basesoc_dat_w[2]
.sym 106640 $abc$36456$n3355_1
.sym 106641 sys_rst
.sym 106642 $abc$36456$n2948
.sym 106647 user_btn0
.sym 106648 $abc$36456$n6451
.sym 106651 $abc$36456$n148
.sym 106655 $abc$36456$n146
.sym 106659 waittimer0_count[0]
.sym 106660 eventmanager_status_w[0]
.sym 106661 sys_rst
.sym 106662 user_btn0
.sym 106664 waittimer0_count[0]
.sym 106666 $PACKER_VCC_NET
.sym 106667 eventmanager_status_w[0]
.sym 106668 sys_rst
.sym 106669 user_btn0
.sym 106671 $abc$36456$n3349
.sym 106672 $abc$36456$n3353_1
.sym 106673 $abc$36456$n146
.sym 106674 $abc$36456$n148
.sym 106675 user_btn0
.sym 106676 $abc$36456$n6461
.sym 106679 sys_rst
.sym 106680 $abc$36456$n6465
.sym 106681 user_btn0
.sym 106683 sys_rst
.sym 106684 $abc$36456$n6471
.sym 106685 user_btn0
.sym 106687 $abc$36456$n154
.sym 106691 $abc$36456$n156
.sym 106695 $abc$36456$n150
.sym 106696 $abc$36456$n152
.sym 106697 $abc$36456$n154
.sym 106698 $abc$36456$n156
.sym 106699 sys_rst
.sym 106700 $abc$36456$n6479
.sym 106701 user_btn0
.sym 106703 sys_rst
.sym 106704 $abc$36456$n6481
.sym 106705 user_btn0
.sym 106707 sys_rst
.sym 106708 $abc$36456$n6463
.sym 106709 user_btn0
.sym 106735 $abc$36456$n150
.sym 106783 picorv32.mem_rdata_latched[8]
.sym 106819 $abc$36456$n226
.sym 106835 picorv32.decoded_rs2[5]
.sym 106839 $abc$36456$n4631
.sym 106843 picorv32.decoded_rs2[0]
.sym 106844 picorv32.mem_rdata_latched[20]
.sym 106845 $abc$36456$n3030
.sym 106847 picorv32.cpuregs_wrdata[13]
.sym 106851 picorv32.mem_rdata_latched[20]
.sym 106855 $abc$36456$n4623
.sym 106863 picorv32.decoded_rs2[4]
.sym 106864 picorv32.mem_rdata_latched[24]
.sym 106865 $abc$36456$n3030
.sym 106867 picorv32.cpuregs_wrdata[1]
.sym 106871 $abc$36456$n3888
.sym 106872 picorv32.mem_rdata_latched[17]
.sym 106873 picorv32.decoded_rs1[2]
.sym 106874 $abc$36456$n3030
.sym 106875 $abc$36456$n3830
.sym 106879 $abc$36456$n3030
.sym 106880 picorv32.decoded_rs2[5]
.sym 106883 $abc$36456$n4631
.sym 106884 picorv32.latched_rd[4]
.sym 106885 $abc$36456$n2981
.sym 106891 $abc$36456$n3030
.sym 106892 picorv32.decoded_rs2[5]
.sym 106893 picorv32.latched_rd[5]
.sym 106895 $abc$36456$n4625
.sym 106896 picorv32.latched_rd[1]
.sym 106897 picorv32.latched_rd[0]
.sym 106898 $abc$36456$n4623
.sym 106899 $abc$36456$n2976
.sym 106900 $abc$36456$n2982_1
.sym 106901 $abc$36456$n2991
.sym 106903 $abc$36456$n3168
.sym 106904 picorv32.latched_rd[3]
.sym 106905 $abc$36456$n3166
.sym 106906 picorv32.decoded_rd[3]
.sym 106907 picorv32.irq_state[0]
.sym 106908 picorv32.cpu_state[0]
.sym 106909 $abc$36456$n3168
.sym 106910 picorv32.latched_rd[0]
.sym 106911 $abc$36456$n3168
.sym 106912 picorv32.latched_rd[4]
.sym 106913 $abc$36456$n3166
.sym 106914 picorv32.decoded_rd[4]
.sym 106915 $abc$36456$n3168
.sym 106916 picorv32.latched_rd[1]
.sym 106917 $abc$36456$n3166
.sym 106918 picorv32.decoded_rd[1]
.sym 106919 $abc$36456$n3888
.sym 106920 picorv32.mem_rdata_latched[16]
.sym 106921 picorv32.decoded_rs1[1]
.sym 106922 $abc$36456$n3030
.sym 106923 $abc$36456$n4546
.sym 106924 $abc$36456$n4547
.sym 106925 $abc$36456$n3718_1
.sym 106926 $abc$36456$n4459
.sym 106927 $abc$36456$n3166
.sym 106928 picorv32.decoded_rd[0]
.sym 106929 $abc$36456$n3167
.sym 106931 $abc$36456$n3168
.sym 106932 picorv32.latched_rd[2]
.sym 106933 $abc$36456$n3166
.sym 106934 picorv32.decoded_rd[2]
.sym 106935 $abc$36456$n3888
.sym 106936 $abc$36456$n3030
.sym 106939 $abc$36456$n3888
.sym 106940 picorv32.mem_rdata_latched[15]
.sym 106941 picorv32.decoded_rs1[0]
.sym 106942 $abc$36456$n3030
.sym 106943 $abc$36456$n4637
.sym 106944 picorv32.latched_rd[1]
.sym 106945 $abc$36456$n4643
.sym 106946 picorv32.latched_rd[4]
.sym 106947 picorv32.cpuregs_rs1[13]
.sym 106951 $abc$36456$n4635
.sym 106952 picorv32.latched_rd[0]
.sym 106953 $abc$36456$n4639
.sym 106954 picorv32.latched_rd[2]
.sym 106955 $abc$36456$n2874
.sym 106956 $abc$36456$n2955_1
.sym 106957 $abc$36456$n2961
.sym 106958 $abc$36456$n2966_1
.sym 106959 picorv32.decoded_rs1[0]
.sym 106960 picorv32.decoded_rs1[1]
.sym 106961 $abc$36456$n3719
.sym 106963 picorv32.cpuregs_rs1[14]
.sym 106967 picorv32.irq_mask[14]
.sym 106968 picorv32.irq_pending[14]
.sym 106971 $abc$36456$n4635
.sym 106975 picorv32.cpuregs_wrdata[21]
.sym 106979 $abc$36456$n4639
.sym 106983 picorv32.irq_mask[14]
.sym 106984 $abc$36456$n3430
.sym 106985 $abc$36456$n4807_1
.sym 106987 picorv32.irq_pending[14]
.sym 106988 picorv32.cpu_state[0]
.sym 106989 $abc$36456$n4808
.sym 106991 picorv32.cpuregs_wrdata[22]
.sym 106995 $abc$36456$n4637
.sym 106999 $abc$36456$n3830
.sym 107019 $abc$36456$n4488
.sym 107020 $abc$36456$n4489
.sym 107021 $abc$36456$n3718_1
.sym 107022 $abc$36456$n4459
.sym 107027 picorv32.irq_mask[21]
.sym 107028 $abc$36456$n3430
.sym 107029 $abc$36456$n4851
.sym 107031 picorv32.irq_mask[22]
.sym 107032 picorv32.irq_state[1]
.sym 107033 picorv32.irq_pending[22]
.sym 107039 picorv32.irq_pending[22]
.sym 107040 picorv32.irq_mask[22]
.sym 107047 picorv32.irq_mask[22]
.sym 107048 picorv32.irq_pending[22]
.sym 107049 picorv32.irq_mask[21]
.sym 107050 picorv32.irq_pending[21]
.sym 107051 picorv32.latched_rd[2]
.sym 107052 picorv32.latched_rd[3]
.sym 107053 picorv32.latched_rd[4]
.sym 107054 picorv32.latched_rd[5]
.sym 107055 picorv32.irq_pending[21]
.sym 107056 picorv32.irq_mask[21]
.sym 107059 picorv32.latched_rd[0]
.sym 107060 picorv32.latched_rd[1]
.sym 107061 $abc$36456$n3469_1
.sym 107067 picorv32.cpuregs_rs1[22]
.sym 107075 picorv32.cpuregs_rs1[21]
.sym 107091 picorv32.irq_mask[21]
.sym 107092 picorv32.irq_state[1]
.sym 107093 picorv32.irq_pending[21]
.sym 107099 picorv32.irq_pending[24]
.sym 107100 picorv32.irq_mask[24]
.sym 107107 picorv32.irq_pending[27]
.sym 107108 picorv32.irq_mask[27]
.sym 107131 waittimer2_count[1]
.sym 107132 user_btn2
.sym 107259 basesoc_dat_w[3]
.sym 107263 basesoc_ctrl_reset_reset_r
.sym 107267 basesoc_dat_w[2]
.sym 107291 basesoc_dat_w[2]
.sym 107307 basesoc_dat_w[5]
.sym 107311 basesoc_dat_w[3]
.sym 107323 $abc$36456$n4990
.sym 107324 $abc$36456$n4993
.sym 107325 $abc$36456$n4996
.sym 107326 $abc$36456$n3303
.sym 107327 basesoc_adr[4]
.sym 107328 $abc$36456$n3302
.sym 107329 $abc$36456$n3324
.sym 107330 sys_rst
.sym 107331 $abc$36456$n4978
.sym 107332 basesoc_timer0_value_status[2]
.sym 107333 $abc$36456$n3319
.sym 107334 basesoc_timer0_reload_storage[18]
.sym 107335 basesoc_timer0_load_storage[4]
.sym 107336 $abc$36456$n5168_1
.sym 107337 basesoc_timer0_en_storage
.sym 107347 $abc$36456$n3302
.sym 107348 $abc$36456$n3326
.sym 107349 sys_rst
.sym 107351 basesoc_timer0_value[9]
.sym 107355 basesoc_timer0_value_status[1]
.sym 107356 $abc$36456$n4978
.sym 107357 $abc$36456$n4971_1
.sym 107358 basesoc_timer0_value_status[9]
.sym 107359 basesoc_timer0_value[3]
.sym 107363 basesoc_timer0_reload_storage[2]
.sym 107364 $abc$36456$n6492
.sym 107365 basesoc_timer0_eventmanager_status_w
.sym 107367 basesoc_timer0_value[18]
.sym 107371 basesoc_adr[4]
.sym 107372 $abc$36456$n3314
.sym 107375 basesoc_timer0_value[1]
.sym 107379 basesoc_timer0_value[11]
.sym 107383 basesoc_timer0_reload_storage[2]
.sym 107384 $abc$36456$n3313
.sym 107385 $abc$36456$n3309
.sym 107386 basesoc_timer0_load_storage[18]
.sym 107387 basesoc_timer0_reload_storage[11]
.sym 107388 $abc$36456$n3316
.sym 107389 $abc$36456$n3309
.sym 107390 basesoc_timer0_load_storage[19]
.sym 107391 basesoc_timer0_value_status[3]
.sym 107392 $abc$36456$n4978
.sym 107393 $abc$36456$n5000_1
.sym 107395 basesoc_timer0_reload_storage[28]
.sym 107396 $abc$36456$n3322
.sym 107397 $abc$36456$n5008
.sym 107398 $abc$36456$n5009_1
.sym 107399 basesoc_timer0_load_storage[2]
.sym 107400 $abc$36456$n5164
.sym 107401 basesoc_timer0_en_storage
.sym 107403 basesoc_timer0_reload_storage[19]
.sym 107404 $abc$36456$n3319
.sym 107405 $abc$36456$n5001_1
.sym 107407 basesoc_timer0_value_status[26]
.sym 107408 $abc$36456$n4980_1
.sym 107409 $abc$36456$n4994_1
.sym 107410 $abc$36456$n4995_1
.sym 107411 basesoc_timer0_reload_storage[4]
.sym 107412 $abc$36456$n3313
.sym 107413 $abc$36456$n3311
.sym 107414 basesoc_timer0_load_storage[28]
.sym 107415 basesoc_timer0_value[20]
.sym 107416 basesoc_timer0_value[21]
.sym 107417 basesoc_timer0_value[22]
.sym 107418 basesoc_timer0_value[23]
.sym 107419 basesoc_timer0_value[16]
.sym 107420 basesoc_timer0_value[17]
.sym 107421 basesoc_timer0_value[18]
.sym 107422 basesoc_timer0_value[19]
.sym 107423 $abc$36456$n3330
.sym 107424 $abc$36456$n3331
.sym 107425 $abc$36456$n3332
.sym 107426 $abc$36456$n3333
.sym 107427 $abc$36456$n4973_1
.sym 107428 $abc$36456$n4970_1
.sym 107429 $abc$36456$n4974_1
.sym 107430 $abc$36456$n4975
.sym 107431 basesoc_timer0_reload_storage[22]
.sym 107432 $abc$36456$n6552
.sym 107433 basesoc_timer0_eventmanager_status_w
.sym 107435 basesoc_timer0_reload_storage[19]
.sym 107436 $abc$36456$n6543
.sym 107437 basesoc_timer0_eventmanager_status_w
.sym 107439 basesoc_timer0_reload_storage[18]
.sym 107440 $abc$36456$n6540
.sym 107441 basesoc_timer0_eventmanager_status_w
.sym 107443 basesoc_timer0_value[14]
.sym 107447 basesoc_timer0_value[21]
.sym 107451 basesoc_timer0_value[22]
.sym 107455 basesoc_timer0_value_status[19]
.sym 107456 $abc$36456$n4977_1
.sym 107457 $abc$36456$n5003_1
.sym 107459 basesoc_timer0_value[8]
.sym 107463 basesoc_timer0_value[19]
.sym 107467 basesoc_timer0_value[23]
.sym 107471 $abc$36456$n4977_1
.sym 107472 basesoc_timer0_value_status[17]
.sym 107473 $abc$36456$n3319
.sym 107474 basesoc_timer0_reload_storage[17]
.sym 107475 basesoc_timer0_value[17]
.sym 107479 basesoc_timer0_reload_storage[27]
.sym 107480 $abc$36456$n3322
.sym 107481 $abc$36456$n4999
.sym 107482 $abc$36456$n5002
.sym 107483 basesoc_timer0_load_storage[9]
.sym 107484 $abc$36456$n3307
.sym 107485 $abc$36456$n3311
.sym 107486 basesoc_timer0_load_storage[25]
.sym 107487 basesoc_dat_w[6]
.sym 107491 $abc$36456$n4971_1
.sym 107492 basesoc_timer0_value_status[11]
.sym 107493 $abc$36456$n3311
.sym 107494 basesoc_timer0_load_storage[27]
.sym 107495 basesoc_dat_w[3]
.sym 107499 basesoc_timer0_reload_storage[30]
.sym 107500 $abc$36456$n6576
.sym 107501 basesoc_timer0_eventmanager_status_w
.sym 107503 $abc$36456$n4977_1
.sym 107504 basesoc_timer0_value_status[22]
.sym 107505 $abc$36456$n3311
.sym 107506 basesoc_timer0_load_storage[30]
.sym 107507 basesoc_timer0_reload_storage[27]
.sym 107508 $abc$36456$n6567
.sym 107509 basesoc_timer0_eventmanager_status_w
.sym 107511 basesoc_timer0_reload_storage[0]
.sym 107512 $abc$36456$n6486
.sym 107513 basesoc_timer0_eventmanager_status_w
.sym 107519 basesoc_timer0_load_storage[27]
.sym 107520 $abc$36456$n5214_1
.sym 107521 basesoc_timer0_en_storage
.sym 107523 basesoc_timer0_load_storage[18]
.sym 107524 $abc$36456$n5196_1
.sym 107525 basesoc_timer0_en_storage
.sym 107528 basesoc_timer0_value[0]
.sym 107530 $PACKER_VCC_NET
.sym 107531 basesoc_timer0_load_storage[0]
.sym 107532 $abc$36456$n5160_1
.sym 107533 basesoc_timer0_en_storage
.sym 107535 sys_rst
.sym 107536 basesoc_timer0_value[0]
.sym 107537 basesoc_timer0_en_storage
.sym 107539 basesoc_timer0_load_storage[30]
.sym 107540 $abc$36456$n5220_1
.sym 107541 basesoc_timer0_en_storage
.sym 107563 basesoc_dat_w[1]
.sym 107567 basesoc_dat_w[7]
.sym 107571 basesoc_dat_w[6]
.sym 107579 basesoc_dat_w[6]
.sym 107595 basesoc_dat_w[3]
.sym 107631 waittimer0_count[1]
.sym 107632 user_btn0
.sym 107651 eventmanager_status_w[0]
.sym 107652 eventsourceprocess0_old_trigger
.sym 107655 eventmanager_status_w[0]
.sym 107739 picorv32.mem_rdata_latched[11]
.sym 107751 picorv32.mem_rdata_latched[9]
.sym 107767 picorv32.decoded_rs2[2]
.sym 107768 picorv32.decoded_rs2[3]
.sym 107769 picorv32.decoded_rs2[4]
.sym 107770 picorv32.decoded_rs2[5]
.sym 107771 picorv32.decoded_rs2[0]
.sym 107772 picorv32.decoded_rs2[1]
.sym 107773 $abc$36456$n3754
.sym 107776 picorv32.reg_sh[0]
.sym 107778 $PACKER_VCC_NET
.sym 107779 picorv32.decoded_rs2[1]
.sym 107780 picorv32.mem_rdata_latched[21]
.sym 107781 $abc$36456$n3030
.sym 107783 $abc$36456$n4629
.sym 107787 picorv32.cpuregs_wrdata[3]
.sym 107791 picorv32.decoded_rs2[2]
.sym 107792 picorv32.mem_rdata_latched[22]
.sym 107793 $abc$36456$n3030
.sym 107799 $abc$36456$n4454
.sym 107800 $abc$36456$n4455
.sym 107801 $abc$36456$n3753
.sym 107802 $abc$36456$n4443
.sym 107803 $abc$36456$n6256
.sym 107804 $abc$36456$n4547
.sym 107805 $abc$36456$n3753
.sym 107806 $abc$36456$n4443
.sym 107807 $abc$36456$n4451
.sym 107808 $abc$36456$n4452
.sym 107809 $abc$36456$n3753
.sym 107810 $abc$36456$n4443
.sym 107811 $abc$36456$n6210
.sym 107812 $abc$36456$n6211
.sym 107813 $abc$36456$n3753
.sym 107814 $abc$36456$n4443
.sym 107815 picorv32.cpuregs_wrdata[0]
.sym 107819 $abc$36456$n4560
.sym 107820 $abc$36456$n4561
.sym 107821 $abc$36456$n3753
.sym 107822 $abc$36456$n4443
.sym 107823 $abc$36456$n4448
.sym 107824 $abc$36456$n4449
.sym 107825 $abc$36456$n3753
.sym 107826 $abc$36456$n4443
.sym 107827 $abc$36456$n4445
.sym 107828 $abc$36456$n4446
.sym 107829 $abc$36456$n3753
.sym 107830 $abc$36456$n4443
.sym 107831 $abc$36456$n4716_1
.sym 107832 picorv32.cpuregs_rs1[21]
.sym 107833 $abc$36456$n4848
.sym 107834 $abc$36456$n4850
.sym 107835 picorv32.cpuregs_wrdata[14]
.sym 107839 $abc$36456$n4629
.sym 107840 picorv32.latched_rd[3]
.sym 107841 picorv32.latched_rd[2]
.sym 107842 $abc$36456$n4627
.sym 107843 picorv32.cpuregs_wrdata[15]
.sym 107847 $abc$36456$n6286
.sym 107848 $abc$36456$n4542
.sym 107849 $abc$36456$n3753
.sym 107850 $abc$36456$n4443
.sym 107851 $abc$36456$n6212
.sym 107852 $abc$36456$n4566
.sym 107853 $abc$36456$n3718_1
.sym 107854 $abc$36456$n4459
.sym 107855 $abc$36456$n4541
.sym 107856 $abc$36456$n4542
.sym 107857 $abc$36456$n3718_1
.sym 107858 $abc$36456$n4459
.sym 107859 picorv32.cpuregs_wrdata[2]
.sym 107863 picorv32.cpuregs_rs1[3]
.sym 107867 picorv32.cpuregs_rs1[2]
.sym 107871 picorv32.instr_maskirq
.sym 107872 picorv32.cpu_state[2]
.sym 107875 $abc$36456$n3888
.sym 107876 picorv32.mem_rdata_latched[19]
.sym 107877 picorv32.decoded_rs1[4]
.sym 107878 $abc$36456$n3030
.sym 107879 $abc$36456$n4558
.sym 107880 $abc$36456$n4446
.sym 107881 $abc$36456$n3718_1
.sym 107882 $abc$36456$n4459
.sym 107883 $abc$36456$n6217
.sym 107884 $abc$36456$n4449
.sym 107885 $abc$36456$n3718_1
.sym 107886 $abc$36456$n4459
.sym 107887 $abc$36456$n4544
.sym 107888 $abc$36456$n4452
.sym 107889 $abc$36456$n3718_1
.sym 107890 $abc$36456$n4459
.sym 107891 $abc$36456$n4620
.sym 107892 $abc$36456$n4553
.sym 107893 $abc$36456$n3718_1
.sym 107894 $abc$36456$n4459
.sym 107895 picorv32.latched_compr
.sym 107896 picorv32.irq_state[0]
.sym 107897 $abc$36456$n3100
.sym 107898 $abc$36456$n3101
.sym 107899 picorv32.irq_mask[0]
.sym 107900 picorv32.irq_state[1]
.sym 107901 picorv32.irq_pending[0]
.sym 107903 picorv32.cpuregs_wrdata[30]
.sym 107907 $abc$36456$n231
.sym 107908 picorv32.latched_compr
.sym 107909 $abc$36456$n4297_1
.sym 107911 picorv32.cpuregs_wrdata[12]
.sym 107915 $abc$36456$n4534
.sym 107916 $abc$36456$n4501
.sym 107917 $abc$36456$n3753
.sym 107918 $abc$36456$n4443
.sym 107919 picorv32.cpuregs_wrdata[6]
.sym 107923 picorv32.cpuregs_wrdata[9]
.sym 107927 picorv32.irq_mask[13]
.sym 107928 picorv32.irq_pending[13]
.sym 107931 $abc$36456$n4530
.sym 107932 $abc$36456$n4495
.sym 107933 $abc$36456$n3753
.sym 107934 $abc$36456$n4443
.sym 107935 $abc$36456$n4528
.sym 107936 $abc$36456$n4492
.sym 107937 $abc$36456$n3753
.sym 107938 $abc$36456$n4443
.sym 107939 picorv32.cpuregs_rs1[4]
.sym 107943 $abc$36456$n4532
.sym 107944 $abc$36456$n4498
.sym 107945 $abc$36456$n3753
.sym 107946 $abc$36456$n4443
.sym 107947 $abc$36456$n4526
.sym 107948 $abc$36456$n4489
.sym 107949 $abc$36456$n3753
.sym 107950 $abc$36456$n4443
.sym 107951 $abc$36456$n4522
.sym 107952 $abc$36456$n4483
.sym 107953 $abc$36456$n3753
.sym 107954 $abc$36456$n4443
.sym 107955 $abc$36456$n4524
.sym 107956 $abc$36456$n4486
.sym 107957 $abc$36456$n3753
.sym 107958 $abc$36456$n4443
.sym 107959 picorv32.cpuregs_wrdata[24]
.sym 107963 $abc$36456$n4485
.sym 107964 $abc$36456$n4486
.sym 107965 $abc$36456$n3718_1
.sym 107966 $abc$36456$n4459
.sym 107967 $abc$36456$n4476
.sym 107968 $abc$36456$n4477
.sym 107969 $abc$36456$n3718_1
.sym 107970 $abc$36456$n4459
.sym 107971 picorv32.cpuregs_wrdata[27]
.sym 107975 picorv32.cpuregs_wrdata[28]
.sym 107979 $abc$36456$n4494
.sym 107980 $abc$36456$n4495
.sym 107981 $abc$36456$n3718_1
.sym 107982 $abc$36456$n4459
.sym 107983 $abc$36456$n4500
.sym 107984 $abc$36456$n4501
.sym 107985 $abc$36456$n3718_1
.sym 107986 $abc$36456$n4459
.sym 107987 picorv32.cpuregs_wrdata[17]
.sym 107991 $abc$36456$n4470
.sym 107992 $abc$36456$n4471
.sym 107993 $abc$36456$n3718_1
.sym 107994 $abc$36456$n4459
.sym 107995 $abc$36456$n4467
.sym 107996 $abc$36456$n4468
.sym 107997 $abc$36456$n3718_1
.sym 107998 $abc$36456$n4459
.sym 107999 $abc$36456$n4479
.sym 108000 $abc$36456$n4480
.sym 108001 $abc$36456$n3718_1
.sym 108002 $abc$36456$n4459
.sym 108003 $PACKER_GND_NET
.sym 108007 picorv32.irq_mask[29]
.sym 108008 $abc$36456$n3430
.sym 108009 $abc$36456$n4899
.sym 108011 $abc$36456$n5971
.sym 108012 $abc$36456$n231
.sym 108013 $abc$36456$n4362_1
.sym 108014 $abc$36456$n4361_1
.sym 108015 $abc$36456$n4464
.sym 108016 $abc$36456$n4465
.sym 108017 $abc$36456$n3718_1
.sym 108018 $abc$36456$n4459
.sym 108019 picorv32.irq_pending[22]
.sym 108020 picorv32.cpu_state[0]
.sym 108021 $abc$36456$n4858
.sym 108023 picorv32.cpuregs_wrdata[29]
.sym 108027 picorv32.irq_mask[24]
.sym 108028 $abc$36456$n3430
.sym 108029 $abc$36456$n4869
.sym 108031 picorv32.irq_pending[29]
.sym 108032 picorv32.cpu_state[0]
.sym 108033 $abc$36456$n4900
.sym 108035 $abc$36456$n4716_1
.sym 108036 picorv32.cpuregs_rs1[24]
.sym 108037 $abc$36456$n4866
.sym 108038 $abc$36456$n4868
.sym 108039 picorv32.cpuregs_wrdata[23]
.sym 108043 picorv32.irq_pending[24]
.sym 108044 picorv32.cpu_state[0]
.sym 108045 $abc$36456$n4870
.sym 108047 picorv32.irq_pending[16]
.sym 108048 picorv32.cpu_state[0]
.sym 108049 $abc$36456$n4822_1
.sym 108051 picorv32.irq_mask[27]
.sym 108052 picorv32.irq_pending[27]
.sym 108053 picorv32.irq_mask[24]
.sym 108054 picorv32.irq_pending[24]
.sym 108055 picorv32.irq_mask[27]
.sym 108056 picorv32.irq_state[1]
.sym 108057 picorv32.irq_pending[27]
.sym 108059 picorv32.irq_mask[24]
.sym 108060 picorv32.irq_state[1]
.sym 108061 picorv32.irq_pending[24]
.sym 108063 picorv32.cpuregs_rs1[18]
.sym 108067 $abc$36456$n4364_1
.sym 108068 $abc$36456$n4365_1
.sym 108071 $abc$36456$n5969
.sym 108072 $abc$36456$n231
.sym 108073 $abc$36456$n4359_1
.sym 108074 $abc$36456$n4358_1
.sym 108075 picorv32.cpuregs_rs1[28]
.sym 108079 $abc$36456$n232
.sym 108080 $abc$36456$n3166
.sym 108083 picorv32.irq_pending[24]
.sym 108084 picorv32.irq_pending[25]
.sym 108085 picorv32.irq_pending[26]
.sym 108086 picorv32.irq_pending[27]
.sym 108087 picorv32.irq_state[0]
.sym 108088 picorv32.reg_next_pc[28]
.sym 108089 $abc$36456$n3060
.sym 108090 picorv32.irq_state[1]
.sym 108091 picorv32.irq_mask[31]
.sym 108092 $abc$36456$n3430
.sym 108093 $abc$36456$n4910_1
.sym 108095 picorv32.irq_pending[29]
.sym 108096 picorv32.irq_mask[29]
.sym 108099 picorv32.irq_pending[28]
.sym 108100 picorv32.irq_mask[28]
.sym 108103 picorv32.irq_mask[28]
.sym 108104 picorv32.irq_pending[28]
.sym 108107 $abc$36456$n4346_1
.sym 108108 $abc$36456$n4347_1
.sym 108111 picorv32.irq_pending[25]
.sym 108112 picorv32.irq_mask[25]
.sym 108115 picorv32.irq_mask[25]
.sym 108116 picorv32.irq_pending[25]
.sym 108123 picorv32.reg_next_pc[30]
.sym 108124 picorv32.irq_state[0]
.sym 108125 $abc$36456$n231
.sym 108126 $abc$36456$n5987
.sym 108139 picorv32.cpuregs_wrdata[25]
.sym 108143 $abc$36456$n4387
.sym 108144 $abc$36456$n4388_1
.sym 108187 array_muxed0[14]
.sym 108188 array_muxed1[1]
.sym 108191 array_muxed0[14]
.sym 108192 array_muxed1[10]
.sym 108199 array_muxed0[14]
.sym 108200 array_muxed1[0]
.sym 108207 spram_dataout00[5]
.sym 108208 spram_dataout10[5]
.sym 108209 array_muxed0[14]
.sym 108210 slave_sel_r[2]
.sym 108227 basesoc_dat_w[1]
.sym 108251 basesoc_dat_w[5]
.sym 108279 basesoc_timer0_load_storage[24]
.sym 108280 $abc$36456$n5208_1
.sym 108281 basesoc_timer0_en_storage
.sym 108283 array_muxed1[3]
.sym 108287 basesoc_timer0_reload_storage[24]
.sym 108288 $abc$36456$n6558
.sym 108289 basesoc_timer0_eventmanager_status_w
.sym 108291 $abc$36456$n3309
.sym 108292 $abc$36456$n3302
.sym 108293 sys_rst
.sym 108303 $abc$36456$n5007_1
.sym 108304 $abc$36456$n5010_1
.sym 108305 $abc$36456$n5013_1
.sym 108306 $abc$36456$n3303
.sym 108311 basesoc_adr[4]
.sym 108312 $abc$36456$n3320
.sym 108319 basesoc_adr[4]
.sym 108320 $abc$36456$n3230
.sym 108323 $abc$36456$n4977_1
.sym 108324 basesoc_timer0_value_status[20]
.sym 108325 $abc$36456$n3305
.sym 108326 basesoc_timer0_load_storage[4]
.sym 108327 basesoc_dat_w[5]
.sym 108331 basesoc_dat_w[3]
.sym 108335 basesoc_dat_w[7]
.sym 108339 basesoc_timer0_reload_storage[4]
.sym 108340 $abc$36456$n6498
.sym 108341 basesoc_timer0_eventmanager_status_w
.sym 108343 basesoc_ctrl_reset_reset_r
.sym 108347 basesoc_dat_w[3]
.sym 108351 basesoc_dat_w[2]
.sym 108355 $abc$36456$n3322
.sym 108356 basesoc_timer0_reload_storage[24]
.sym 108357 $abc$36456$n3319
.sym 108358 basesoc_timer0_reload_storage[16]
.sym 108359 basesoc_timer0_reload_storage[11]
.sym 108360 $abc$36456$n6519
.sym 108361 basesoc_timer0_eventmanager_status_w
.sym 108363 basesoc_timer0_reload_storage[26]
.sym 108364 $abc$36456$n3322
.sym 108365 $abc$36456$n3305
.sym 108366 basesoc_timer0_load_storage[2]
.sym 108367 basesoc_dat_w[6]
.sym 108371 basesoc_dat_w[1]
.sym 108375 basesoc_timer0_load_storage[19]
.sym 108376 $abc$36456$n5198_1
.sym 108377 basesoc_timer0_en_storage
.sym 108379 basesoc_timer0_reload_storage[16]
.sym 108380 $abc$36456$n6534
.sym 108381 basesoc_timer0_eventmanager_status_w
.sym 108383 $abc$36456$n5520_1
.sym 108384 $abc$36456$n5521
.sym 108385 $abc$36456$n5028_1
.sym 108386 $abc$36456$n3303
.sym 108387 basesoc_timer0_en_storage
.sym 108388 $abc$36456$n3324
.sym 108389 basesoc_timer0_reload_storage[0]
.sym 108390 $abc$36456$n3314
.sym 108391 $abc$36456$n3222
.sym 108392 basesoc_timer0_reload_storage[30]
.sym 108393 basesoc_timer0_reload_storage[22]
.sym 108394 $abc$36456$n3320
.sym 108395 basesoc_timer0_value_status[14]
.sym 108396 $abc$36456$n4971_1
.sym 108397 basesoc_adr[4]
.sym 108398 $abc$36456$n5519_1
.sym 108399 basesoc_timer0_load_storage[16]
.sym 108400 $abc$36456$n5192_1
.sym 108401 basesoc_timer0_en_storage
.sym 108403 basesoc_adr[4]
.sym 108404 $abc$36456$n3222
.sym 108407 $abc$36456$n4983_1
.sym 108408 $abc$36456$n4984
.sym 108409 $abc$36456$n4985_1
.sym 108410 $abc$36456$n4986_1
.sym 108411 $abc$36456$n4982_1
.sym 108412 $abc$36456$n4987
.sym 108413 $abc$36456$n4988_1
.sym 108414 $abc$36456$n3303
.sym 108415 $abc$36456$n3305
.sym 108416 $abc$36456$n3302
.sym 108417 sys_rst
.sym 108419 basesoc_timer0_reload_storage[25]
.sym 108420 $abc$36456$n3322
.sym 108421 $abc$36456$n3305
.sym 108422 basesoc_timer0_load_storage[1]
.sym 108423 basesoc_timer0_reload_storage[25]
.sym 108424 $abc$36456$n6561
.sym 108425 basesoc_timer0_eventmanager_status_w
.sym 108427 basesoc_timer0_load_storage[25]
.sym 108428 $abc$36456$n5210_1
.sym 108429 basesoc_timer0_en_storage
.sym 108431 basesoc_timer0_eventmanager_status_w
.sym 108435 $abc$36456$n4971_1
.sym 108436 basesoc_timer0_value_status[8]
.sym 108437 $abc$36456$n3305
.sym 108438 basesoc_timer0_load_storage[0]
.sym 108439 basesoc_dat_w[1]
.sym 108443 $abc$36456$n3307
.sym 108444 $abc$36456$n3302
.sym 108445 sys_rst
.sym 108451 basesoc_dat_w[4]
.sym 108459 $abc$36456$n3322
.sym 108460 $abc$36456$n3302
.sym 108461 sys_rst
.sym 108463 basesoc_dat_w[5]
.sym 108467 $abc$36456$n3307
.sym 108468 basesoc_timer0_load_storage[8]
.sym 108471 $abc$36456$n3302
.sym 108472 $abc$36456$n3311
.sym 108473 sys_rst
.sym 108479 basesoc_timer0_load_storage[1]
.sym 108480 $abc$36456$n5162
.sym 108481 basesoc_timer0_en_storage
.sym 108527 basesoc_dat_w[1]
.sym 108555 basesoc_dat_w[1]
.sym 108571 basesoc_ctrl_reset_reset_r
.sym 108572 $abc$36456$n3355_1
.sym 108573 sys_rst
.sym 108574 $abc$36456$n2922
.sym 108595 $abc$36456$n2922
.sym 108727 $abc$36456$n4625
.sym 108731 picorv32.decoded_rs2[1]
.sym 108732 $abc$36456$n3756
.sym 108733 picorv32.is_slli_srli_srai
.sym 108735 $abc$36456$n4627
.sym 108743 picorv32.cpu_state[4]
.sym 108744 picorv32.reg_sh[0]
.sym 108751 picorv32.decoded_rs2[0]
.sym 108752 $abc$36456$n3752
.sym 108753 picorv32.is_slli_srli_srai
.sym 108755 $abc$36456$n5085
.sym 108756 $abc$36456$n3840_1
.sym 108757 picorv32.cpu_state[4]
.sym 108759 $abc$36456$n6213
.sym 108760 $abc$36456$n4539
.sym 108761 $abc$36456$n3753
.sym 108762 $abc$36456$n4443
.sym 108763 $abc$36456$n4442
.sym 108764 $abc$36456$n4441
.sym 108765 $abc$36456$n3753
.sym 108766 $abc$36456$n4443
.sym 108767 $abc$36456$n5727
.sym 108768 $abc$36456$n5728
.sym 108769 $abc$36456$n3753
.sym 108770 $abc$36456$n4443
.sym 108771 $abc$36456$n4549
.sym 108772 $abc$36456$n4550
.sym 108773 $abc$36456$n3753
.sym 108774 $abc$36456$n4443
.sym 108775 picorv32.reg_sh[1]
.sym 108776 $abc$36456$n3842_1
.sym 108777 picorv32.cpu_state[4]
.sym 108779 $abc$36456$n4651
.sym 108780 $abc$36456$n4652
.sym 108781 $abc$36456$n3753
.sym 108782 $abc$36456$n4443
.sym 108783 $abc$36456$n4552
.sym 108784 $abc$36456$n4553
.sym 108785 $abc$36456$n3753
.sym 108786 $abc$36456$n4443
.sym 108787 $abc$36456$n4565
.sym 108788 $abc$36456$n4566
.sym 108789 $abc$36456$n3753
.sym 108790 $abc$36456$n4443
.sym 108791 $abc$36456$n6216
.sym 108792 $abc$36456$n4556
.sym 108793 $abc$36456$n3753
.sym 108794 $abc$36456$n4443
.sym 108795 picorv32.cpuregs_wrdata[7]
.sym 108799 picorv32.cpuregs_wrdata[10]
.sym 108803 $abc$36456$n6215
.sym 108804 $abc$36456$n4652
.sym 108805 $abc$36456$n3718_1
.sym 108806 $abc$36456$n4459
.sym 108807 $abc$36456$n4563
.sym 108808 $abc$36456$n4550
.sym 108809 $abc$36456$n3718_1
.sym 108810 $abc$36456$n4459
.sym 108811 $abc$36456$n6285
.sym 108812 $abc$36456$n4561
.sym 108813 $abc$36456$n3718_1
.sym 108814 $abc$36456$n4459
.sym 108815 picorv32.cpuregs_wrdata[11]
.sym 108819 picorv32.cpuregs_wrdata[8]
.sym 108823 $abc$36456$n6209
.sym 108824 $abc$36456$n4455
.sym 108825 $abc$36456$n3718_1
.sym 108826 $abc$36456$n4459
.sym 108827 $abc$36456$n5040
.sym 108828 $abc$36456$n4442
.sym 108829 $abc$36456$n3718_1
.sym 108830 $abc$36456$n4459
.sym 108831 $abc$36456$n6214
.sym 108832 $abc$36456$n5728
.sym 108833 $abc$36456$n3718_1
.sym 108834 $abc$36456$n4459
.sym 108835 picorv32.mem_rdata_latched[10]
.sym 108839 $abc$36456$n4538
.sym 108840 $abc$36456$n4539
.sym 108841 $abc$36456$n3718_1
.sym 108842 $abc$36456$n4459
.sym 108843 $abc$36456$n6255
.sym 108844 $abc$36456$n6211
.sym 108845 $abc$36456$n3718_1
.sym 108846 $abc$36456$n4459
.sym 108847 $abc$36456$n4555
.sym 108848 $abc$36456$n4556
.sym 108849 $abc$36456$n3718_1
.sym 108850 $abc$36456$n4459
.sym 108855 picorv32.cpuregs_wrdata[5]
.sym 108859 picorv32.irq_state[0]
.sym 108860 picorv32.reg_next_pc[13]
.sym 108861 $abc$36456$n3055
.sym 108862 picorv32.irq_state[1]
.sym 108863 $abc$36456$n4334_1
.sym 108864 $abc$36456$n4335_1
.sym 108867 picorv32.mem_rdata_latched[15]
.sym 108871 picorv32.instr_maskirq
.sym 108872 picorv32.cpu_state[2]
.sym 108875 $abc$36456$n3830
.sym 108879 picorv32.cpuregs_rs1[13]
.sym 108880 picorv32.irq_mask[13]
.sym 108881 picorv32.instr_maskirq
.sym 108882 picorv32.cpu_state[2]
.sym 108883 $abc$36456$n4508
.sym 108884 $abc$36456$n4462
.sym 108885 $abc$36456$n3753
.sym 108886 $abc$36456$n4443
.sym 108887 $abc$36456$n4518
.sym 108888 $abc$36456$n4477
.sym 108889 $abc$36456$n3753
.sym 108890 $abc$36456$n4443
.sym 108891 $abc$36456$n4510
.sym 108892 $abc$36456$n4465
.sym 108893 $abc$36456$n3753
.sym 108894 $abc$36456$n4443
.sym 108895 $abc$36456$n4520
.sym 108896 $abc$36456$n4480
.sym 108897 $abc$36456$n3753
.sym 108898 $abc$36456$n4443
.sym 108899 $abc$36456$n4512
.sym 108900 $abc$36456$n4468
.sym 108901 $abc$36456$n3753
.sym 108902 $abc$36456$n4443
.sym 108903 $abc$36456$n4516
.sym 108904 $abc$36456$n4474
.sym 108905 $abc$36456$n3753
.sym 108906 $abc$36456$n4443
.sym 108907 $abc$36456$n4506
.sym 108908 $abc$36456$n4458
.sym 108909 $abc$36456$n3753
.sym 108910 $abc$36456$n4443
.sym 108911 $abc$36456$n4514
.sym 108912 $abc$36456$n4471
.sym 108913 $abc$36456$n3753
.sym 108914 $abc$36456$n4443
.sym 108915 $abc$36456$n4536
.sym 108916 $abc$36456$n4504
.sym 108917 $abc$36456$n3753
.sym 108918 $abc$36456$n4443
.sym 108919 picorv32.cpuregs_wrdata[20]
.sym 108923 picorv32.cpuregs_wrdata[19]
.sym 108927 $abc$36456$n4716_1
.sym 108928 picorv32.cpuregs_rs1[22]
.sym 108929 $abc$36456$n4854
.sym 108930 $abc$36456$n4856
.sym 108931 picorv32.cpuregs_wrdata[18]
.sym 108935 $abc$36456$n4503
.sym 108936 $abc$36456$n4504
.sym 108937 $abc$36456$n3718_1
.sym 108938 $abc$36456$n4459
.sym 108939 picorv32.cpuregs_wrdata[31]
.sym 108943 $abc$36456$n4491
.sym 108944 $abc$36456$n4492
.sym 108945 $abc$36456$n3718_1
.sym 108946 $abc$36456$n4459
.sym 108947 picorv32.cpuregs_wrdata[16]
.sym 108951 $abc$36456$n4473
.sym 108952 $abc$36456$n4474
.sym 108953 $abc$36456$n3718_1
.sym 108954 $abc$36456$n4459
.sym 108955 $abc$36456$n4461
.sym 108956 $abc$36456$n4462
.sym 108957 $abc$36456$n3718_1
.sym 108958 $abc$36456$n4459
.sym 108959 $abc$36456$n4458
.sym 108960 $abc$36456$n4457
.sym 108961 $abc$36456$n3718_1
.sym 108962 $abc$36456$n4459
.sym 108963 $abc$36456$n4482
.sym 108964 $abc$36456$n4483
.sym 108965 $abc$36456$n3718_1
.sym 108966 $abc$36456$n4459
.sym 108967 picorv32.irq_mask[22]
.sym 108968 $abc$36456$n3430
.sym 108969 $abc$36456$n4857
.sym 108971 $abc$36456$n4497
.sym 108972 $abc$36456$n4498
.sym 108973 $abc$36456$n3718_1
.sym 108974 $abc$36456$n4459
.sym 108975 picorv32.irq_pending[21]
.sym 108976 picorv32.cpu_state[0]
.sym 108977 $abc$36456$n4852
.sym 108979 picorv32.cpuregs_wrdata[26]
.sym 108983 $abc$36456$n4343_1
.sym 108984 $abc$36456$n4344_1
.sym 108987 picorv32.cpuregs_rs1[24]
.sym 108991 picorv32.cpuregs_rs1[16]
.sym 108995 picorv32.cpuregs_rs1[27]
.sym 109003 picorv32.irq_pending[27]
.sym 109004 picorv32.cpu_state[0]
.sym 109005 $abc$36456$n4888
.sym 109007 picorv32.irq_mask[27]
.sym 109008 $abc$36456$n3430
.sym 109009 $abc$36456$n4887
.sym 109011 picorv32.irq_mask[16]
.sym 109012 $abc$36456$n3430
.sym 109013 $abc$36456$n4821
.sym 109015 picorv32.cpu_state[0]
.sym 109016 picorv32.irq_state[1]
.sym 109017 $abc$36456$n232
.sym 109023 $abc$36456$n232
.sym 109024 $abc$36456$n3430
.sym 109027 picorv32.irq_state[1]
.sym 109028 $abc$36456$n3057
.sym 109029 $abc$36456$n231
.sym 109030 $abc$36456$n5959
.sym 109035 waittimer2_count[0]
.sym 109036 eventmanager_status_w[2]
.sym 109037 sys_rst
.sym 109038 user_btn2
.sym 109039 picorv32.irq_mask[16]
.sym 109040 picorv32.irq_pending[16]
.sym 109043 picorv32.irq_pending[16]
.sym 109044 picorv32.irq_mask[16]
.sym 109047 $abc$36456$n4381
.sym 109048 $abc$36456$n4382_1
.sym 109055 picorv32.cpuregs_rs1[25]
.sym 109059 picorv32.irq_pending[25]
.sym 109060 picorv32.cpu_state[0]
.sym 109061 $abc$36456$n4876
.sym 109067 picorv32.irq_mask[25]
.sym 109068 $abc$36456$n3430
.sym 109069 $abc$36456$n4875
.sym 109071 picorv32.cpuregs_rs1[31]
.sym 109195 array_muxed1[6]
.sym 109223 basesoc_ctrl_reset_reset_r
.sym 109239 array_muxed0[4]
.sym 109251 basesoc_adr[4]
.sym 109252 $abc$36456$n3317
.sym 109271 basesoc_adr[4]
.sym 109272 $abc$36456$n3227
.sym 109279 basesoc_adr[3]
.sym 109280 adr[2]
.sym 109281 $abc$36456$n3231
.sym 109283 adr[2]
.sym 109284 basesoc_adr[3]
.sym 109285 $abc$36456$n3231
.sym 109287 basesoc_adr[3]
.sym 109288 adr[2]
.sym 109289 $abc$36456$n3228
.sym 109291 basesoc_adr[4]
.sym 109292 adr[2]
.sym 109293 $abc$36456$n3231
.sym 109294 basesoc_adr[3]
.sym 109295 basesoc_adr[4]
.sym 109296 $abc$36456$n3224
.sym 109299 basesoc_dat_w[3]
.sym 109303 basesoc_adr[4]
.sym 109304 adr[2]
.sym 109305 $abc$36456$n3228
.sym 109306 basesoc_adr[3]
.sym 109307 basesoc_adr[3]
.sym 109308 adr[2]
.sym 109309 $abc$36456$n3225
.sym 109311 basesoc_adr[4]
.sym 109312 $abc$36456$n3342
.sym 109313 $abc$36456$n3231
.sym 109315 adr[2]
.sym 109316 basesoc_adr[3]
.sym 109323 basesoc_adr[4]
.sym 109324 $abc$36456$n3342
.sym 109325 $abc$36456$n2870
.sym 109331 array_muxed0[3]
.sym 109335 $abc$36456$n5516_1
.sym 109336 $abc$36456$n4965_1
.sym 109337 $abc$36456$n5517_1
.sym 109338 $abc$36456$n3303
.sym 109339 $abc$36456$n3341
.sym 109340 $abc$36456$n3342
.sym 109341 basesoc_timer0_eventmanager_pending_w
.sym 109343 basesoc_adr[4]
.sym 109344 $abc$36456$n3228
.sym 109345 $abc$36456$n3342
.sym 109346 basesoc_timer0_eventmanager_status_w
.sym 109347 $abc$36456$n3302
.sym 109348 $abc$36456$n3341
.sym 109349 $abc$36456$n3342
.sym 109350 basesoc_ctrl_reset_reset_r
.sym 109351 basesoc_adr[4]
.sym 109352 $abc$36456$n3225
.sym 109355 basesoc_timer0_eventmanager_storage
.sym 109356 $abc$36456$n2868
.sym 109357 $abc$36456$n5515
.sym 109358 basesoc_adr[4]
.sym 109359 basesoc_timer0_load_storage[24]
.sym 109360 $abc$36456$n3311
.sym 109361 $abc$36456$n4967_1
.sym 109362 $abc$36456$n4966
.sym 109363 adr[2]
.sym 109364 $abc$36456$n3341
.sym 109365 basesoc_adr[3]
.sym 109371 basesoc_timer0_eventmanager_status_w
.sym 109372 basesoc_timer0_zero_old_trigger
.sym 109375 basesoc_we
.sym 109376 $abc$36456$n3346
.sym 109377 $abc$36456$n3225
.sym 109378 sys_rst
.sym 109379 basesoc_dat_w[2]
.sym 109383 basesoc_dat_w[1]
.sym 109387 $abc$36456$n2908
.sym 109388 $abc$36456$n3340
.sym 109389 sys_rst
.sym 109391 basesoc_adr[4]
.sym 109392 $abc$36456$n2868
.sym 109395 basesoc_ctrl_reset_reset_r
.sym 109399 basesoc_dat_w[2]
.sym 109403 $abc$36456$n3346
.sym 109404 $abc$36456$n3228
.sym 109405 basesoc_we
.sym 109407 $abc$36456$n3303
.sym 109408 basesoc_we
.sym 109411 $abc$36456$n2833
.sym 109412 $abc$36456$n3988_1
.sym 109413 $abc$36456$n3989_1
.sym 109415 basesoc_we
.sym 109416 $abc$36456$n3346
.sym 109417 $abc$36456$n2870
.sym 109418 sys_rst
.sym 109419 basesoc_dat_w[4]
.sym 109431 basesoc_adr[4]
.sym 109432 $abc$36456$n3302
.sym 109433 $abc$36456$n2868
.sym 109434 sys_rst
.sym 109439 $abc$36456$n2935
.sym 109455 basesoc_dat_w[1]
.sym 109456 $abc$36456$n3355_1
.sym 109457 sys_rst
.sym 109458 $abc$36456$n2935
.sym 109463 slave_sel_r[1]
.sym 109464 spiflash_bus_dat_r[10]
.sym 109465 $abc$36456$n2833
.sym 109466 $abc$36456$n3998_1
.sym 109467 slave_sel_r[1]
.sym 109468 spiflash_bus_dat_r[8]
.sym 109469 $abc$36456$n2833
.sym 109470 $abc$36456$n3992_1
.sym 109471 slave_sel_r[1]
.sym 109472 spiflash_bus_dat_r[9]
.sym 109473 $abc$36456$n2833
.sym 109474 $abc$36456$n3995_1
.sym 109475 slave_sel_r[1]
.sym 109476 spiflash_bus_dat_r[15]
.sym 109477 $abc$36456$n2833
.sym 109478 $abc$36456$n2950
.sym 109479 slave_sel_r[1]
.sym 109480 spiflash_bus_dat_r[11]
.sym 109481 $abc$36456$n2833
.sym 109482 $abc$36456$n4001_1
.sym 109491 $abc$36456$n2908
.sym 109503 basesoc_uart_eventmanager_status_w[0]
.sym 109504 basesoc_uart_tx_old_trigger
.sym 109507 basesoc_uart_eventmanager_status_w[0]
.sym 109511 $abc$36456$n3273
.sym 109512 basesoc_uart_tx_fifo_level0[4]
.sym 109547 basesoc_ctrl_reset_reset_r
.sym 109583 basesoc_timer0_eventmanager_pending_w
.sym 109584 basesoc_timer0_eventmanager_storage
.sym 109585 picorv32.irq_pending[1]
.sym 109595 $abc$36456$n4720
.sym 109596 picorv32.mem_wordsize[2]
.sym 109597 picorv32.mem_wordsize[0]
.sym 109598 basesoc_picorv327[0]
.sym 109599 $abc$36456$n2937
.sym 109600 $abc$36456$n4000_1
.sym 109601 basesoc_picorv327[1]
.sym 109619 $abc$36456$n4000_1
.sym 109620 picorv32.mem_wordsize[0]
.sym 109621 $abc$36456$n4720
.sym 109622 picorv32.mem_wordsize[2]
.sym 109623 picorv32.mem_rdata_q[10]
.sym 109624 $abc$36456$n3997_1
.sym 109625 $abc$36456$n2879
.sym 109627 $abc$36456$n3987_1
.sym 109628 $abc$36456$n2949_1
.sym 109629 basesoc_picorv327[1]
.sym 109630 $abc$36456$n5498_1
.sym 109631 $abc$36456$n4694
.sym 109632 picorv32.mem_wordsize[2]
.sym 109633 picorv32.mem_wordsize[0]
.sym 109634 basesoc_picorv327[0]
.sym 109639 $abc$36456$n3987_1
.sym 109640 $abc$36456$n5499_1
.sym 109641 picorv32.mem_wordsize[0]
.sym 109643 picorv32.mem_rdata_latched[10]
.sym 109647 $abc$36456$n4786_1
.sym 109648 $abc$36456$n4766
.sym 109649 $abc$36456$n4765_1
.sym 109650 $abc$36456$n3852
.sym 109651 picorv32.mem_rdata_q[9]
.sym 109652 $abc$36456$n3994_1
.sym 109653 $abc$36456$n2879
.sym 109655 $abc$36456$n3991_1
.sym 109656 picorv32.mem_wordsize[0]
.sym 109657 $abc$36456$n4694
.sym 109658 picorv32.mem_wordsize[2]
.sym 109659 picorv32.mem_rdata_latched[9]
.sym 109663 picorv32.mem_rdata_latched[8]
.sym 109667 $abc$36456$n3991_1
.sym 109668 $abc$36456$n2979_1
.sym 109669 basesoc_picorv327[1]
.sym 109671 picorv32.mem_rdata_latched[11]
.sym 109675 picorv32.mem_rdata_q[8]
.sym 109676 $abc$36456$n3991_1
.sym 109677 $abc$36456$n2879
.sym 109679 $abc$36456$n4767
.sym 109680 $abc$36456$n4766
.sym 109681 $abc$36456$n4765_1
.sym 109682 $abc$36456$n3852
.sym 109683 picorv32.mem_rdata_q[11]
.sym 109684 $abc$36456$n4000_1
.sym 109685 $abc$36456$n2879
.sym 109687 picorv32.mem_rdata_q[22]
.sym 109688 $abc$36456$n2998
.sym 109689 $abc$36456$n2879
.sym 109691 $abc$36456$n4785
.sym 109692 $abc$36456$n4787
.sym 109693 $abc$36456$n4788
.sym 109695 $abc$36456$n4792_1
.sym 109696 $abc$36456$n4766
.sym 109697 $abc$36456$n4765_1
.sym 109698 $abc$36456$n3852
.sym 109699 $abc$36456$n2998
.sym 109700 picorv32.mem_wordsize[0]
.sym 109701 picorv32.latched_is_lu
.sym 109703 $abc$36456$n4791
.sym 109704 $abc$36456$n4793
.sym 109707 picorv32.decoded_rs2[3]
.sym 109708 picorv32.mem_rdata_latched[23]
.sym 109709 $abc$36456$n3030
.sym 109711 $abc$36456$n4765_1
.sym 109712 $abc$36456$n4818
.sym 109713 $abc$36456$n4849
.sym 109714 $abc$36456$n3852
.sym 109715 picorv32.mem_rdata_latched[22]
.sym 109719 picorv32.mem_rdata_q[7]
.sym 109720 $abc$36456$n3987_1
.sym 109721 $abc$36456$n2879
.sym 109723 picorv32.decoded_rs2[2]
.sym 109724 $abc$36456$n3758
.sym 109725 picorv32.is_slli_srli_srai
.sym 109727 picorv32.decoded_rs2[4]
.sym 109728 $abc$36456$n3762
.sym 109729 picorv32.is_slli_srli_srai
.sym 109731 picorv32.cpuregs_wrdata[4]
.sym 109735 picorv32.mem_rdata_latched[7]
.sym 109739 $abc$36456$n4716_1
.sym 109740 picorv32.cpuregs_rs1[8]
.sym 109741 $abc$36456$n4764
.sym 109742 $abc$36456$n4768_1
.sym 109743 picorv32.decoded_rs2[3]
.sym 109744 $abc$36456$n3760_1
.sym 109745 picorv32.is_slli_srli_srai
.sym 109747 $abc$36456$n2979_1
.sym 109748 picorv32.mem_wordsize[0]
.sym 109749 picorv32.latched_is_lu
.sym 109751 picorv32.cpu_state[3]
.sym 109752 $abc$36456$n7135
.sym 109753 basesoc_picorv327[0]
.sym 109754 picorv32.cpu_state[4]
.sym 109755 picorv32.irq_pending[0]
.sym 109756 picorv32.cpu_state[0]
.sym 109757 $abc$36456$n4697
.sym 109758 $abc$36456$n4698_1
.sym 109759 picorv32.cpuregs_rs1[11]
.sym 109763 picorv32.irq_mask[11]
.sym 109764 picorv32.cpuregs_rs1[11]
.sym 109765 picorv32.instr_maskirq
.sym 109766 picorv32.cpu_state[2]
.sym 109767 picorv32.cpuregs_rs1[0]
.sym 109771 picorv32.irq_mask[0]
.sym 109772 picorv32.cpuregs_rs1[0]
.sym 109773 picorv32.instr_maskirq
.sym 109774 picorv32.cpu_state[2]
.sym 109775 $abc$36456$n4765_1
.sym 109776 $abc$36456$n4818
.sym 109777 $abc$36456$n4855
.sym 109778 $abc$36456$n3852
.sym 109779 picorv32.cpuregs_rs1[8]
.sym 109783 picorv32.mem_rdata_q[15]
.sym 109784 $abc$36456$n2949_1
.sym 109785 $abc$36456$n2879
.sym 109787 $abc$36456$n4716_1
.sym 109788 picorv32.cpuregs_rs1[12]
.sym 109789 $abc$36456$n4794
.sym 109790 $abc$36456$n4795_1
.sym 109791 $abc$36456$n4337_1
.sym 109792 $abc$36456$n4338_1
.sym 109795 picorv32.cpuregs_rs1[12]
.sym 109799 picorv32.cpuregs_rs1[15]
.sym 109803 basesoc_picorv327[12]
.sym 109804 picorv32.cpu_state[4]
.sym 109805 $abc$36456$n3430
.sym 109806 picorv32.irq_mask[12]
.sym 109807 picorv32.cpuregs_rs1[15]
.sym 109808 picorv32.irq_mask[15]
.sym 109809 picorv32.instr_maskirq
.sym 109810 picorv32.cpu_state[2]
.sym 109811 $abc$36456$n4319_1
.sym 109812 $abc$36456$n4320_1
.sym 109815 picorv32.irq_mask[12]
.sym 109816 picorv32.irq_pending[12]
.sym 109817 picorv32.irq_mask[3]
.sym 109818 picorv32.irq_pending[3]
.sym 109819 picorv32.irq_mask[1]
.sym 109820 picorv32.irq_state[1]
.sym 109821 picorv32.irq_pending[1]
.sym 109822 $abc$36456$n4298_1
.sym 109823 picorv32.irq_pending[12]
.sym 109824 picorv32.irq_mask[12]
.sym 109827 picorv32.irq_mask[8]
.sym 109828 $abc$36456$n3430
.sym 109829 $abc$36456$n4769
.sym 109831 picorv32.irq_pending[15]
.sym 109832 picorv32.irq_mask[15]
.sym 109835 picorv32.irq_mask[12]
.sym 109836 picorv32.irq_state[1]
.sym 109837 picorv32.irq_pending[12]
.sym 109839 picorv32.irq_mask[15]
.sym 109840 picorv32.irq_pending[15]
.sym 109843 picorv32.irq_pending[3]
.sym 109844 picorv32.irq_mask[3]
.sym 109847 picorv32.irq_mask[2]
.sym 109848 picorv32.irq_pending[2]
.sym 109849 $abc$36456$n3054_1
.sym 109850 $abc$36456$n3055
.sym 109851 picorv32.irq_pending[2]
.sym 109852 $abc$36456$n3856
.sym 109853 $abc$36456$n3855_1
.sym 109855 $abc$36456$n5933
.sym 109856 $abc$36456$n231
.sym 109857 $abc$36456$n4305_1
.sym 109858 $abc$36456$n4304_1
.sym 109859 picorv32.irq_pending[12]
.sym 109860 picorv32.irq_pending[13]
.sym 109861 picorv32.irq_pending[14]
.sym 109862 picorv32.irq_pending[15]
.sym 109863 picorv32.cpu_state[3]
.sym 109864 $abc$36456$n7145
.sym 109865 picorv32.cpu_state[0]
.sym 109866 picorv32.irq_pending[12]
.sym 109867 picorv32.irq_state[1]
.sym 109868 $abc$36456$n3054_1
.sym 109869 $abc$36456$n231
.sym 109870 $abc$36456$n5955
.sym 109871 picorv32.irq_mask[3]
.sym 109872 picorv32.irq_state[1]
.sym 109873 picorv32.irq_pending[3]
.sym 109875 picorv32.irq_mask[2]
.sym 109876 picorv32.irq_state[1]
.sym 109877 picorv32.cpu_state[0]
.sym 109879 picorv32.irq_pending[0]
.sym 109880 picorv32.irq_pending[1]
.sym 109881 picorv32.irq_pending[2]
.sym 109882 picorv32.irq_pending[3]
.sym 109883 picorv32.irq_pending[11]
.sym 109884 picorv32.irq_mask[11]
.sym 109887 picorv32.irq_mask[8]
.sym 109888 picorv32.irq_pending[8]
.sym 109891 $abc$36456$n4765_1
.sym 109892 $abc$36456$n4818
.sym 109893 $abc$36456$n4867
.sym 109894 $abc$36456$n3852
.sym 109895 picorv32.irq_mask[0]
.sym 109896 picorv32.irq_pending[0]
.sym 109897 $abc$36456$n3077
.sym 109898 $abc$36456$n3078
.sym 109899 picorv32.irq_pending[8]
.sym 109900 picorv32.irq_mask[8]
.sym 109903 picorv32.irq_mask[11]
.sym 109904 picorv32.irq_pending[11]
.sym 109907 picorv32.irq_pending[0]
.sym 109908 picorv32.irq_mask[0]
.sym 109911 picorv32.cpuregs_rs1[29]
.sym 109915 picorv32.irq_state[0]
.sym 109916 picorv32.reg_next_pc[15]
.sym 109917 $abc$36456$n3072
.sym 109918 picorv32.irq_state[1]
.sym 109919 picorv32.cpuregs_rs1[23]
.sym 109923 $abc$36456$n4340_1
.sym 109924 $abc$36456$n4341_1
.sym 109927 picorv32.irq_pending[20]
.sym 109928 picorv32.irq_pending[21]
.sym 109929 picorv32.irq_pending[22]
.sym 109930 picorv32.irq_pending[23]
.sym 109931 $abc$36456$n3072
.sym 109932 $abc$36456$n3073
.sym 109933 $abc$36456$n3074
.sym 109934 $abc$36456$n3075
.sym 109935 picorv32.irq_mask[1]
.sym 109936 picorv32.irq_pending[1]
.sym 109937 $abc$36456$n3049_1
.sym 109938 $abc$36456$n3050_1
.sym 109939 picorv32.irq_state[1]
.sym 109940 $abc$36456$n3073
.sym 109941 $abc$36456$n231
.sym 109942 $abc$36456$n5943
.sym 109943 $abc$36456$n3047
.sym 109944 $abc$36456$n3052_1
.sym 109945 $abc$36456$n3071
.sym 109946 $abc$36456$n3076
.sym 109947 picorv32.irq_mask[19]
.sym 109948 $abc$36456$n3430
.sym 109949 $abc$36456$n4839
.sym 109951 picorv32.irq_mask[29]
.sym 109952 picorv32.irq_pending[29]
.sym 109953 $abc$36456$n3051
.sym 109954 $abc$36456$n3048_1
.sym 109955 picorv32.irq_mask[18]
.sym 109956 picorv32.irq_pending[18]
.sym 109959 picorv32.irq_pending[19]
.sym 109960 picorv32.cpu_state[0]
.sym 109961 $abc$36456$n4840_1
.sym 109963 picorv32.irq_pending[18]
.sym 109964 picorv32.cpu_state[0]
.sym 109965 $abc$36456$n4834_1
.sym 109967 picorv32.irq_mask[18]
.sym 109968 $abc$36456$n3430
.sym 109969 $abc$36456$n4833
.sym 109971 picorv32.cpuregs_rs1[19]
.sym 109975 picorv32.irq_pending[16]
.sym 109976 picorv32.irq_pending[17]
.sym 109977 picorv32.irq_pending[18]
.sym 109978 picorv32.irq_pending[19]
.sym 109979 picorv32.irq_pending[18]
.sym 109980 picorv32.irq_mask[18]
.sym 109983 picorv32.irq_mask[17]
.sym 109984 $abc$36456$n3430
.sym 109985 $abc$36456$n4827
.sym 109987 picorv32.irq_pending[19]
.sym 109988 picorv32.irq_mask[19]
.sym 109991 picorv32.irq_pending[17]
.sym 109992 picorv32.cpu_state[0]
.sym 109993 $abc$36456$n4828_1
.sym 109995 picorv32.irq_mask[19]
.sym 109996 picorv32.irq_pending[19]
.sym 109999 $abc$36456$n3823
.sym 110000 $abc$36456$n3824
.sym 110001 $abc$36456$n3825
.sym 110002 $abc$36456$n3826
.sym 110003 $abc$36456$n3053
.sym 110004 $abc$36456$n3056_1
.sym 110005 $abc$36456$n3061_1
.sym 110006 $abc$36456$n3066
.sym 110007 picorv32.cpuregs_rs1[17]
.sym 110011 $abc$36456$n3057
.sym 110012 $abc$36456$n3058
.sym 110013 $abc$36456$n3059
.sym 110014 $abc$36456$n3060
.sym 110015 picorv32.irq_state[1]
.sym 110016 $abc$36456$n3067
.sym 110017 $abc$36456$n231
.sym 110018 $abc$36456$n5961
.sym 110019 picorv32.irq_mask[29]
.sym 110020 picorv32.irq_state[1]
.sym 110021 picorv32.irq_pending[29]
.sym 110023 picorv32.irq_pending[31]
.sym 110024 picorv32.cpu_state[0]
.sym 110025 $abc$36456$n4911_1
.sym 110027 picorv32.cpuregs_rs1[26]
.sym 110031 picorv32.irq_mask[17]
.sym 110032 picorv32.irq_pending[17]
.sym 110035 picorv32.irq_pending[28]
.sym 110036 picorv32.irq_pending[29]
.sym 110037 picorv32.irq_pending[30]
.sym 110038 picorv32.irq_pending[31]
.sym 110039 picorv32.irq_pending[17]
.sym 110040 picorv32.irq_mask[17]
.sym 110043 picorv32.irq_mask[31]
.sym 110044 picorv32.irq_pending[31]
.sym 110047 picorv32.irq_pending[31]
.sym 110048 picorv32.irq_mask[31]
.sym 110051 picorv32.irq_pending[26]
.sym 110052 picorv32.irq_mask[26]
.sym 110055 picorv32.irq_mask[26]
.sym 110056 picorv32.irq_pending[26]
.sym 110063 $abc$36456$n3067
.sym 110064 $abc$36456$n3068
.sym 110065 $abc$36456$n3069
.sym 110066 $abc$36456$n3070
.sym 110135 basesoc_dat_w[3]
.sym 110167 sys_rst
.sym 110168 basesoc_dat_w[6]
.sym 110171 basesoc_dat_w[7]
.sym 110175 basesoc_dat_w[3]
.sym 110203 $abc$36456$n5
.sym 110211 $abc$36456$n136
.sym 110215 adr[1]
.sym 110216 adr[0]
.sym 110219 basesoc_we
.sym 110220 $abc$36456$n3383
.sym 110221 $abc$36456$n3228
.sym 110222 sys_rst
.sym 110223 $abc$36456$n11
.sym 110231 $abc$36456$n3383
.sym 110232 $abc$36456$n2870
.sym 110233 csrbank2_bitbang0_w[3]
.sym 110235 $abc$36456$n142
.sym 110239 $abc$36456$n4934_1
.sym 110240 $abc$36456$n4933_1
.sym 110241 $abc$36456$n3248
.sym 110251 basesoc_we
.sym 110252 $abc$36456$n3383
.sym 110253 $abc$36456$n2870
.sym 110254 sys_rst
.sym 110255 basesoc_uart_phy_storage[27]
.sym 110256 basesoc_uart_phy_storage[11]
.sym 110257 adr[0]
.sym 110258 adr[1]
.sym 110259 basesoc_uart_phy_storage[19]
.sym 110260 basesoc_uart_phy_storage[3]
.sym 110261 adr[1]
.sym 110262 adr[0]
.sym 110263 adr[0]
.sym 110264 adr[1]
.sym 110267 adr[2]
.sym 110268 basesoc_adr[3]
.sym 110269 $abc$36456$n3228
.sym 110271 basesoc_dat_w[7]
.sym 110275 adr[0]
.sym 110276 adr[1]
.sym 110287 adr[2]
.sym 110288 basesoc_adr[3]
.sym 110289 $abc$36456$n3225
.sym 110291 basesoc_adr[3]
.sym 110292 adr[2]
.sym 110293 $abc$36456$n2870
.sym 110299 adr[2]
.sym 110300 $abc$36456$n2870
.sym 110307 basesoc_we
.sym 110308 $abc$36456$n3248
.sym 110309 $abc$36456$n3225
.sym 110310 sys_rst
.sym 110311 adr[1]
.sym 110315 basesoc_adr[3]
.sym 110316 $abc$36456$n2869
.sym 110323 $abc$36456$n2869
.sym 110324 basesoc_adr[3]
.sym 110327 interface2_bank_bus_dat_r[3]
.sym 110328 interface3_bank_bus_dat_r[3]
.sym 110329 interface4_bank_bus_dat_r[3]
.sym 110330 interface5_bank_bus_dat_r[3]
.sym 110331 csrbank0_buttons_ev_enable0_w[2]
.sym 110332 $abc$36456$n3225
.sym 110333 $abc$36456$n5102
.sym 110335 eventmanager_status_w[0]
.sym 110336 $abc$36456$n3231
.sym 110337 $abc$36456$n5095_1
.sym 110338 $abc$36456$n3346
.sym 110339 eventmanager_status_w[1]
.sym 110340 $abc$36456$n3231
.sym 110341 $abc$36456$n5098
.sym 110342 $abc$36456$n3346
.sym 110343 eventmanager_status_w[2]
.sym 110344 $abc$36456$n3231
.sym 110345 $abc$36456$n5101_1
.sym 110346 $abc$36456$n3346
.sym 110347 eventmanager_pending_w[1]
.sym 110348 $abc$36456$n3228
.sym 110349 $abc$36456$n5099_1
.sym 110351 csrbank0_leds_out0_w[1]
.sym 110352 csrbank0_buttons_ev_enable0_w[1]
.sym 110353 adr[0]
.sym 110354 adr[1]
.sym 110359 csrbank0_leds_out0_w[0]
.sym 110360 csrbank0_buttons_ev_enable0_w[0]
.sym 110361 adr[0]
.sym 110362 adr[1]
.sym 110363 eventmanager_pending_w[0]
.sym 110364 $abc$36456$n3228
.sym 110365 $abc$36456$n5096
.sym 110367 adr[2]
.sym 110371 $abc$36456$n2904
.sym 110372 $abc$36456$n2905_1
.sym 110375 $abc$36456$n2908_1
.sym 110376 $abc$36456$n2909_1
.sym 110379 csrbank0_leds_out0_w[2]
.sym 110380 eventmanager_pending_w[2]
.sym 110381 adr[0]
.sym 110382 adr[1]
.sym 110383 $abc$36456$n2916
.sym 110384 $abc$36456$n2917_1
.sym 110395 basesoc_picorv323[6]
.sym 110399 eventmanager_status_w[1]
.sym 110400 eventsourceprocess1_old_trigger
.sym 110407 basesoc_picorv323[5]
.sym 110408 basesoc_picorv328[13]
.sym 110409 picorv32.mem_wordsize[2]
.sym 110410 picorv32.mem_wordsize[0]
.sym 110411 $abc$36456$n2912
.sym 110412 $abc$36456$n2913
.sym 110419 basesoc_picorv323[3]
.sym 110423 basesoc_picorv323[0]
.sym 110424 basesoc_picorv328[8]
.sym 110425 picorv32.mem_wordsize[2]
.sym 110426 picorv32.mem_wordsize[0]
.sym 110427 basesoc_picorv323[1]
.sym 110428 basesoc_picorv328[9]
.sym 110429 picorv32.mem_wordsize[2]
.sym 110430 picorv32.mem_wordsize[0]
.sym 110435 slave_sel_r[1]
.sym 110436 spiflash_bus_dat_r[13]
.sym 110437 $abc$36456$n2833
.sym 110438 $abc$36456$n3445
.sym 110439 basesoc_picorv323[2]
.sym 110443 basesoc_picorv323[2]
.sym 110444 basesoc_picorv328[10]
.sym 110445 picorv32.mem_wordsize[2]
.sym 110446 picorv32.mem_wordsize[0]
.sym 110447 slave_sel_r[1]
.sym 110448 spiflash_bus_dat_r[14]
.sym 110449 $abc$36456$n2833
.sym 110450 $abc$36456$n3448
.sym 110451 basesoc_picorv323[4]
.sym 110452 basesoc_picorv328[12]
.sym 110453 picorv32.mem_wordsize[2]
.sym 110454 picorv32.mem_wordsize[0]
.sym 110455 basesoc_ctrl_reset_reset_r
.sym 110467 basesoc_dat_w[3]
.sym 110471 basesoc_dat_w[1]
.sym 110479 basesoc_uart_phy_sink_ready
.sym 110480 basesoc_uart_phy_sink_valid
.sym 110481 basesoc_uart_tx_fifo_level0[4]
.sym 110482 $abc$36456$n3273
.sym 110487 basesoc_picorv327[0]
.sym 110488 picorv32.mem_wordsize[0]
.sym 110489 picorv32.mem_wordsize[2]
.sym 110490 basesoc_picorv327[1]
.sym 110491 basesoc_picorv323[0]
.sym 110495 basesoc_picorv323[6]
.sym 110496 basesoc_picorv328[14]
.sym 110497 picorv32.mem_wordsize[2]
.sym 110498 picorv32.mem_wordsize[0]
.sym 110503 picorv32.mem_wordsize[2]
.sym 110504 basesoc_picorv327[0]
.sym 110505 basesoc_picorv327[1]
.sym 110506 picorv32.mem_wordsize[0]
.sym 110511 $abc$36456$n2911_1
.sym 110512 $abc$36456$n2833
.sym 110513 $abc$36456$n3702_1
.sym 110519 $abc$36456$n2907
.sym 110520 $abc$36456$n2833
.sym 110521 $abc$36456$n3702_1
.sym 110523 $abc$36456$n2945_1
.sym 110524 $abc$36456$n3997_1
.sym 110525 basesoc_picorv327[1]
.sym 110527 $abc$36456$n2903_1
.sym 110528 $abc$36456$n2833
.sym 110529 $abc$36456$n3702_1
.sym 110531 picorv32.mem_wordsize[0]
.sym 110532 $abc$36456$n4702
.sym 110533 picorv32.mem_wordsize[2]
.sym 110534 $abc$36456$n4703
.sym 110535 $abc$36456$n3708_1
.sym 110536 $abc$36456$n2959
.sym 110537 $abc$36456$n4711
.sym 110538 $abc$36456$n4709
.sym 110539 $abc$36456$n2915
.sym 110540 $abc$36456$n2833
.sym 110541 $abc$36456$n3702_1
.sym 110543 $abc$36456$n2920
.sym 110544 $abc$36456$n3994_1
.sym 110545 basesoc_picorv327[1]
.sym 110546 basesoc_picorv327[0]
.sym 110547 $abc$36456$n4710_1
.sym 110548 picorv32.mem_wordsize[2]
.sym 110549 picorv32.mem_wordsize[0]
.sym 110550 basesoc_picorv327[0]
.sym 110555 $abc$36456$n2924
.sym 110556 $abc$36456$n3711_1
.sym 110557 $abc$36456$n2949_1
.sym 110558 $abc$36456$n3705_1
.sym 110559 basesoc_picorv327[1]
.sym 110560 picorv32.mem_wordsize[2]
.sym 110561 picorv32.mem_wordsize[0]
.sym 110567 $abc$36456$n4478
.sym 110568 $abc$36456$n4485_1
.sym 110571 $abc$36456$n3708_1
.sym 110572 $abc$36456$n2973
.sym 110573 $abc$36456$n4721
.sym 110574 $abc$36456$n4719_1
.sym 110575 $abc$36456$n3997_1
.sym 110576 picorv32.mem_wordsize[0]
.sym 110577 $abc$36456$n4710_1
.sym 110578 picorv32.mem_wordsize[2]
.sym 110579 $abc$36456$n2920
.sym 110580 $abc$36456$n3711_1
.sym 110583 $abc$36456$n2924
.sym 110584 basesoc_picorv327[1]
.sym 110585 picorv32.mem_wordsize[2]
.sym 110586 basesoc_picorv327[0]
.sym 110587 $abc$36456$n3444
.sym 110588 picorv32.mem_wordsize[0]
.sym 110589 $abc$36456$n4738
.sym 110590 picorv32.mem_wordsize[2]
.sym 110591 $abc$36456$n2994
.sym 110592 $abc$36456$n3708_1
.sym 110593 $abc$36456$n5500
.sym 110594 $abc$36456$n3852
.sym 110595 $abc$36456$n2928
.sym 110596 $abc$36456$n3444
.sym 110597 basesoc_picorv327[1]
.sym 110599 $abc$36456$n4738
.sym 110600 picorv32.mem_wordsize[2]
.sym 110601 picorv32.mem_wordsize[0]
.sym 110602 basesoc_picorv327[0]
.sym 110603 $abc$36456$n3708_1
.sym 110604 $abc$36456$n2969
.sym 110605 $abc$36456$n4695_1
.sym 110606 $abc$36456$n4693
.sym 110607 $abc$36456$n3994_1
.sym 110608 $abc$36456$n3705_1
.sym 110609 $abc$36456$n4774_1
.sym 110610 $abc$36456$n4766
.sym 110611 $abc$36456$n2994
.sym 110612 $abc$36456$n3708_1
.sym 110613 $abc$36456$n5500
.sym 110614 $abc$36456$n4766
.sym 110615 $abc$36456$n4805
.sym 110616 $abc$36456$n4766
.sym 110617 $abc$36456$n4765_1
.sym 110618 $abc$36456$n3852
.sym 110619 $abc$36456$n4798_1
.sym 110620 $abc$36456$n4766
.sym 110621 $abc$36456$n4765_1
.sym 110622 $abc$36456$n3852
.sym 110623 $abc$36456$n4812
.sym 110624 $abc$36456$n4766
.sym 110627 $abc$36456$n4780_1
.sym 110628 $abc$36456$n4766
.sym 110629 $abc$36456$n4765_1
.sym 110630 $abc$36456$n3852
.sym 110631 $abc$36456$n4708
.sym 110632 $abc$36456$n3852
.sym 110633 $abc$36456$n4712
.sym 110635 picorv32.reg_out[2]
.sym 110636 picorv32.alu_out_q[2]
.sym 110637 picorv32.latched_stalu
.sym 110639 $abc$36456$n4718
.sym 110640 $abc$36456$n3852
.sym 110641 $abc$36456$n5494
.sym 110642 $abc$36456$n4724
.sym 110643 $abc$36456$n3447
.sym 110644 picorv32.mem_wordsize[0]
.sym 110645 $abc$36456$n4748
.sym 110646 picorv32.mem_wordsize[2]
.sym 110647 $abc$36456$n4716_1
.sym 110648 picorv32.cpuregs_rs1[7]
.sym 110649 $abc$36456$n4755
.sym 110650 $abc$36456$n4761
.sym 110651 $abc$36456$n2994
.sym 110652 picorv32.mem_wordsize[0]
.sym 110653 picorv32.latched_is_lu
.sym 110655 $abc$36456$n2985
.sym 110656 picorv32.mem_wordsize[0]
.sym 110657 picorv32.latched_is_lu
.sym 110659 $abc$36456$n4765_1
.sym 110660 $abc$36456$n4818
.sym 110663 $abc$36456$n4765_1
.sym 110664 $abc$36456$n4811
.sym 110665 $abc$36456$n3852
.sym 110666 $abc$36456$n5507_1
.sym 110667 $abc$36456$n4812
.sym 110668 picorv32.latched_is_lh
.sym 110671 picorv32.latched_is_lh
.sym 110672 picorv32.latched_is_lu
.sym 110675 $abc$36456$n4861
.sym 110676 $abc$36456$n4860
.sym 110677 $abc$36456$n3852
.sym 110678 $abc$36456$n4862
.sym 110679 $abc$36456$n5089
.sym 110680 $abc$36456$n3844_1
.sym 110681 picorv32.cpu_state[4]
.sym 110683 $abc$36456$n5093
.sym 110684 $abc$36456$n3848_1
.sym 110685 picorv32.cpu_state[4]
.sym 110687 $abc$36456$n4797
.sym 110688 $abc$36456$n4801_1
.sym 110689 $abc$36456$n5504_1
.sym 110690 $abc$36456$n4802
.sym 110691 $abc$36456$n4692_1
.sym 110692 $abc$36456$n3852
.sym 110693 $abc$36456$n4696
.sym 110695 picorv32.reg_sh[2]
.sym 110696 picorv32.reg_sh[3]
.sym 110697 picorv32.reg_sh[4]
.sym 110699 $abc$36456$n5091
.sym 110700 $abc$36456$n3846_1
.sym 110701 picorv32.cpu_state[4]
.sym 110703 $abc$36456$n4716_1
.sym 110704 picorv32.cpuregs_rs1[14]
.sym 110705 $abc$36456$n4804_1
.sym 110706 $abc$36456$n4806
.sym 110707 picorv32.reg_out[0]
.sym 110708 picorv32.alu_out_q[0]
.sym 110709 picorv32.latched_stalu
.sym 110710 $abc$36456$n2866
.sym 110712 picorv32.reg_sh[0]
.sym 110716 picorv32.reg_sh[1]
.sym 110717 $PACKER_VCC_NET
.sym 110720 picorv32.reg_sh[2]
.sym 110721 $PACKER_VCC_NET
.sym 110722 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 110724 picorv32.reg_sh[3]
.sym 110725 $PACKER_VCC_NET
.sym 110726 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 110728 picorv32.reg_sh[4]
.sym 110729 $PACKER_VCC_NET
.sym 110730 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 110731 $abc$36456$n2945_1
.sym 110732 picorv32.mem_wordsize[0]
.sym 110733 picorv32.latched_is_lu
.sym 110735 $abc$36456$n2924
.sym 110736 picorv32.mem_wordsize[0]
.sym 110737 picorv32.latched_is_lu
.sym 110739 picorv32.reg_sh[0]
.sym 110740 picorv32.reg_sh[1]
.sym 110741 $abc$36456$n3023
.sym 110743 $abc$36456$n4328_1
.sym 110744 $abc$36456$n4329_1
.sym 110747 picorv32.cpuregs_rs1[1]
.sym 110751 picorv32.cpuregs_rs1[7]
.sym 110755 picorv32.cpuregs_rs1[5]
.sym 110759 picorv32.cpu_state[0]
.sym 110760 picorv32.irq_pending[3]
.sym 110763 picorv32.cpuregs_rs1[3]
.sym 110764 picorv32.irq_mask[3]
.sym 110765 picorv32.instr_maskirq
.sym 110766 picorv32.cpu_state[2]
.sym 110767 $abc$36456$n7148
.sym 110768 picorv32.cpu_state[3]
.sym 110769 $abc$36456$n5506
.sym 110770 $abc$36456$n4815
.sym 110771 $abc$36456$n3859_1
.sym 110772 $abc$36456$n2866
.sym 110773 $abc$36456$n4300_1
.sym 110775 picorv32.irq_mask[6]
.sym 110776 picorv32.irq_pending[6]
.sym 110777 picorv32.irq_mask[5]
.sym 110778 picorv32.irq_pending[5]
.sym 110779 $abc$36456$n231
.sym 110780 picorv32.reg_pc[2]
.sym 110781 picorv32.latched_compr
.sym 110782 $abc$36456$n4301_1
.sym 110783 picorv32.irq_pending[7]
.sym 110784 picorv32.irq_mask[7]
.sym 110787 picorv32.cpu_state[4]
.sym 110788 basesoc_picorv327[15]
.sym 110789 picorv32.cpu_state[0]
.sym 110790 picorv32.irq_pending[15]
.sym 110791 picorv32.irq_pending[5]
.sym 110792 picorv32.irq_mask[5]
.sym 110795 picorv32.irq_pending[4]
.sym 110796 picorv32.irq_pending[5]
.sym 110797 picorv32.irq_pending[6]
.sym 110798 picorv32.irq_pending[7]
.sym 110799 picorv32.reg_next_pc[2]
.sym 110800 picorv32.irq_state[0]
.sym 110801 $abc$36456$n4302_1
.sym 110803 picorv32.irq_mask[2]
.sym 110804 picorv32.irq_state[1]
.sym 110805 picorv32.irq_pending[2]
.sym 110807 picorv32.cpuregs_rs1[10]
.sym 110811 picorv32.cpuregs_rs1[9]
.sym 110815 picorv32.cpu_state[3]
.sym 110816 $abc$36456$n7140
.sym 110817 picorv32.cpu_state[0]
.sym 110818 picorv32.irq_pending[7]
.sym 110819 picorv32.irq_mask[7]
.sym 110820 picorv32.irq_pending[7]
.sym 110821 picorv32.irq_mask[4]
.sym 110822 picorv32.irq_pending[4]
.sym 110823 picorv32.cpuregs_rs1[9]
.sym 110824 picorv32.irq_mask[9]
.sym 110825 picorv32.instr_maskirq
.sym 110826 picorv32.cpu_state[2]
.sym 110827 picorv32.irq_mask[7]
.sym 110828 $abc$36456$n3430
.sym 110829 $abc$36456$n4762_1
.sym 110831 picorv32.irq_mask[7]
.sym 110832 picorv32.irq_state[1]
.sym 110833 picorv32.irq_pending[7]
.sym 110835 picorv32.cpu_state[3]
.sym 110836 $abc$36456$n7146
.sym 110837 picorv32.cpu_state[0]
.sym 110838 picorv32.irq_pending[13]
.sym 110839 picorv32.irq_pending[10]
.sym 110840 picorv32.irq_mask[10]
.sym 110843 picorv32.irq_pending[9]
.sym 110844 picorv32.irq_mask[9]
.sym 110847 picorv32.irq_pending[8]
.sym 110848 picorv32.irq_pending[9]
.sym 110849 picorv32.irq_pending[10]
.sym 110850 picorv32.irq_pending[11]
.sym 110851 $abc$36456$n4765_1
.sym 110852 $abc$36456$n4818
.sym 110853 $abc$36456$n4908
.sym 110854 $abc$36456$n3852
.sym 110855 $abc$36456$n3828_1
.sym 110856 $abc$36456$n3829
.sym 110859 picorv32.irq_mask[9]
.sym 110860 picorv32.irq_pending[9]
.sym 110863 $abc$36456$n4765_1
.sym 110864 $abc$36456$n4818
.sym 110865 $abc$36456$n4879
.sym 110866 $abc$36456$n3852
.sym 110867 picorv32.irq_mask[10]
.sym 110868 picorv32.irq_pending[10]
.sym 110871 picorv32.irq_state[1]
.sym 110872 $abc$36456$n3074
.sym 110873 $abc$36456$n231
.sym 110874 $abc$36456$n5949
.sym 110875 picorv32.irq_pending[23]
.sym 110876 picorv32.irq_mask[23]
.sym 110879 picorv32.irq_mask[23]
.sym 110880 $abc$36456$n3430
.sym 110881 $abc$36456$n4864
.sym 110882 $abc$36456$n4863
.sym 110883 picorv32.irq_mask[23]
.sym 110884 picorv32.irq_pending[23]
.sym 110887 picorv32.cpu_state[3]
.sym 110888 $abc$36456$n7156
.sym 110889 picorv32.cpu_state[0]
.sym 110890 picorv32.irq_pending[23]
.sym 110891 picorv32.irq_mask[20]
.sym 110892 picorv32.irq_pending[20]
.sym 110895 $abc$36456$n4325_1
.sym 110896 $abc$36456$n4326_1
.sym 110899 picorv32.irq_pending[20]
.sym 110900 picorv32.irq_mask[20]
.sym 110903 picorv32.irq_state[0]
.sym 110904 picorv32.reg_next_pc[18]
.sym 110905 $abc$36456$n3051
.sym 110906 picorv32.irq_state[1]
.sym 110907 $abc$36456$n3062_1
.sym 110908 $abc$36456$n3063
.sym 110909 $abc$36456$n3064
.sym 110910 $abc$36456$n3065
.sym 110911 $abc$36456$n3822_1
.sym 110912 $abc$36456$n3827
.sym 110913 $abc$36456$n3830_1
.sym 110914 $abc$36456$n3831
.sym 110915 $abc$36456$n4322_1
.sym 110916 $abc$36456$n4323_1
.sym 110919 picorv32.latched_compr
.sym 110923 picorv32.irq_state[1]
.sym 110924 $abc$36456$n3065
.sym 110925 $abc$36456$n231
.sym 110926 $abc$36456$n5947
.sym 110927 picorv32.irq_state[1]
.sym 110928 $abc$36456$n3063
.sym 110929 $abc$36456$n231
.sym 110930 $abc$36456$n5945
.sym 110931 $abc$36456$n4349_1
.sym 110932 $abc$36456$n4350_1
.sym 110935 picorv32.irq_state[0]
.sym 110936 picorv32.reg_next_pc[20]
.sym 110937 $abc$36456$n3064
.sym 110938 picorv32.irq_state[1]
.sym 110939 picorv32.cpuregs_rs1[30]
.sym 110943 picorv32.irq_state[1]
.sym 110944 $abc$36456$n3062_1
.sym 110945 $abc$36456$n231
.sym 110946 $abc$36456$n5973
.sym 110947 picorv32.irq_mask[28]
.sym 110948 $abc$36456$n3430
.sym 110949 $abc$36456$n4893
.sym 110951 picorv32.irq_pending[26]
.sym 110952 picorv32.cpu_state[0]
.sym 110953 $abc$36456$n4882
.sym 110955 $abc$36456$n4355_1
.sym 110956 $abc$36456$n4356_1
.sym 110959 $abc$36456$n3044
.sym 110960 $abc$36456$n3048
.sym 110963 picorv32.irq_pending[28]
.sym 110964 picorv32.cpu_state[0]
.sym 110965 $abc$36456$n4894
.sym 110967 picorv32.irq_state[1]
.sym 110968 picorv32.irq_state[0]
.sym 110971 $abc$36456$n4352_1
.sym 110972 $abc$36456$n4353_1
.sym 110975 $abc$36456$n4716_1
.sym 110976 picorv32.cpuregs_rs1[31]
.sym 110977 $abc$36456$n4907
.sym 110978 $abc$36456$n4909
.sym 110979 picorv32.irq_mask[26]
.sym 110980 $abc$36456$n3430
.sym 110981 $abc$36456$n4881
.sym 110983 $abc$36456$n4716_1
.sym 110984 picorv32.cpuregs_rs1[26]
.sym 110985 $abc$36456$n4878
.sym 110986 $abc$36456$n4880
.sym 110991 $abc$36456$n5985
.sym 110992 $abc$36456$n231
.sym 110993 $abc$36456$n4385_1
.sym 110994 $abc$36456$n4384
.sym 110995 $abc$36456$n3059
.sym 110996 picorv32.irq_state[1]
.sym 110997 $abc$36456$n3934_1
.sym 110998 $abc$36456$n2866
.sym 110999 $abc$36456$n3068
.sym 111000 picorv32.irq_state[1]
.sym 111001 $abc$36456$n3978_1
.sym 111002 $abc$36456$n2866
.sym 111003 $abc$36456$n5989
.sym 111004 $abc$36456$n231
.sym 111005 $abc$36456$n4390
.sym 111006 $abc$36456$n4391_1
.sym 111007 picorv32.irq_state[1]
.sym 111008 picorv32.irq_state[0]
.sym 111011 picorv32.reg_out[31]
.sym 111012 picorv32.alu_out_q[31]
.sym 111013 picorv32.latched_stalu
.sym 111014 $abc$36456$n2866
.sym 111015 $abc$36456$n5555
.sym 111019 picorv32.irq_state[0]
.sym 111020 picorv32.reg_next_pc[31]
.sym 111021 $abc$36456$n3058
.sym 111022 picorv32.irq_state[1]
.sym 111023 $abc$36456$n2866
.sym 111024 $abc$36456$n5555
.sym 111027 picorv32.irq_mask[30]
.sym 111028 picorv32.irq_pending[30]
.sym 111111 basesoc_uart_phy_rx_busy
.sym 111112 $abc$36456$n3915
.sym 111116 basesoc_uart_phy_storage[0]
.sym 111117 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 111128 basesoc_uart_phy_storage[0]
.sym 111129 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 111131 basesoc_uart_phy_rx_busy
.sym 111132 $abc$36456$n3921
.sym 111135 basesoc_uart_phy_storage[28]
.sym 111136 basesoc_uart_phy_storage[12]
.sym 111137 adr[0]
.sym 111138 adr[1]
.sym 111139 $abc$36456$n4937_1
.sym 111140 $abc$36456$n4936_1
.sym 111141 $abc$36456$n3248
.sym 111143 basesoc_uart_phy_rx_busy
.sym 111144 $abc$36456$n3941
.sym 111151 basesoc_uart_phy_tx_busy
.sym 111152 $abc$36456$n4012
.sym 111155 basesoc_uart_phy_rx_busy
.sym 111156 $abc$36456$n3933
.sym 111159 basesoc_uart_phy_rx_busy
.sym 111160 $abc$36456$n3931
.sym 111163 $abc$36456$n5089_1
.sym 111164 $abc$36456$n2871
.sym 111167 basesoc_uart_phy_rx_busy
.sym 111168 $abc$36456$n3943
.sym 111171 basesoc_uart_phy_rx_busy
.sym 111172 $abc$36456$n3937
.sym 111175 basesoc_uart_phy_rx_busy
.sym 111176 $abc$36456$n3949
.sym 111179 basesoc_uart_phy_rx_busy
.sym 111180 $abc$36456$n3939
.sym 111183 basesoc_uart_phy_rx_busy
.sym 111184 $abc$36456$n3945
.sym 111187 basesoc_uart_phy_rx_busy
.sym 111188 $abc$36456$n3935
.sym 111191 basesoc_uart_phy_rx_busy
.sym 111192 $abc$36456$n3961
.sym 111195 basesoc_uart_phy_rx_busy
.sym 111196 $abc$36456$n3951
.sym 111199 basesoc_uart_phy_tx_busy
.sym 111200 $abc$36456$n4042
.sym 111203 basesoc_uart_phy_rx_busy
.sym 111204 $abc$36456$n3959
.sym 111207 basesoc_uart_phy_rx_busy
.sym 111208 $abc$36456$n3957
.sym 111211 basesoc_uart_phy_rx_busy
.sym 111212 $abc$36456$n3955
.sym 111215 basesoc_uart_phy_rx_busy
.sym 111216 $abc$36456$n3953
.sym 111219 basesoc_uart_phy_rx_busy
.sym 111220 $abc$36456$n3947
.sym 111223 basesoc_uart_phy_rx_busy
.sym 111224 $abc$36456$n3971
.sym 111227 array_muxed0[0]
.sym 111231 basesoc_uart_phy_rx_busy
.sym 111232 $abc$36456$n3969
.sym 111235 interface3_bank_bus_dat_r[4]
.sym 111236 interface4_bank_bus_dat_r[4]
.sym 111237 interface5_bank_bus_dat_r[4]
.sym 111239 basesoc_uart_phy_rx_busy
.sym 111240 $abc$36456$n3963
.sym 111243 basesoc_uart_phy_rx_busy
.sym 111244 $abc$36456$n3975
.sym 111247 basesoc_uart_phy_rx_busy
.sym 111248 $abc$36456$n3973
.sym 111251 basesoc_uart_phy_rx_busy
.sym 111252 $abc$36456$n3967
.sym 111255 basesoc_uart_phy_storage[23]
.sym 111256 basesoc_uart_phy_storage[7]
.sym 111257 adr[1]
.sym 111258 adr[0]
.sym 111263 $abc$36456$n4946_1
.sym 111264 $abc$36456$n4945
.sym 111265 $abc$36456$n3248
.sym 111267 array_muxed1[5]
.sym 111271 basesoc_uart_phy_storage[31]
.sym 111272 basesoc_uart_phy_storage[15]
.sym 111273 adr[0]
.sym 111274 adr[1]
.sym 111275 $abc$36456$n5249_1
.sym 111276 interface0_bank_bus_dat_r[4]
.sym 111277 interface1_bank_bus_dat_r[4]
.sym 111278 $abc$36456$n5250_1
.sym 111279 adr[0]
.sym 111280 adr[1]
.sym 111283 $abc$36456$n3346
.sym 111284 $abc$36456$n2870
.sym 111285 csrbank0_leds_out0_w[4]
.sym 111287 $abc$36456$n5238_1
.sym 111288 $abc$36456$n4655
.sym 111289 $abc$36456$n5235_1
.sym 111291 $abc$36456$n3346
.sym 111292 $abc$36456$n2870
.sym 111293 csrbank0_leds_out0_w[3]
.sym 111295 $abc$36456$n5246_1
.sym 111296 interface0_bank_bus_dat_r[3]
.sym 111297 interface1_bank_bus_dat_r[3]
.sym 111298 $abc$36456$n5247_1
.sym 111299 $abc$36456$n5236
.sym 111300 $abc$36456$n5246_1
.sym 111301 $abc$36456$n5252_1
.sym 111303 $abc$36456$n5236
.sym 111304 interface0_bank_bus_dat_r[0]
.sym 111305 interface1_bank_bus_dat_r[0]
.sym 111306 $abc$36456$n5237_1
.sym 111307 $abc$36456$n4568
.sym 111308 $abc$36456$n4570
.sym 111309 $abc$36456$n4655
.sym 111310 sel_r
.sym 111311 $abc$36456$n4570
.sym 111312 $abc$36456$n4568
.sym 111313 sel_r
.sym 111314 $abc$36456$n4655
.sym 111315 $abc$36456$n4570
.sym 111316 $abc$36456$n4568
.sym 111317 $abc$36456$n4655
.sym 111318 sel_r
.sym 111319 basesoc_bus_wishbone_dat_r[5]
.sym 111320 slave_sel_r[0]
.sym 111321 spiflash_bus_dat_r[5]
.sym 111322 slave_sel_r[1]
.sym 111323 interface1_bank_bus_dat_r[7]
.sym 111324 interface3_bank_bus_dat_r[7]
.sym 111325 interface4_bank_bus_dat_r[7]
.sym 111326 interface5_bank_bus_dat_r[7]
.sym 111327 eventmanager_status_w[1]
.sym 111331 $abc$36456$n2895_1
.sym 111332 $abc$36456$n2896
.sym 111335 basesoc_bus_wishbone_dat_r[1]
.sym 111336 slave_sel_r[0]
.sym 111337 spiflash_bus_dat_r[1]
.sym 111338 slave_sel_r[1]
.sym 111339 basesoc_bus_wishbone_dat_r[0]
.sym 111340 slave_sel_r[0]
.sym 111341 spiflash_bus_dat_r[0]
.sym 111342 slave_sel_r[1]
.sym 111343 basesoc_bus_wishbone_dat_r[3]
.sym 111344 slave_sel_r[0]
.sym 111345 spiflash_bus_dat_r[3]
.sym 111346 slave_sel_r[1]
.sym 111347 basesoc_bus_wishbone_dat_r[7]
.sym 111348 slave_sel_r[0]
.sym 111349 spiflash_bus_dat_r[7]
.sym 111350 slave_sel_r[1]
.sym 111351 basesoc_bus_wishbone_dat_r[4]
.sym 111352 slave_sel_r[0]
.sym 111353 spiflash_bus_dat_r[4]
.sym 111354 slave_sel_r[1]
.sym 111355 basesoc_we
.sym 111356 $abc$36456$n2868
.sym 111357 $abc$36456$n2871
.sym 111358 sys_rst
.sym 111359 spiflash_bus_dat_r[2]
.sym 111360 $abc$36456$n3386
.sym 111361 array_muxed0[17]
.sym 111362 $abc$36456$n3393_1
.sym 111363 $abc$36456$n3386
.sym 111364 spiflash_bus_dat_r[3]
.sym 111365 array_muxed0[18]
.sym 111366 $abc$36456$n3393_1
.sym 111367 basesoc_bus_wishbone_dat_r[2]
.sym 111368 slave_sel_r[0]
.sym 111369 spiflash_bus_dat_r[2]
.sym 111370 slave_sel_r[1]
.sym 111371 $abc$36456$n2899_1
.sym 111372 $abc$36456$n2900
.sym 111375 spiflash_bus_dat_r[0]
.sym 111376 $abc$36456$n3386
.sym 111377 array_muxed0[15]
.sym 111378 $abc$36456$n3393_1
.sym 111379 $abc$36456$n3386
.sym 111380 spiflash_bus_dat_r[1]
.sym 111381 array_muxed0[16]
.sym 111382 $abc$36456$n3393_1
.sym 111383 $abc$36456$n3386
.sym 111384 spiflash_bus_dat_r[15]
.sym 111385 array_muxed0[14]
.sym 111386 $abc$36456$n3393_1
.sym 111387 spiflash_bus_dat_r[14]
.sym 111388 array_muxed0[13]
.sym 111389 $abc$36456$n3393_1
.sym 111391 spiflash_bus_dat_r[13]
.sym 111392 array_muxed0[12]
.sym 111393 $abc$36456$n3393_1
.sym 111395 spiflash_bus_dat_r[10]
.sym 111396 array_muxed0[9]
.sym 111397 $abc$36456$n3393_1
.sym 111399 spiflash_bus_dat_r[12]
.sym 111400 array_muxed0[11]
.sym 111401 $abc$36456$n3393_1
.sym 111403 spiflash_bus_dat_r[9]
.sym 111404 array_muxed0[8]
.sym 111405 $abc$36456$n3393_1
.sym 111407 spiflash_bus_dat_r[8]
.sym 111408 array_muxed0[7]
.sym 111409 $abc$36456$n3393_1
.sym 111411 spiflash_bus_dat_r[11]
.sym 111412 array_muxed0[10]
.sym 111413 $abc$36456$n3393_1
.sym 111415 basesoc_picorv327[9]
.sym 111416 $abc$36456$n4017_1
.sym 111417 $abc$36456$n3894
.sym 111419 basesoc_picorv327[13]
.sym 111420 $abc$36456$n4025_1
.sym 111421 $abc$36456$n3894
.sym 111423 basesoc_picorv327[8]
.sym 111424 $abc$36456$n4015_1
.sym 111425 $abc$36456$n3894
.sym 111427 basesoc_picorv327[11]
.sym 111428 $abc$36456$n4021_1
.sym 111429 $abc$36456$n3894
.sym 111435 basesoc_picorv327[4]
.sym 111436 $abc$36456$n4007_1
.sym 111437 $abc$36456$n3894
.sym 111439 slave_sel_r[1]
.sym 111440 spiflash_bus_dat_r[12]
.sym 111441 $abc$36456$n2833
.sym 111442 $abc$36456$n3442_1
.sym 111443 basesoc_picorv327[6]
.sym 111444 $abc$36456$n4011_1
.sym 111445 $abc$36456$n3894
.sym 111447 basesoc_picorv327[19]
.sym 111448 $abc$36456$n4037_1
.sym 111449 $abc$36456$n3894
.sym 111451 basesoc_picorv327[18]
.sym 111452 $abc$36456$n4035_1
.sym 111453 $abc$36456$n3894
.sym 111455 $abc$36456$n2894
.sym 111456 $abc$36456$n2833
.sym 111457 $abc$36456$n3702_1
.sym 111459 $abc$36456$n2890
.sym 111460 $abc$36456$n2833
.sym 111461 $abc$36456$n3702_1
.sym 111463 basesoc_picorv327[10]
.sym 111464 $abc$36456$n4019_1
.sym 111465 $abc$36456$n3894
.sym 111467 $abc$36456$n2898
.sym 111468 $abc$36456$n2833
.sym 111469 $abc$36456$n3702_1
.sym 111471 basesoc_picorv327[2]
.sym 111472 $abc$36456$n4003_1
.sym 111473 $abc$36456$n3894
.sym 111475 basesoc_picorv327[20]
.sym 111476 $abc$36456$n4039_1
.sym 111477 $abc$36456$n3894
.sym 111479 basesoc_picorv327[9]
.sym 111480 basesoc_picorv327[8]
.sym 111481 basesoc_picorv323[0]
.sym 111483 $abc$36456$n4410_1
.sym 111484 $abc$36456$n4409_1
.sym 111485 basesoc_picorv323[1]
.sym 111487 $abc$36456$n4481
.sym 111488 $abc$36456$n4480_1
.sym 111489 basesoc_picorv323[2]
.sym 111491 $abc$36456$n4411
.sym 111492 $abc$36456$n4408
.sym 111493 basesoc_picorv323[2]
.sym 111495 $abc$36456$n4419_1
.sym 111496 $abc$36456$n4409_1
.sym 111497 basesoc_picorv323[1]
.sym 111499 basesoc_picorv327[11]
.sym 111500 basesoc_picorv327[10]
.sym 111501 basesoc_picorv323[0]
.sym 111503 $abc$36456$n4413_1
.sym 111504 $abc$36456$n4412_1
.sym 111505 basesoc_picorv323[1]
.sym 111507 $abc$36456$n4412_1
.sym 111508 $abc$36456$n4410_1
.sym 111509 basesoc_picorv323[1]
.sym 111511 basesoc_picorv327[19]
.sym 111512 basesoc_picorv327[18]
.sym 111513 basesoc_picorv323[0]
.sym 111515 $abc$36456$n4413_1
.sym 111516 $abc$36456$n4425_1
.sym 111517 basesoc_picorv323[1]
.sym 111519 basesoc_picorv327[15]
.sym 111520 basesoc_picorv327[14]
.sym 111521 basesoc_picorv323[0]
.sym 111523 $abc$36456$n4482_1
.sym 111524 $abc$36456$n4479_1
.sym 111525 basesoc_picorv323[3]
.sym 111526 $abc$36456$n4401_1
.sym 111527 $abc$36456$n4488_1
.sym 111528 $abc$36456$n4484
.sym 111529 basesoc_picorv323[2]
.sym 111531 $abc$36456$n4484
.sym 111532 $abc$36456$n4483_1
.sym 111533 basesoc_picorv323[2]
.sym 111535 $abc$36456$n4483_1
.sym 111536 $abc$36456$n4481
.sym 111537 basesoc_picorv323[2]
.sym 111539 $abc$36456$n4540
.sym 111540 $abc$36456$n4539_1
.sym 111541 basesoc_picorv323[3]
.sym 111542 $abc$36456$n4401_1
.sym 111543 $abc$36456$n4730
.sym 111544 picorv32.mem_wordsize[2]
.sym 111545 picorv32.mem_wordsize[0]
.sym 111546 basesoc_picorv327[0]
.sym 111547 $abc$36456$n3708_1
.sym 111548 $abc$36456$n2998
.sym 111549 $abc$36456$n4749_1
.sym 111550 $abc$36456$n4747
.sym 111551 $abc$36456$n3708_1
.sym 111552 $abc$36456$n2985
.sym 111553 $abc$36456$n4739
.sym 111554 $abc$36456$n4737_1
.sym 111555 $abc$36456$n2941
.sym 111556 $abc$36456$n3441
.sym 111557 basesoc_picorv327[1]
.sym 111559 $abc$36456$n4748
.sym 111560 picorv32.mem_wordsize[2]
.sym 111561 picorv32.mem_wordsize[0]
.sym 111562 basesoc_picorv327[0]
.sym 111563 $abc$36456$n4487
.sym 111564 $abc$36456$n4482_1
.sym 111565 basesoc_picorv323[3]
.sym 111566 $abc$36456$n4401_1
.sym 111567 $abc$36456$n4574
.sym 111568 $abc$36456$n4575
.sym 111571 $abc$36456$n3708_1
.sym 111572 $abc$36456$n2989_1
.sym 111573 $abc$36456$n4731_1
.sym 111574 $abc$36456$n4729
.sym 111575 $abc$36456$n4728_1
.sym 111576 $abc$36456$n3852
.sym 111577 $abc$36456$n4732
.sym 111579 picorv32.reg_out[9]
.sym 111580 picorv32.alu_out_q[9]
.sym 111581 picorv32.latched_stalu
.sym 111583 picorv32.reg_next_pc[4]
.sym 111584 picorv32.reg_out[4]
.sym 111585 $abc$36456$n3858
.sym 111587 $abc$36456$n4746_1
.sym 111588 $abc$36456$n3852
.sym 111589 $abc$36456$n4750
.sym 111591 $abc$36456$n4765_1
.sym 111592 $abc$36456$n4773
.sym 111593 $abc$36456$n3852
.sym 111594 $abc$36456$n5502_1
.sym 111595 picorv32.reg_next_pc[9]
.sym 111596 picorv32.reg_out[9]
.sym 111597 $abc$36456$n3858
.sym 111599 picorv32.reg_next_pc[6]
.sym 111600 picorv32.reg_out[6]
.sym 111601 $abc$36456$n3858
.sym 111603 picorv32.reg_next_pc[2]
.sym 111604 picorv32.reg_out[2]
.sym 111605 $abc$36456$n3858
.sym 111607 picorv32.reg_next_pc[20]
.sym 111608 picorv32.reg_out[20]
.sym 111609 $abc$36456$n3858
.sym 111611 $abc$36456$n2969
.sym 111612 picorv32.mem_wordsize[0]
.sym 111613 picorv32.latched_is_lu
.sym 111615 picorv32.reg_out[10]
.sym 111616 picorv32.alu_out_q[10]
.sym 111617 picorv32.latched_stalu
.sym 111619 basesoc_picorv327[11]
.sym 111620 picorv32.cpu_state[4]
.sym 111621 $abc$36456$n4789_1
.sym 111623 picorv32.reg_next_pc[10]
.sym 111624 picorv32.reg_out[10]
.sym 111625 $abc$36456$n3858
.sym 111627 $abc$36456$n4779
.sym 111628 $abc$36456$n4781
.sym 111631 picorv32.reg_out[20]
.sym 111632 picorv32.alu_out_q[20]
.sym 111633 picorv32.latched_stalu
.sym 111635 $abc$36456$n3441
.sym 111636 picorv32.mem_wordsize[0]
.sym 111637 $abc$36456$n4730
.sym 111638 picorv32.mem_wordsize[2]
.sym 111639 $abc$36456$n4716_1
.sym 111640 picorv32.cpuregs_rs1[20]
.sym 111641 $abc$36456$n4842
.sym 111642 $abc$36456$n4844
.sym 111643 picorv32.cpu_state[4]
.sym 111644 basesoc_picorv327[13]
.sym 111647 $abc$36456$n4765_1
.sym 111648 $abc$36456$n4818
.sym 111649 $abc$36456$n4843_1
.sym 111650 $abc$36456$n3852
.sym 111651 picorv32.reg_next_pc[8]
.sym 111652 picorv32.reg_out[8]
.sym 111653 $abc$36456$n3858
.sym 111655 $abc$36456$n2989_1
.sym 111656 picorv32.mem_wordsize[0]
.sym 111657 picorv32.latched_is_lu
.sym 111659 picorv32.reg_out[8]
.sym 111660 picorv32.alu_out_q[8]
.sym 111661 picorv32.latched_stalu
.sym 111663 picorv32.reg_next_pc[13]
.sym 111664 picorv32.reg_out[13]
.sym 111665 $abc$36456$n3858
.sym 111667 $abc$36456$n4736
.sym 111668 $abc$36456$n3852
.sym 111669 $abc$36456$n5496_1
.sym 111670 $abc$36456$n4742
.sym 111671 $abc$36456$n4765_1
.sym 111672 $abc$36456$n4818
.sym 111673 $abc$36456$n4819_1
.sym 111674 $abc$36456$n3852
.sym 111675 $abc$36456$n2959
.sym 111676 picorv32.mem_wordsize[0]
.sym 111677 picorv32.latched_is_lu
.sym 111679 $abc$36456$n7136
.sym 111680 picorv32.cpu_state[3]
.sym 111681 $abc$36456$n4725_1
.sym 111682 $abc$36456$n4726
.sym 111683 $abc$36456$n2941
.sym 111684 picorv32.mem_wordsize[0]
.sym 111685 picorv32.latched_is_lu
.sym 111687 $abc$36456$n2937
.sym 111688 picorv32.mem_wordsize[0]
.sym 111689 picorv32.latched_is_lu
.sym 111691 $abc$36456$n2928
.sym 111692 picorv32.mem_wordsize[0]
.sym 111693 picorv32.latched_is_lu
.sym 111695 $abc$36456$n2973
.sym 111696 picorv32.mem_wordsize[0]
.sym 111697 picorv32.latched_is_lu
.sym 111699 $abc$36456$n4765_1
.sym 111700 $abc$36456$n4818
.sym 111701 $abc$36456$n4831_1
.sym 111702 $abc$36456$n3852
.sym 111703 picorv32.cpuregs_rs1[6]
.sym 111707 picorv32.irq_state[0]
.sym 111708 picorv32.reg_next_pc[8]
.sym 111709 $abc$36456$n3890
.sym 111710 $abc$36456$n2866
.sym 111711 picorv32.cpuregs_rs1[5]
.sym 111712 picorv32.irq_mask[5]
.sym 111713 picorv32.instr_maskirq
.sym 111714 picorv32.cpu_state[2]
.sym 111715 basesoc_picorv327[6]
.sym 111716 picorv32.cpu_state[4]
.sym 111717 $abc$36456$n3430
.sym 111718 picorv32.irq_mask[6]
.sym 111719 picorv32.cpu_state[4]
.sym 111720 basesoc_picorv327[2]
.sym 111721 picorv32.cpu_state[0]
.sym 111722 picorv32.irq_pending[2]
.sym 111723 $abc$36456$n4716_1
.sym 111724 picorv32.cpuregs_rs1[2]
.sym 111725 $abc$36456$n4713_1
.sym 111727 $abc$36456$n4716_1
.sym 111728 picorv32.cpuregs_rs1[6]
.sym 111729 $abc$36456$n4751
.sym 111730 $abc$36456$n4752
.sym 111731 picorv32.irq_mask[2]
.sym 111732 $abc$36456$n3430
.sym 111733 $abc$36456$n4714
.sym 111734 $abc$36456$n4715
.sym 111735 picorv32.irq_pending[4]
.sym 111736 picorv32.irq_mask[4]
.sym 111739 picorv32.cpu_state[3]
.sym 111740 $abc$36456$n7139
.sym 111741 picorv32.cpu_state[0]
.sym 111742 picorv32.irq_pending[6]
.sym 111743 basesoc_picorv327[4]
.sym 111744 picorv32.cpu_state[4]
.sym 111745 $abc$36456$n3430
.sym 111746 picorv32.irq_mask[4]
.sym 111747 basesoc_picorv327[8]
.sym 111748 picorv32.cpu_state[4]
.sym 111749 $abc$36456$n4770
.sym 111751 picorv32.irq_mask[5]
.sym 111752 picorv32.irq_state[1]
.sym 111753 picorv32.irq_pending[5]
.sym 111755 $abc$36456$n4716_1
.sym 111756 picorv32.cpuregs_rs1[4]
.sym 111757 $abc$36456$n4733
.sym 111758 $abc$36456$n4734_1
.sym 111759 picorv32.irq_mask[6]
.sym 111760 picorv32.irq_state[1]
.sym 111761 picorv32.irq_pending[6]
.sym 111763 picorv32.irq_pending[6]
.sym 111764 picorv32.irq_mask[6]
.sym 111767 $abc$36456$n4716_1
.sym 111768 picorv32.cpuregs_rs1[10]
.sym 111769 $abc$36456$n4782
.sym 111770 $abc$36456$n4783_1
.sym 111771 picorv32.cpu_state[4]
.sym 111772 basesoc_picorv327[9]
.sym 111773 picorv32.cpu_state[0]
.sym 111774 picorv32.irq_pending[9]
.sym 111775 picorv32.irq_mask[4]
.sym 111776 picorv32.irq_state[1]
.sym 111777 picorv32.irq_pending[4]
.sym 111779 picorv32.cpu_state[3]
.sym 111780 $abc$36456$n7141
.sym 111781 picorv32.cpu_state[0]
.sym 111782 picorv32.irq_pending[8]
.sym 111783 basesoc_picorv327[14]
.sym 111784 picorv32.cpu_state[4]
.sym 111785 picorv32.cpu_state[3]
.sym 111786 $abc$36456$n7147
.sym 111787 basesoc_picorv327[10]
.sym 111788 picorv32.cpu_state[4]
.sym 111789 $abc$36456$n3430
.sym 111790 picorv32.irq_mask[10]
.sym 111791 $abc$36456$n7142
.sym 111792 picorv32.cpu_state[3]
.sym 111793 $abc$36456$n5501_1
.sym 111794 $abc$36456$n4777_1
.sym 111795 picorv32.cpu_state[3]
.sym 111796 $abc$36456$n7137
.sym 111797 picorv32.cpu_state[0]
.sym 111798 picorv32.irq_pending[4]
.sym 111799 picorv32.cpu_state[3]
.sym 111800 $abc$36456$n7143
.sym 111801 picorv32.cpu_state[0]
.sym 111802 picorv32.irq_pending[10]
.sym 111803 $abc$36456$n4765_1
.sym 111804 $abc$36456$n4818
.sym 111805 $abc$36456$n4891
.sym 111806 $abc$36456$n3852
.sym 111807 $abc$36456$n4765_1
.sym 111808 $abc$36456$n4818
.sym 111809 $abc$36456$n4897
.sym 111810 $abc$36456$n3852
.sym 111811 picorv32.cpu_state[3]
.sym 111812 $abc$36456$n7144
.sym 111813 picorv32.cpu_state[0]
.sym 111814 picorv32.irq_pending[11]
.sym 111815 picorv32.cpuregs_rs1[20]
.sym 111819 $abc$36456$n4765_1
.sym 111820 $abc$36456$n4818
.sym 111821 $abc$36456$n4837_1
.sym 111822 $abc$36456$n3852
.sym 111823 $abc$36456$n4765_1
.sym 111824 $abc$36456$n4818
.sym 111825 $abc$36456$n4885
.sym 111826 $abc$36456$n3852
.sym 111827 picorv32.irq_mask[20]
.sym 111828 $abc$36456$n3430
.sym 111829 $abc$36456$n4845
.sym 111831 $abc$36456$n4716_1
.sym 111832 picorv32.cpuregs_rs1[16]
.sym 111833 $abc$36456$n4817
.sym 111834 $abc$36456$n4820
.sym 111835 basesoc_picorv327[19]
.sym 111836 picorv32.cpu_state[4]
.sym 111837 picorv32.cpu_state[3]
.sym 111838 $abc$36456$n7152
.sym 111839 picorv32.reg_next_pc[18]
.sym 111840 picorv32.reg_out[18]
.sym 111841 $abc$36456$n3858
.sym 111843 picorv32.irq_pending[20]
.sym 111844 picorv32.cpu_state[0]
.sym 111845 $abc$36456$n4846
.sym 111847 basesoc_picorv327[22]
.sym 111848 picorv32.cpu_state[4]
.sym 111849 picorv32.cpu_state[3]
.sym 111850 $abc$36456$n7155
.sym 111851 $abc$36456$n4716_1
.sym 111852 picorv32.cpuregs_rs1[29]
.sym 111853 $abc$36456$n4896
.sym 111854 $abc$36456$n4898
.sym 111855 $abc$36456$n4716_1
.sym 111856 picorv32.cpuregs_rs1[18]
.sym 111857 $abc$36456$n4830
.sym 111858 $abc$36456$n4832
.sym 111859 picorv32.irq_state[0]
.sym 111860 picorv32.reg_next_pc[10]
.sym 111861 $abc$36456$n3898
.sym 111862 $abc$36456$n2866
.sym 111863 $abc$36456$n4716_1
.sym 111864 picorv32.cpuregs_rs1[27]
.sym 111865 $abc$36456$n4884
.sym 111866 $abc$36456$n4886
.sym 111867 picorv32.irq_state[0]
.sym 111868 picorv32.reg_next_pc[9]
.sym 111869 $abc$36456$n3894_1
.sym 111870 $abc$36456$n2866
.sym 111871 picorv32.reg_next_pc[2]
.sym 111872 $abc$36456$n3859_1
.sym 111873 $abc$36456$n3858
.sym 111874 $abc$36456$n3860_1
.sym 111875 basesoc_picorv327[31]
.sym 111876 picorv32.cpu_state[4]
.sym 111877 picorv32.cpu_state[3]
.sym 111878 $abc$36456$n7164
.sym 111879 picorv32.irq_mask[30]
.sym 111880 $abc$36456$n3430
.sym 111881 $abc$36456$n4261
.sym 111882 $abc$36456$n4905
.sym 111883 picorv32.cpu_state[3]
.sym 111884 $abc$36456$n7163
.sym 111885 picorv32.cpu_state[0]
.sym 111886 picorv32.irq_pending[30]
.sym 111887 picorv32.reg_next_pc[19]
.sym 111888 picorv32.reg_out[19]
.sym 111889 $abc$36456$n3858
.sym 111891 $abc$36456$n4716_1
.sym 111892 picorv32.cpuregs_rs1[19]
.sym 111893 $abc$36456$n4836
.sym 111894 $abc$36456$n4838
.sym 111895 $abc$36456$n5555
.sym 111896 $abc$36456$n5963
.sym 111897 $abc$36456$n3930_1
.sym 111898 $abc$36456$n2866
.sym 111899 $abc$36456$n231
.sym 111900 $abc$36456$n5975
.sym 111901 $abc$36456$n4367_1
.sym 111903 picorv32.reg_next_pc[15]
.sym 111904 $abc$36456$n3918_1
.sym 111905 $abc$36456$n3858
.sym 111906 $abc$36456$n3860_1
.sym 111907 $abc$36456$n4716_1
.sym 111908 picorv32.cpuregs_rs1[28]
.sym 111909 $abc$36456$n4890
.sym 111910 $abc$36456$n4892
.sym 111911 picorv32.reg_next_pc[24]
.sym 111912 picorv32.irq_state[0]
.sym 111913 $abc$36456$n4368_1
.sym 111914 $abc$36456$n4369_1
.sym 111915 $abc$36456$n5555
.sym 111916 $abc$36456$n5957
.sym 111917 $abc$36456$n3918_1
.sym 111918 $abc$36456$n2866
.sym 111919 $abc$36456$n5555
.sym 111920 $abc$36456$n5967
.sym 111921 $abc$36456$n3938_1
.sym 111922 $abc$36456$n2866
.sym 111923 picorv32.reg_next_pc[10]
.sym 111924 $abc$36456$n3898
.sym 111925 $abc$36456$n3858
.sym 111926 $abc$36456$n3860_1
.sym 111927 picorv32.reg_next_pc[19]
.sym 111928 picorv32.irq_state[0]
.sym 111929 $abc$36456$n231
.sym 111930 $abc$36456$n5965
.sym 111935 $abc$36456$n5981
.sym 111936 $abc$36456$n231
.sym 111937 $abc$36456$n4377_1
.sym 111938 $abc$36456$n4378
.sym 111939 $abc$36456$n4716_1
.sym 111940 picorv32.cpuregs_rs1[25]
.sym 111941 $abc$36456$n4872
.sym 111942 $abc$36456$n4874
.sym 111943 picorv32.reg_next_pc[27]
.sym 111944 picorv32.irq_state[0]
.sym 111945 $abc$36456$n4379_1
.sym 111947 picorv32.reg_next_pc[20]
.sym 111948 $abc$36456$n3938_1
.sym 111949 $abc$36456$n3858
.sym 111950 $abc$36456$n3860_1
.sym 111955 picorv32.reg_out[27]
.sym 111956 picorv32.alu_out_q[27]
.sym 111957 picorv32.latched_stalu
.sym 111958 $abc$36456$n2866
.sym 111959 picorv32.reg_out[31]
.sym 111960 picorv32.alu_out_q[31]
.sym 111961 picorv32.latched_stalu
.sym 111962 $abc$36456$n3858
.sym 111963 picorv32.irq_state[0]
.sym 111964 picorv32.reg_next_pc[25]
.sym 111965 $abc$36456$n3069
.sym 111966 picorv32.irq_state[1]
.sym 111967 picorv32.reg_out[25]
.sym 111968 picorv32.alu_out_q[25]
.sym 111969 picorv32.latched_stalu
.sym 111970 $abc$36456$n2866
.sym 111971 $abc$36456$n5979
.sym 111972 $abc$36456$n231
.sym 111973 $abc$36456$n4374_1
.sym 111974 $abc$36456$n4375_1
.sym 111975 picorv32.irq_state[0]
.sym 111976 picorv32.reg_next_pc[26]
.sym 111977 $abc$36456$n3070
.sym 111978 picorv32.irq_state[1]
.sym 111979 picorv32.irq_pending[30]
.sym 111980 picorv32.irq_mask[30]
.sym 111983 $abc$36456$n5977
.sym 111984 $abc$36456$n231
.sym 111985 $abc$36456$n4371_1
.sym 111986 $abc$36456$n4372_1
.sym 111987 picorv32.reg_out[26]
.sym 111988 picorv32.alu_out_q[26]
.sym 111989 picorv32.latched_stalu
.sym 111990 $abc$36456$n2866
.sym 112035 basesoc_dat_w[1]
.sym 112059 basesoc_uart_phy_rx_busy
.sym 112060 $abc$36456$n3917
.sym 112063 basesoc_uart_phy_rx_busy
.sym 112064 $abc$36456$n3929
.sym 112067 basesoc_uart_phy_rx_busy
.sym 112068 $abc$36456$n3925
.sym 112071 basesoc_uart_phy_rx_busy
.sym 112072 $abc$36456$n3919
.sym 112079 basesoc_uart_phy_rx_busy
.sym 112080 $abc$36456$n3923
.sym 112083 basesoc_uart_phy_rx_busy
.sym 112084 $abc$36456$n3927
.sym 112088 basesoc_uart_phy_storage[0]
.sym 112089 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 112092 basesoc_uart_phy_storage[1]
.sym 112093 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 112094 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 112096 basesoc_uart_phy_storage[2]
.sym 112097 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 112098 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 112100 basesoc_uart_phy_storage[3]
.sym 112101 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 112102 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 112104 basesoc_uart_phy_storage[4]
.sym 112105 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 112106 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 112108 basesoc_uart_phy_storage[5]
.sym 112109 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 112110 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 112112 basesoc_uart_phy_storage[6]
.sym 112113 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 112114 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 112116 basesoc_uart_phy_storage[7]
.sym 112117 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 112118 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 112120 basesoc_uart_phy_storage[8]
.sym 112121 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 112122 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 112124 basesoc_uart_phy_storage[9]
.sym 112125 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 112126 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 112128 basesoc_uart_phy_storage[10]
.sym 112129 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 112130 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 112132 basesoc_uart_phy_storage[11]
.sym 112133 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 112134 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 112136 basesoc_uart_phy_storage[12]
.sym 112137 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 112138 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 112140 basesoc_uart_phy_storage[13]
.sym 112141 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 112142 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 112144 basesoc_uart_phy_storage[14]
.sym 112145 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 112146 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 112148 basesoc_uart_phy_storage[15]
.sym 112149 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 112150 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 112152 basesoc_uart_phy_storage[16]
.sym 112153 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 112154 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 112156 basesoc_uart_phy_storage[17]
.sym 112157 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 112158 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 112160 basesoc_uart_phy_storage[18]
.sym 112161 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 112162 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 112164 basesoc_uart_phy_storage[19]
.sym 112165 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 112166 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 112168 basesoc_uart_phy_storage[20]
.sym 112169 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 112170 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 112172 basesoc_uart_phy_storage[21]
.sym 112173 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 112174 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 112176 basesoc_uart_phy_storage[22]
.sym 112177 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 112178 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 112180 basesoc_uart_phy_storage[23]
.sym 112181 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 112182 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 112184 basesoc_uart_phy_storage[24]
.sym 112185 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 112186 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 112188 basesoc_uart_phy_storage[25]
.sym 112189 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 112190 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 112192 basesoc_uart_phy_storage[26]
.sym 112193 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 112194 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 112196 basesoc_uart_phy_storage[27]
.sym 112197 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 112198 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 112200 basesoc_uart_phy_storage[28]
.sym 112201 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 112202 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 112204 basesoc_uart_phy_storage[29]
.sym 112205 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 112206 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 112208 basesoc_uart_phy_storage[30]
.sym 112209 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 112210 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 112212 basesoc_uart_phy_storage[31]
.sym 112213 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 112214 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 112218 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 112219 $abc$36456$n3978
.sym 112220 basesoc_uart_phy_rx_busy
.sym 112223 basesoc_uart_phy_tx_busy
.sym 112224 $abc$36456$n4062
.sym 112227 basesoc_uart_phy_tx_busy
.sym 112228 $abc$36456$n4066
.sym 112231 basesoc_uart_phy_tx_busy
.sym 112232 $abc$36456$n4070
.sym 112235 basesoc_uart_phy_rx_busy
.sym 112236 $abc$36456$n3965
.sym 112239 array_muxed1[4]
.sym 112243 array_muxed0[2]
.sym 112247 interface3_bank_bus_dat_r[1]
.sym 112248 interface4_bank_bus_dat_r[1]
.sym 112249 $abc$36456$n5240_1
.sym 112250 $abc$36456$n5241_1
.sym 112251 $abc$36456$n4568
.sym 112252 $abc$36456$n4570
.sym 112253 sel_r
.sym 112255 $abc$36456$n4655
.sym 112256 sel_r
.sym 112257 $abc$36456$n5238_1
.sym 112258 $abc$36456$n5254
.sym 112259 $abc$36456$n4655
.sym 112260 $abc$36456$n4568
.sym 112261 $abc$36456$n5238_1
.sym 112263 $abc$36456$n4570
.sym 112264 $abc$36456$n4655
.sym 112265 sel_r
.sym 112266 $abc$36456$n4568
.sym 112271 adr[2]
.sym 112272 $abc$36456$n3276
.sym 112273 $abc$36456$n3231
.sym 112274 sys_rst
.sym 112275 $abc$36456$n5243_1
.sym 112276 interface0_bank_bus_dat_r[2]
.sym 112277 interface1_bank_bus_dat_r[2]
.sym 112278 $abc$36456$n5244_1
.sym 112279 basesoc_uart_eventmanager_status_w[0]
.sym 112280 $abc$36456$n2869
.sym 112281 $abc$36456$n3276
.sym 112283 $abc$36456$n2891_1
.sym 112284 $abc$36456$n2892
.sym 112287 basesoc_ctrl_reset_reset_r
.sym 112291 basesoc_bus_wishbone_dat_r[6]
.sym 112292 slave_sel_r[0]
.sym 112293 spiflash_bus_dat_r[6]
.sym 112294 slave_sel_r[1]
.sym 112295 basesoc_adr[11]
.sym 112296 $abc$36456$n3304
.sym 112297 basesoc_adr[12]
.sym 112299 basesoc_dat_w[1]
.sym 112303 basesoc_adr[12]
.sym 112304 basesoc_adr[11]
.sym 112305 $abc$36456$n3304
.sym 112331 basesoc_adr[11]
.sym 112332 basesoc_adr[12]
.sym 112333 $abc$36456$n2872
.sym 112335 basesoc_picorv323[5]
.sym 112339 basesoc_picorv323[1]
.sym 112347 $abc$36456$n3386
.sym 112348 spiflash_bus_dat_r[6]
.sym 112349 array_muxed0[21]
.sym 112350 $abc$36456$n3393_1
.sym 112355 $abc$36456$n3386
.sym 112356 spiflash_bus_dat_r[5]
.sym 112357 array_muxed0[20]
.sym 112358 $abc$36456$n3393_1
.sym 112359 $abc$36456$n3386
.sym 112360 spiflash_bus_dat_r[4]
.sym 112361 array_muxed0[19]
.sym 112362 $abc$36456$n3393_1
.sym 112375 $abc$36456$n4453
.sym 112376 $abc$36456$n4450
.sym 112377 basesoc_picorv323[1]
.sym 112379 $abc$36456$n4454_1
.sym 112380 $abc$36456$n4453
.sym 112381 basesoc_picorv323[1]
.sym 112383 basesoc_picorv327[12]
.sym 112384 basesoc_picorv327[11]
.sym 112385 basesoc_picorv323[0]
.sym 112387 basesoc_picorv327[8]
.sym 112388 basesoc_picorv327[7]
.sym 112389 basesoc_picorv323[0]
.sym 112391 basesoc_picorv327[10]
.sym 112392 basesoc_picorv327[9]
.sym 112393 basesoc_picorv323[0]
.sym 112399 basesoc_picorv323[7]
.sym 112403 basesoc_picorv323[7]
.sym 112404 basesoc_picorv328[15]
.sym 112405 picorv32.mem_wordsize[2]
.sym 112406 picorv32.mem_wordsize[0]
.sym 112407 $abc$36456$n4416_1
.sym 112408 basesoc_picorv323[1]
.sym 112411 basesoc_picorv327[0]
.sym 112412 basesoc_picorv327[1]
.sym 112413 basesoc_picorv323[1]
.sym 112414 basesoc_picorv323[0]
.sym 112415 basesoc_picorv327[14]
.sym 112416 $abc$36456$n4027_1
.sym 112417 $abc$36456$n3894
.sym 112419 basesoc_picorv327[7]
.sym 112420 $abc$36456$n4013_1
.sym 112421 $abc$36456$n3894
.sym 112423 basesoc_picorv327[17]
.sym 112424 $abc$36456$n4033_1
.sym 112425 $abc$36456$n3894
.sym 112427 basesoc_picorv327[3]
.sym 112428 basesoc_picorv327[2]
.sym 112429 basesoc_picorv323[0]
.sym 112431 basesoc_picorv327[22]
.sym 112432 $abc$36456$n4043_1
.sym 112433 $abc$36456$n3894
.sym 112435 $abc$36456$n4415_1
.sym 112436 $abc$36456$n4420
.sym 112437 $abc$36456$n4417
.sym 112438 basesoc_picorv323[2]
.sym 112439 basesoc_picorv327[5]
.sym 112440 basesoc_picorv327[4]
.sym 112441 basesoc_picorv323[0]
.sym 112443 basesoc_picorv327[23]
.sym 112444 $abc$36456$n4045_1
.sym 112445 $abc$36456$n3894
.sym 112447 $abc$36456$n4414
.sym 112448 $abc$36456$n4407_1
.sym 112449 basesoc_picorv323[3]
.sym 112450 $abc$36456$n4401_1
.sym 112451 $abc$36456$n4419_1
.sym 112452 $abc$36456$n4418_1
.sym 112453 basesoc_picorv323[1]
.sym 112455 basesoc_picorv327[7]
.sym 112456 basesoc_picorv327[6]
.sym 112457 basesoc_picorv323[0]
.sym 112459 $abc$36456$n4418_1
.sym 112460 $abc$36456$n4416_1
.sym 112461 basesoc_picorv323[1]
.sym 112463 $abc$36456$n4417
.sym 112464 $abc$36456$n4408
.sym 112465 basesoc_picorv323[2]
.sym 112467 basesoc_picorv323[0]
.sym 112468 basesoc_picorv327[31]
.sym 112471 $abc$36456$n4407_1
.sym 112472 $abc$36456$n4423
.sym 112473 basesoc_picorv323[3]
.sym 112474 $abc$36456$n4401_1
.sym 112475 $abc$36456$n4428_1
.sym 112476 $abc$36456$n4426_1
.sym 112477 basesoc_picorv323[1]
.sym 112479 $abc$36456$n3708_1
.sym 112480 $abc$36456$n2953
.sym 112481 $abc$36456$n4701_1
.sym 112483 $abc$36456$n4518_1
.sym 112484 $abc$36456$n4517
.sym 112485 basesoc_picorv323[3]
.sym 112486 $abc$36456$n4401_1
.sym 112487 $abc$36456$n4411
.sym 112488 $abc$36456$n4424_1
.sym 112489 basesoc_picorv323[2]
.sym 112491 $abc$36456$n4427_1
.sym 112492 $abc$36456$n4424_1
.sym 112493 basesoc_picorv323[2]
.sym 112495 $abc$36456$n4426_1
.sym 112496 $abc$36456$n4425_1
.sym 112497 basesoc_picorv323[1]
.sym 112499 $abc$36456$n4516_1
.sym 112500 $abc$36456$n4519
.sym 112503 $abc$36456$n4491_1
.sym 112504 $abc$36456$n4489_1
.sym 112505 basesoc_picorv323[2]
.sym 112507 $abc$36456$n4475
.sym 112508 $abc$36456$n4436_1
.sym 112509 basesoc_picorv323[1]
.sym 112511 $abc$36456$n4490
.sym 112512 $abc$36456$n4487
.sym 112513 basesoc_picorv323[3]
.sym 112515 $abc$36456$n4489_1
.sym 112516 $abc$36456$n4488_1
.sym 112517 basesoc_picorv323[2]
.sym 112519 $abc$36456$n4518_1
.sym 112520 $abc$36456$n4521
.sym 112521 basesoc_picorv323[3]
.sym 112522 $abc$36456$n4401_1
.sym 112523 $abc$36456$n4540
.sym 112524 $abc$36456$n4543
.sym 112525 basesoc_picorv323[3]
.sym 112526 $abc$36456$n4401_1
.sym 112527 $abc$36456$n4475
.sym 112528 $abc$36456$n4490
.sym 112529 basesoc_picorv323[3]
.sym 112531 $abc$36456$n4492_1
.sym 112532 $abc$36456$n4491_1
.sym 112533 basesoc_picorv323[2]
.sym 112535 picorv32.reg_out[6]
.sym 112536 picorv32.alu_out_q[6]
.sym 112537 picorv32.latched_stalu
.sym 112539 $abc$36456$n2932
.sym 112540 $abc$36456$n3447
.sym 112541 basesoc_picorv327[1]
.sym 112543 picorv32.reg_out[4]
.sym 112544 picorv32.alu_out_q[4]
.sym 112545 picorv32.latched_stalu
.sym 112547 $abc$36456$n4544_1
.sym 112548 $abc$36456$n4543
.sym 112549 basesoc_picorv323[3]
.sym 112551 $abc$36456$n4475
.sym 112552 $abc$36456$n4492_1
.sym 112553 basesoc_picorv323[2]
.sym 112555 $abc$36456$n4475
.sym 112556 $abc$36456$n4544_1
.sym 112557 basesoc_picorv323[3]
.sym 112559 $abc$36456$n4601_1
.sym 112560 $abc$36456$n4602
.sym 112563 $abc$36456$n4538_1
.sym 112564 $abc$36456$n4541_1
.sym 112567 picorv32.reg_next_pc[7]
.sym 112568 picorv32.reg_out[7]
.sym 112569 $abc$36456$n3858
.sym 112571 picorv32.reg_out[7]
.sym 112572 picorv32.alu_out_q[7]
.sym 112573 picorv32.latched_stalu
.sym 112575 $abc$36456$n4700
.sym 112576 $abc$36456$n3852
.sym 112577 $abc$36456$n4704_1
.sym 112579 picorv32.reg_out[11]
.sym 112580 picorv32.alu_out_q[11]
.sym 112581 picorv32.latched_stalu
.sym 112583 picorv32.cpu_state[4]
.sym 112584 basesoc_picorv327[7]
.sym 112585 $abc$36456$n4754
.sym 112587 picorv32.reg_next_pc[23]
.sym 112588 picorv32.reg_out[23]
.sym 112589 $abc$36456$n3858
.sym 112591 picorv32.reg_next_pc[11]
.sym 112592 picorv32.reg_out[11]
.sym 112593 $abc$36456$n3858
.sym 112595 picorv32.reg_out[15]
.sym 112596 picorv32.alu_out_q[15]
.sym 112597 picorv32.latched_stalu
.sym 112599 picorv32.mem_rdata_q[17]
.sym 112600 $abc$36456$n2953
.sym 112601 $abc$36456$n2879
.sym 112603 picorv32.reg_next_pc[14]
.sym 112604 picorv32.reg_out[14]
.sym 112605 $abc$36456$n3858
.sym 112607 picorv32.mem_rdata_latched[23]
.sym 112611 picorv32.mem_rdata_latched[20]
.sym 112617 picorv32.decoded_imm[0]
.sym 112619 picorv32.mem_rdata_q[20]
.sym 112620 $abc$36456$n2989_1
.sym 112621 $abc$36456$n2879
.sym 112623 $abc$36456$n2953
.sym 112624 picorv32.mem_wordsize[0]
.sym 112625 picorv32.latched_is_lu
.sym 112627 picorv32.reg_out[14]
.sym 112628 picorv32.alu_out_q[14]
.sym 112629 picorv32.latched_stalu
.sym 112631 picorv32.cpu_state[4]
.sym 112632 basesoc_picorv327[3]
.sym 112635 picorv32.mem_rdata_latched[17]
.sym 112639 picorv32.cpu_state[4]
.sym 112640 basesoc_picorv327[1]
.sym 112641 $abc$36456$n4705
.sym 112642 $abc$36456$n4706
.sym 112643 picorv32.cpu_state[3]
.sym 112644 picorv32.decoded_imm[1]
.sym 112645 picorv32.cpu_state[0]
.sym 112646 picorv32.irq_pending[1]
.sym 112647 $abc$36456$n2932
.sym 112648 picorv32.mem_wordsize[0]
.sym 112649 picorv32.latched_is_lu
.sym 112651 $abc$36456$n4765_1
.sym 112652 $abc$36456$n4818
.sym 112653 $abc$36456$n4825_1
.sym 112654 $abc$36456$n3852
.sym 112655 picorv32.mem_rdata_q[19]
.sym 112656 $abc$36456$n2973
.sym 112657 $abc$36456$n2879
.sym 112659 picorv32.mem_rdata_latched[19]
.sym 112663 picorv32.cpu_state[0]
.sym 112664 picorv32.irq_pending[5]
.sym 112667 picorv32.irq_mask[1]
.sym 112668 picorv32.cpuregs_rs1[1]
.sym 112669 picorv32.instr_maskirq
.sym 112670 picorv32.cpu_state[2]
.sym 112671 picorv32.irq_state[0]
.sym 112672 picorv32.reg_next_pc[14]
.sym 112673 $abc$36456$n3914_1
.sym 112674 $abc$36456$n2866
.sym 112675 picorv32.cpu_state[4]
.sym 112676 basesoc_picorv327[5]
.sym 112679 picorv32.mem_rdata_latched[19]
.sym 112683 picorv32.irq_state[0]
.sym 112684 picorv32.reg_next_pc[11]
.sym 112685 $abc$36456$n3902
.sym 112686 $abc$36456$n2866
.sym 112687 $abc$36456$n7138
.sym 112688 picorv32.cpu_state[3]
.sym 112689 $abc$36456$n4743_1
.sym 112690 $abc$36456$n4744
.sym 112691 picorv32.mem_rdata_q[18]
.sym 112692 $abc$36456$n2959
.sym 112693 $abc$36456$n2879
.sym 112695 $abc$36456$n3878_1
.sym 112696 $abc$36456$n2866
.sym 112697 $abc$36456$n4311_1
.sym 112698 $abc$36456$n4310_1
.sym 112699 $abc$36456$n5951
.sym 112700 $abc$36456$n231
.sym 112701 $abc$36456$n4332_1
.sym 112702 $abc$36456$n4331_1
.sym 112703 picorv32.reg_next_pc[6]
.sym 112704 $abc$36456$n3882_1
.sym 112705 $abc$36456$n3858
.sym 112706 $abc$36456$n3860_1
.sym 112707 $abc$36456$n5939
.sym 112708 $abc$36456$n231
.sym 112709 $abc$36456$n4314_1
.sym 112710 $abc$36456$n4313_1
.sym 112711 $abc$36456$n4765_1
.sym 112712 $abc$36456$n4818
.sym 112713 $abc$36456$n4903
.sym 112714 $abc$36456$n3852
.sym 112715 $abc$36456$n4716_1
.sym 112716 picorv32.cpuregs_rs1[17]
.sym 112717 $abc$36456$n4824
.sym 112718 $abc$36456$n4826
.sym 112719 picorv32.mem_rdata_latched[18]
.sym 112723 picorv32.irq_state[0]
.sym 112724 picorv32.reg_next_pc[6]
.sym 112725 $abc$36456$n3882_1
.sym 112726 $abc$36456$n2866
.sym 112727 picorv32.reg_next_pc[14]
.sym 112728 $abc$36456$n3914_1
.sym 112729 $abc$36456$n3858
.sym 112730 $abc$36456$n3860_1
.sym 112731 picorv32.instr_setq
.sym 112732 picorv32.cpu_state[2]
.sym 112733 picorv32.latched_rd[5]
.sym 112734 $abc$36456$n3168
.sym 112735 $abc$36456$n5935
.sym 112736 $abc$36456$n231
.sym 112737 $abc$36456$n4308_1
.sym 112738 $abc$36456$n4307_1
.sym 112739 $abc$36456$n5941
.sym 112740 $abc$36456$n231
.sym 112741 $abc$36456$n4317_1
.sym 112742 $abc$36456$n4316_1
.sym 112743 $abc$36456$n4716_1
.sym 112744 picorv32.cpuregs_rs1[30]
.sym 112745 $abc$36456$n4902
.sym 112746 $abc$36456$n4904
.sym 112747 picorv32.reg_next_pc[7]
.sym 112748 $abc$36456$n3886
.sym 112749 $abc$36456$n3858
.sym 112750 $abc$36456$n3860_1
.sym 112751 picorv32.irq_state[0]
.sym 112752 picorv32.reg_next_pc[4]
.sym 112753 $abc$36456$n3873_1
.sym 112754 $abc$36456$n2866
.sym 112755 picorv32.irq_state[0]
.sym 112756 picorv32.reg_next_pc[7]
.sym 112757 $abc$36456$n3886
.sym 112758 $abc$36456$n2866
.sym 112759 basesoc_picorv327[17]
.sym 112760 picorv32.cpu_state[4]
.sym 112761 picorv32.cpu_state[3]
.sym 112762 $abc$36456$n7150
.sym 112763 picorv32.reg_next_pc[4]
.sym 112764 $abc$36456$n3873_1
.sym 112765 picorv32.irq_state[0]
.sym 112766 $abc$36456$n3858
.sym 112767 picorv32.reg_next_pc[22]
.sym 112768 picorv32.reg_out[22]
.sym 112769 $abc$36456$n3858
.sym 112771 basesoc_picorv327[20]
.sym 112772 picorv32.cpu_state[4]
.sym 112773 picorv32.cpu_state[3]
.sym 112774 $abc$36456$n7153
.sym 112775 $abc$36456$n4765_1
.sym 112776 $abc$36456$n4818
.sym 112777 $abc$36456$n4873
.sym 112778 $abc$36456$n3852
.sym 112779 $PACKER_GND_NET
.sym 112783 picorv32.reg_out[22]
.sym 112784 picorv32.alu_out_q[22]
.sym 112785 picorv32.latched_stalu
.sym 112787 picorv32.mem_rdata_latched[18]
.sym 112791 basesoc_picorv327[18]
.sym 112792 picorv32.cpu_state[4]
.sym 112793 picorv32.cpu_state[3]
.sym 112794 $abc$36456$n7151
.sym 112795 picorv32.reg_next_pc[5]
.sym 112796 picorv32.irq_state[0]
.sym 112797 $abc$36456$n231
.sym 112798 $abc$36456$n5937
.sym 112799 picorv32.cpu_state[4]
.sym 112800 basesoc_picorv327[23]
.sym 112801 picorv32.cpuregs_rs1[23]
.sym 112802 $abc$36456$n4716_1
.sym 112803 picorv32.reg_out[18]
.sym 112804 picorv32.alu_out_q[18]
.sym 112805 picorv32.latched_stalu
.sym 112807 picorv32.decoded_rd[5]
.sym 112808 $abc$36456$n3044_1
.sym 112809 picorv32.cpu_state[0]
.sym 112810 $abc$36456$n3174
.sym 112811 picorv32.latched_branch
.sym 112812 $abc$36456$n231
.sym 112813 $abc$36456$n3468_1
.sym 112814 $abc$36456$n3080
.sym 112815 picorv32.irq_state[0]
.sym 112816 picorv32.reg_next_pc[22]
.sym 112817 $abc$36456$n3946_1
.sym 112818 $abc$36456$n2866
.sym 112819 $abc$36456$n5555
.sym 112820 $abc$36456$n5953
.sym 112821 $abc$36456$n3910_1
.sym 112822 $abc$36456$n2866
.sym 112824 picorv32.reg_pc[2]
.sym 112825 $abc$36456$n6781
.sym 112828 picorv32.reg_pc[3]
.sym 112830 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 112832 picorv32.reg_pc[4]
.sym 112834 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 112836 picorv32.reg_pc[5]
.sym 112838 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 112840 picorv32.reg_pc[6]
.sym 112842 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 112844 picorv32.reg_pc[7]
.sym 112846 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 112848 picorv32.reg_pc[8]
.sym 112850 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 112852 picorv32.reg_pc[9]
.sym 112854 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 112856 picorv32.reg_pc[10]
.sym 112858 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 112860 picorv32.reg_pc[11]
.sym 112862 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 112864 picorv32.reg_pc[12]
.sym 112866 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 112868 picorv32.reg_pc[13]
.sym 112870 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 112872 picorv32.reg_pc[14]
.sym 112874 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 112876 picorv32.reg_pc[15]
.sym 112878 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 112880 picorv32.reg_pc[16]
.sym 112882 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 112884 picorv32.reg_pc[17]
.sym 112886 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 112888 picorv32.reg_pc[18]
.sym 112890 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 112892 picorv32.reg_pc[19]
.sym 112894 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 112896 picorv32.reg_pc[20]
.sym 112898 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 112900 picorv32.reg_pc[21]
.sym 112902 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 112904 picorv32.reg_pc[22]
.sym 112906 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 112908 picorv32.reg_pc[23]
.sym 112910 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 112912 picorv32.reg_pc[24]
.sym 112914 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 112916 picorv32.reg_pc[25]
.sym 112918 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 112920 picorv32.reg_pc[26]
.sym 112922 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 112924 picorv32.reg_pc[27]
.sym 112926 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 112928 picorv32.reg_pc[28]
.sym 112930 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 112932 picorv32.reg_pc[29]
.sym 112934 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 112936 picorv32.reg_pc[30]
.sym 112938 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 112940 picorv32.reg_pc[31]
.sym 112942 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 112943 $abc$36456$n5555
.sym 112944 $abc$36456$n5983
.sym 112945 $abc$36456$n3970_1
.sym 112946 $abc$36456$n2866
.sym 112947 picorv32.reg_out[26]
.sym 112948 picorv32.alu_out_q[26]
.sym 112949 picorv32.latched_stalu
.sym 112950 $abc$36456$n3858
.sym 112987 $abc$36456$n11
.sym 112991 $abc$36456$n13
.sym 113015 $abc$36456$n126
.sym 113019 basesoc_dat_w[2]
.sym 113035 basesoc_dat_w[4]
.sym 113043 basesoc_dat_w[6]
.sym 113047 basesoc_uart_phy_tx_busy
.sym 113048 $abc$36456$n4036
.sym 113051 basesoc_uart_phy_tx_busy
.sym 113052 $abc$36456$n4014
.sym 113055 basesoc_uart_phy_tx_busy
.sym 113056 $abc$36456$n4020
.sym 113059 basesoc_uart_phy_tx_busy
.sym 113060 $abc$36456$n4022
.sym 113063 basesoc_uart_phy_tx_busy
.sym 113064 $abc$36456$n4018
.sym 113067 $abc$36456$n122
.sym 113071 basesoc_uart_phy_tx_busy
.sym 113072 $abc$36456$n4024
.sym 113075 basesoc_uart_phy_tx_busy
.sym 113076 $abc$36456$n4016
.sym 113080 basesoc_uart_phy_storage[0]
.sym 113081 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 113084 basesoc_uart_phy_storage[1]
.sym 113085 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 113086 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 113088 basesoc_uart_phy_storage[2]
.sym 113089 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 113090 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 113092 basesoc_uart_phy_storage[3]
.sym 113093 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 113094 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 113096 basesoc_uart_phy_storage[4]
.sym 113097 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 113098 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 113100 basesoc_uart_phy_storage[5]
.sym 113101 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 113102 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 113104 basesoc_uart_phy_storage[6]
.sym 113105 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 113106 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 113108 basesoc_uart_phy_storage[7]
.sym 113109 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 113110 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 113112 basesoc_uart_phy_storage[8]
.sym 113113 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 113114 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 113116 basesoc_uart_phy_storage[9]
.sym 113117 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 113118 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 113120 basesoc_uart_phy_storage[10]
.sym 113121 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 113122 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 113124 basesoc_uart_phy_storage[11]
.sym 113125 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 113126 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 113128 basesoc_uart_phy_storage[12]
.sym 113129 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 113130 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 113132 basesoc_uart_phy_storage[13]
.sym 113133 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 113134 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 113136 basesoc_uart_phy_storage[14]
.sym 113137 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 113138 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 113140 basesoc_uart_phy_storage[15]
.sym 113141 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 113142 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 113144 basesoc_uart_phy_storage[16]
.sym 113145 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 113146 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 113148 basesoc_uart_phy_storage[17]
.sym 113149 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 113150 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 113152 basesoc_uart_phy_storage[18]
.sym 113153 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 113154 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 113156 basesoc_uart_phy_storage[19]
.sym 113157 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 113158 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 113160 basesoc_uart_phy_storage[20]
.sym 113161 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 113162 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 113164 basesoc_uart_phy_storage[21]
.sym 113165 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 113166 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 113168 basesoc_uart_phy_storage[22]
.sym 113169 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 113170 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 113172 basesoc_uart_phy_storage[23]
.sym 113173 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 113174 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 113176 basesoc_uart_phy_storage[24]
.sym 113177 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 113178 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 113180 basesoc_uart_phy_storage[25]
.sym 113181 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 113182 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 113184 basesoc_uart_phy_storage[26]
.sym 113185 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 113186 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 113188 basesoc_uart_phy_storage[27]
.sym 113189 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 113190 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 113192 basesoc_uart_phy_storage[28]
.sym 113193 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 113194 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 113196 basesoc_uart_phy_storage[29]
.sym 113197 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 113198 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 113200 basesoc_uart_phy_storage[30]
.sym 113201 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 113202 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 113204 basesoc_uart_phy_storage[31]
.sym 113205 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 113206 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 113210 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 113211 basesoc_uart_phy_tx_busy
.sym 113212 $abc$36456$n4072
.sym 113215 basesoc_uart_phy_tx_busy
.sym 113216 $abc$36456$n4060
.sym 113219 $abc$36456$n2869
.sym 113220 $abc$36456$n3277
.sym 113221 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 113223 basesoc_uart_phy_tx_busy
.sym 113224 $abc$36456$n4064
.sym 113227 basesoc_uart_phy_tx_busy
.sym 113228 $abc$36456$n4074
.sym 113231 array_muxed0[13]
.sym 113235 basesoc_uart_phy_tx_busy
.sym 113236 $abc$36456$n4068
.sym 113239 basesoc_adr[13]
.sym 113240 $abc$36456$n3249
.sym 113241 basesoc_adr[9]
.sym 113243 basesoc_adr[13]
.sym 113244 basesoc_adr[9]
.sym 113245 $abc$36456$n3249
.sym 113247 basesoc_uart_eventmanager_status_w[0]
.sym 113248 adr[2]
.sym 113249 $abc$36456$n5509
.sym 113250 $abc$36456$n5510_1
.sym 113251 basesoc_uart_eventmanager_storage[1]
.sym 113252 basesoc_uart_eventmanager_pending_w[1]
.sym 113253 basesoc_uart_eventmanager_storage[0]
.sym 113254 basesoc_uart_eventmanager_pending_w[0]
.sym 113255 basesoc_adr[11]
.sym 113256 basesoc_adr[12]
.sym 113257 basesoc_adr[10]
.sym 113259 basesoc_uart_eventmanager_pending_w[0]
.sym 113260 basesoc_uart_eventmanager_storage[0]
.sym 113261 adr[2]
.sym 113262 adr[0]
.sym 113263 basesoc_dat_w[7]
.sym 113267 basesoc_adr[13]
.sym 113268 basesoc_adr[10]
.sym 113269 basesoc_adr[9]
.sym 113271 array_muxed0[11]
.sym 113275 array_muxed0[12]
.sym 113279 basesoc_adr[12]
.sym 113280 basesoc_adr[11]
.sym 113281 $abc$36456$n2872
.sym 113283 array_muxed0[9]
.sym 113287 slave_sel[0]
.sym 113291 basesoc_adr[13]
.sym 113292 basesoc_adr[9]
.sym 113293 basesoc_adr[10]
.sym 113295 basesoc_adr[11]
.sym 113296 $abc$36456$n2872
.sym 113297 basesoc_adr[12]
.sym 113299 array_muxed0[10]
.sym 113303 $abc$36456$n4449_1
.sym 113304 $abc$36456$n4447
.sym 113305 basesoc_picorv323[1]
.sym 113307 $abc$36456$n4450
.sym 113308 $abc$36456$n4449_1
.sym 113309 basesoc_picorv323[1]
.sym 113311 basesoc_picorv327[6]
.sym 113312 basesoc_picorv327[5]
.sym 113313 basesoc_picorv323[0]
.sym 113315 $abc$36456$n4501_1
.sym 113316 $abc$36456$n4500_1
.sym 113317 basesoc_picorv323[2]
.sym 113319 $abc$36456$n4447
.sym 113320 $abc$36456$n4446_1
.sym 113321 basesoc_picorv323[1]
.sym 113323 basesoc_picorv327[4]
.sym 113324 basesoc_picorv327[3]
.sym 113325 basesoc_picorv323[0]
.sym 113327 basesoc_picorv327[2]
.sym 113328 basesoc_picorv327[1]
.sym 113329 basesoc_picorv323[0]
.sym 113331 basesoc_dat_w[7]
.sym 113335 $abc$36456$n4503_1
.sym 113336 $abc$36456$n4501_1
.sym 113337 basesoc_picorv323[2]
.sym 113339 $abc$36456$n4502
.sym 113340 $abc$36456$n4499
.sym 113341 basesoc_picorv323[3]
.sym 113343 $abc$36456$n4504_1
.sym 113344 $abc$36456$n4503_1
.sym 113345 basesoc_picorv323[2]
.sym 113347 $abc$36456$n4456
.sym 113348 $abc$36456$n4454_1
.sym 113349 basesoc_picorv323[1]
.sym 113351 basesoc_picorv327[14]
.sym 113352 basesoc_picorv327[13]
.sym 113353 basesoc_picorv323[0]
.sym 113355 $abc$36456$n4457_1
.sym 113356 $abc$36456$n4456
.sym 113357 basesoc_picorv323[1]
.sym 113359 basesoc_picorv327[16]
.sym 113360 basesoc_picorv327[15]
.sym 113361 basesoc_picorv323[0]
.sym 113363 $abc$36456$n4457_1
.sym 113364 $abc$36456$n4464_1
.sym 113365 basesoc_picorv323[1]
.sym 113367 $abc$36456$n4510_1
.sym 113368 $abc$36456$n4508_1
.sym 113369 basesoc_picorv323[2]
.sym 113371 basesoc_picorv327[21]
.sym 113372 $abc$36456$n4041_1
.sym 113373 $abc$36456$n3894
.sym 113375 $abc$36456$n4507
.sym 113376 $abc$36456$n4504_1
.sym 113377 basesoc_picorv323[2]
.sym 113379 $abc$36456$n4509
.sym 113380 $abc$36456$n4506_1
.sym 113381 basesoc_picorv323[3]
.sym 113383 $abc$36456$n4506_1
.sym 113384 $abc$36456$n4502
.sym 113385 basesoc_picorv323[3]
.sym 113386 $abc$36456$n4401_1
.sym 113387 $abc$36456$n4552_1
.sym 113388 $abc$36456$n4551
.sym 113389 basesoc_picorv323[3]
.sym 113391 $abc$36456$n4508_1
.sym 113392 $abc$36456$n4507
.sym 113393 basesoc_picorv323[2]
.sym 113395 $abc$36456$n4554
.sym 113396 $abc$36456$n4552_1
.sym 113397 basesoc_picorv323[3]
.sym 113398 $abc$36456$n4401_1
.sym 113399 $abc$36456$n4555_1
.sym 113400 $abc$36456$n4475
.sym 113401 $abc$36456$n4554
.sym 113402 basesoc_picorv323[3]
.sym 113403 $abc$36456$n4475
.sym 113404 $abc$36456$n4509
.sym 113405 basesoc_picorv323[3]
.sym 113407 basesoc_picorv323[1]
.sym 113408 $abc$36456$n4474_1
.sym 113409 $abc$36456$n4475
.sym 113411 $abc$36456$n4511
.sym 113412 $abc$36456$n4510_1
.sym 113413 basesoc_picorv323[2]
.sym 113415 basesoc_picorv323[3]
.sym 113416 $abc$36456$n4555_1
.sym 113417 $abc$36456$n4475
.sym 113419 $abc$36456$n4612
.sym 113420 $abc$36456$n4421_1
.sym 113421 $abc$36456$n4608
.sym 113422 $abc$36456$n4609
.sym 113423 $abc$36456$n4612
.sym 113424 $abc$36456$n4615
.sym 113425 $abc$36456$n4690
.sym 113426 $abc$36456$n4688
.sym 113427 basesoc_picorv323[1]
.sym 113428 basesoc_picorv323[2]
.sym 113429 $abc$36456$n4474_1
.sym 113431 $abc$36456$n4432_1
.sym 113432 $abc$36456$n4429_1
.sym 113433 basesoc_picorv323[1]
.sym 113435 basesoc_picorv327[29]
.sym 113436 $abc$36456$n4049_1
.sym 113437 $abc$36456$n3894
.sym 113439 basesoc_picorv327[30]
.sym 113440 $abc$36456$n4051_1
.sym 113441 $abc$36456$n3894
.sym 113443 basesoc_picorv327[21]
.sym 113444 basesoc_picorv327[20]
.sym 113445 basesoc_picorv323[0]
.sym 113447 basesoc_picorv327[25]
.sym 113448 basesoc_picorv327[24]
.sym 113449 basesoc_picorv323[0]
.sym 113451 basesoc_picorv327[17]
.sym 113452 basesoc_picorv327[16]
.sym 113453 basesoc_picorv323[0]
.sym 113455 basesoc_picorv327[12]
.sym 113456 $abc$36456$n4023_1
.sym 113457 $abc$36456$n3894
.sym 113459 $abc$36456$n4429_1
.sym 113460 $abc$36456$n4428_1
.sym 113461 basesoc_picorv323[1]
.sym 113463 $abc$36456$n4406_1
.sym 113464 $abc$36456$n4405
.sym 113465 basesoc_picorv327[12]
.sym 113466 basesoc_picorv328[12]
.sym 113467 $abc$36456$n4404_1
.sym 113468 basesoc_picorv327[10]
.sym 113469 basesoc_picorv328[10]
.sym 113470 $abc$36456$n4578
.sym 113471 $abc$36456$n4576
.sym 113472 $abc$36456$n4421_1
.sym 113473 $abc$36456$n4579
.sym 113474 $abc$36456$n4577
.sym 113475 basesoc_picorv327[31]
.sym 113476 basesoc_picorv327[30]
.sym 113477 basesoc_picorv323[0]
.sym 113479 $abc$36456$n4588
.sym 113480 $abc$36456$n4591
.sym 113481 $abc$36456$n4589
.sym 113483 $abc$36456$n4431_1
.sym 113484 $abc$36456$n4427_1
.sym 113485 basesoc_picorv323[2]
.sym 113487 $abc$36456$n4404_1
.sym 113488 basesoc_picorv327[12]
.sym 113489 basesoc_picorv328[12]
.sym 113490 $abc$36456$n4590
.sym 113491 $abc$36456$n4406_1
.sym 113492 $abc$36456$n4405
.sym 113493 basesoc_picorv327[10]
.sym 113494 basesoc_picorv328[10]
.sym 113495 $abc$36456$n4603
.sym 113496 $abc$36456$n4421_1
.sym 113497 $abc$36456$n4606
.sym 113498 $abc$36456$n4604_1
.sym 113499 $abc$36456$n4404_1
.sym 113500 basesoc_picorv327[14]
.sym 113501 basesoc_picorv328[14]
.sym 113502 $abc$36456$n4605
.sym 113503 $abc$36456$n4406_1
.sym 113504 $abc$36456$n4405
.sym 113505 basesoc_picorv327[6]
.sym 113506 basesoc_picorv323[6]
.sym 113507 $abc$36456$n4582
.sym 113508 $abc$36456$n4421_1
.sym 113509 $abc$36456$n4581
.sym 113510 $abc$36456$n4583
.sym 113511 $abc$36456$n4406_1
.sym 113512 $abc$36456$n4405
.sym 113513 basesoc_picorv327[14]
.sym 113514 basesoc_picorv328[14]
.sym 113515 $abc$36456$n4542_1
.sym 113516 $abc$36456$n4421_1
.sym 113517 $abc$36456$n4547_1
.sym 113518 $abc$36456$n4545
.sym 113519 $abc$36456$n4592
.sym 113520 $abc$36456$n4421_1
.sym 113521 $abc$36456$n4587
.sym 113523 $abc$36456$n4404_1
.sym 113524 basesoc_picorv327[6]
.sym 113525 basesoc_picorv323[6]
.sym 113526 $abc$36456$n4546_1
.sym 113527 basesoc_picorv323[4]
.sym 113528 $abc$36456$n4542_1
.sym 113529 $abc$36456$n4615
.sym 113530 $abc$36456$n4645_1
.sym 113531 picorv32.mem_rdata_q[23]
.sym 113532 $abc$36456$n2994
.sym 113533 $abc$36456$n2879
.sym 113535 basesoc_picorv323[4]
.sym 113536 $abc$36456$n4582
.sym 113537 $abc$36456$n4615
.sym 113539 basesoc_picorv323[4]
.sym 113540 $abc$36456$n4576
.sym 113541 $abc$36456$n4615
.sym 113542 $abc$36456$n4663
.sym 113543 picorv32.reg_next_pc[12]
.sym 113544 picorv32.reg_out[12]
.sym 113545 $abc$36456$n3858
.sym 113547 picorv32.mem_rdata_latched[23]
.sym 113551 basesoc_picorv323[4]
.sym 113552 $abc$36456$n4603
.sym 113553 $abc$36456$n4615
.sym 113555 picorv32.reg_out[12]
.sym 113556 picorv32.alu_out_q[12]
.sym 113557 picorv32.latched_stalu
.sym 113559 $abc$36456$n3756
.sym 113560 picorv32.decoded_imm[1]
.sym 113561 picorv32.is_lui_auipc_jal
.sym 113562 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113563 $abc$36456$n3752
.sym 113564 picorv32.decoded_imm[0]
.sym 113565 picorv32.is_lui_auipc_jal
.sym 113566 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113567 $abc$36456$n3758
.sym 113568 picorv32.decoded_imm[2]
.sym 113569 picorv32.is_lui_auipc_jal
.sym 113570 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113571 $abc$36456$n3772
.sym 113572 picorv32.decoded_imm[9]
.sym 113573 picorv32.is_lui_auipc_jal
.sym 113574 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113575 $abc$36456$n3778
.sym 113576 picorv32.decoded_imm[12]
.sym 113577 picorv32.is_lui_auipc_jal
.sym 113578 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113579 $abc$36456$n3762
.sym 113580 picorv32.decoded_imm[4]
.sym 113581 picorv32.is_lui_auipc_jal
.sym 113582 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113583 $abc$36456$n3768
.sym 113584 picorv32.decoded_imm[7]
.sym 113585 picorv32.is_lui_auipc_jal
.sym 113586 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113587 picorv32.reg_out[13]
.sym 113588 picorv32.alu_out_q[13]
.sym 113589 picorv32.latched_stalu
.sym 113591 picorv32.cpuregs_rs1[12]
.sym 113592 $abc$36456$n4055_1
.sym 113593 $abc$36456$n4141
.sym 113594 $abc$36456$n3021
.sym 113595 picorv32.mem_rdata_latched[17]
.sym 113599 picorv32.reg_next_pc[21]
.sym 113600 picorv32.reg_out[21]
.sym 113601 $abc$36456$n3858
.sym 113603 $abc$36456$n4060_1
.sym 113604 basesoc_picorv327[5]
.sym 113605 $abc$36456$n4059_1
.sym 113606 basesoc_picorv327[7]
.sym 113607 picorv32.cpuregs_rs1[8]
.sym 113608 $abc$36456$n4055_1
.sym 113609 $abc$36456$n4116_1
.sym 113610 $abc$36456$n3021
.sym 113611 $abc$36456$n4060_1
.sym 113612 basesoc_picorv327[7]
.sym 113613 $abc$36456$n4059_1
.sym 113614 basesoc_picorv327[9]
.sym 113615 picorv32.cpuregs_rs1[6]
.sym 113616 $abc$36456$n4055_1
.sym 113617 $abc$36456$n4103_1
.sym 113618 $abc$36456$n3021
.sym 113619 $abc$36456$n4060_1
.sym 113620 basesoc_picorv327[11]
.sym 113621 $abc$36456$n4059_1
.sym 113622 basesoc_picorv327[13]
.sym 113623 $abc$36456$n4060_1
.sym 113624 basesoc_picorv327[8]
.sym 113625 $abc$36456$n4059_1
.sym 113626 basesoc_picorv327[10]
.sym 113627 $abc$36456$n4091_1
.sym 113628 picorv32.reg_pc[7]
.sym 113629 picorv32.cpuregs_rs1[7]
.sym 113630 $abc$36456$n4055_1
.sym 113631 $abc$36456$n4077
.sym 113632 picorv32.cpu_state[2]
.sym 113635 picorv32.cpuregs_rs1[9]
.sym 113636 $abc$36456$n4055_1
.sym 113637 $abc$36456$n4122_1
.sym 113638 $abc$36456$n3021
.sym 113639 picorv32.decoded_imm[2]
.sym 113640 picorv32.reg_pc[2]
.sym 113641 picorv32.cpu_state[3]
.sym 113643 picorv32.reg_pc[2]
.sym 113644 $abc$36456$n4077
.sym 113645 picorv32.is_lui_auipc_jal
.sym 113646 picorv32.cpuregs_rs1[2]
.sym 113647 $abc$36456$n5173
.sym 113648 $abc$36456$n4919
.sym 113649 $abc$36456$n4121_1
.sym 113650 $abc$36456$n4123_1
.sym 113651 $abc$36456$n4091_1
.sym 113652 picorv32.reg_pc[9]
.sym 113653 $abc$36456$n3040
.sym 113654 $abc$36456$n4919
.sym 113655 picorv32.cpuregs_rs1[14]
.sym 113656 $abc$36456$n4055_1
.sym 113657 $abc$36456$n4153
.sym 113658 $abc$36456$n3021
.sym 113659 picorv32.reg_next_pc[30]
.sym 113660 picorv32.reg_out[30]
.sym 113661 $abc$36456$n3858
.sym 113663 picorv32.irq_state[0]
.sym 113664 picorv32.reg_next_pc[12]
.sym 113665 $abc$36456$n3906
.sym 113666 $abc$36456$n2866
.sym 113667 picorv32.reg_pc[10]
.sym 113668 $abc$36456$n4077
.sym 113669 picorv32.is_lui_auipc_jal
.sym 113670 picorv32.cpuregs_rs1[10]
.sym 113671 picorv32.reg_out[30]
.sym 113672 picorv32.alu_out_q[30]
.sym 113673 picorv32.latched_stalu
.sym 113675 picorv32.reg_next_pc[12]
.sym 113676 $abc$36456$n3906
.sym 113677 $abc$36456$n3858
.sym 113678 $abc$36456$n3860_1
.sym 113679 $abc$36456$n4060_1
.sym 113680 basesoc_picorv327[13]
.sym 113681 $abc$36456$n4059_1
.sym 113682 basesoc_picorv327[15]
.sym 113683 picorv32.reg_next_pc[8]
.sym 113684 $abc$36456$n3890
.sym 113685 $abc$36456$n3858
.sym 113686 $abc$36456$n3860_1
.sym 113687 $abc$36456$n5173
.sym 113688 $abc$36456$n4929
.sym 113689 $abc$36456$n4183
.sym 113690 $abc$36456$n4185
.sym 113691 $abc$36456$n4091_1
.sym 113692 picorv32.reg_pc[21]
.sym 113693 picorv32.cpuregs_rs1[21]
.sym 113694 $abc$36456$n4055_1
.sym 113695 $abc$36456$n3810
.sym 113696 picorv32.decoded_imm[28]
.sym 113697 picorv32.is_lui_auipc_jal
.sym 113698 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113699 $abc$36456$n4091_1
.sym 113700 picorv32.reg_pc[19]
.sym 113701 $abc$36456$n3040
.sym 113702 $abc$36456$n4929
.sym 113703 picorv32.irq_state[0]
.sym 113704 picorv32.reg_next_pc[3]
.sym 113705 $abc$36456$n3865_1
.sym 113706 $abc$36456$n2866
.sym 113707 $abc$36456$n4060_1
.sym 113708 basesoc_picorv327[17]
.sym 113709 $abc$36456$n4059_1
.sym 113710 basesoc_picorv327[19]
.sym 113711 picorv32.reg_pc[20]
.sym 113712 $abc$36456$n4077
.sym 113713 picorv32.is_lui_auipc_jal
.sym 113714 picorv32.cpuregs_rs1[20]
.sym 113715 picorv32.cpuregs_rs1[18]
.sym 113716 $abc$36456$n4055_1
.sym 113717 $abc$36456$n4178
.sym 113718 $abc$36456$n3021
.sym 113719 $abc$36456$n5173
.sym 113720 $abc$36456$n4940
.sym 113721 $abc$36456$n4253_1
.sym 113722 $abc$36456$n4255
.sym 113723 picorv32.cpuregs_rs1[19]
.sym 113724 $abc$36456$n4055_1
.sym 113725 $abc$36456$n4184
.sym 113726 $abc$36456$n3021
.sym 113727 $abc$36456$n4060_1
.sym 113728 basesoc_picorv327[29]
.sym 113729 $abc$36456$n4059_1
.sym 113730 basesoc_picorv327[31]
.sym 113731 basesoc_picorv327[16]
.sym 113732 picorv32.cpu_state[4]
.sym 113733 picorv32.cpu_state[3]
.sym 113734 $abc$36456$n7149
.sym 113735 $abc$36456$n4060_1
.sym 113736 basesoc_picorv327[18]
.sym 113737 $abc$36456$n4059_1
.sym 113738 basesoc_picorv327[20]
.sym 113739 $abc$36456$n4091_1
.sym 113740 picorv32.reg_pc[30]
.sym 113741 $abc$36456$n3040
.sym 113742 $abc$36456$n4940
.sym 113743 picorv32.cpuregs_rs1[30]
.sym 113744 $abc$36456$n4055_1
.sym 113745 $abc$36456$n4254_1
.sym 113746 $abc$36456$n3021
.sym 113747 $abc$36456$n5204
.sym 113751 basesoc_picorv327[21]
.sym 113752 picorv32.cpu_state[4]
.sym 113753 picorv32.cpu_state[3]
.sym 113754 $abc$36456$n7154
.sym 113755 $abc$36456$n3022
.sym 113756 $abc$36456$n4060_1
.sym 113757 $abc$36456$n4261
.sym 113758 $abc$36456$n4260_1
.sym 113759 $abc$36456$n4060_1
.sym 113760 basesoc_picorv327[27]
.sym 113761 $abc$36456$n4059_1
.sym 113762 basesoc_picorv327[29]
.sym 113763 picorv32.cpu_state[4]
.sym 113764 basesoc_picorv327[30]
.sym 113767 $abc$36456$n4062_1
.sym 113768 basesoc_picorv327[31]
.sym 113769 $abc$36456$n4091_1
.sym 113770 picorv32.reg_pc[31]
.sym 113771 basesoc_picorv327[25]
.sym 113772 picorv32.cpu_state[4]
.sym 113773 picorv32.cpu_state[3]
.sym 113774 $abc$36456$n7158
.sym 113775 basesoc_picorv327[24]
.sym 113776 picorv32.cpu_state[4]
.sym 113777 picorv32.cpu_state[3]
.sym 113778 $abc$36456$n7157
.sym 113779 picorv32.reg_next_pc[29]
.sym 113780 picorv32.reg_out[29]
.sym 113781 $abc$36456$n3858
.sym 113783 $abc$36456$n3875_1
.sym 113784 $abc$36456$n5195
.sym 113785 $abc$36456$n3868_1
.sym 113787 $abc$36456$n3888_1
.sym 113788 $abc$36456$n5204
.sym 113789 $abc$36456$n3868_1
.sym 113791 basesoc_picorv327[29]
.sym 113792 picorv32.cpu_state[4]
.sym 113793 picorv32.cpu_state[3]
.sym 113794 $abc$36456$n7162
.sym 113795 basesoc_picorv327[27]
.sym 113796 picorv32.cpu_state[4]
.sym 113797 picorv32.cpu_state[3]
.sym 113798 $abc$36456$n7160
.sym 113799 $abc$36456$n3884_1
.sym 113800 $abc$36456$n5201
.sym 113801 $abc$36456$n3868_1
.sym 113803 $abc$36456$n3892_1
.sym 113804 $abc$36456$n5207
.sym 113805 $abc$36456$n3868_1
.sym 113807 $abc$36456$n5207
.sym 113811 picorv32.reg_out[19]
.sym 113812 picorv32.alu_out_q[19]
.sym 113813 picorv32.latched_stalu
.sym 113815 $abc$36456$n3904_1
.sym 113816 $abc$36456$n5216
.sym 113817 $abc$36456$n3868_1
.sym 113819 picorv32.reg_next_pc[11]
.sym 113820 $abc$36456$n3902
.sym 113821 $abc$36456$n3858
.sym 113822 $abc$36456$n3860_1
.sym 113823 $abc$36456$n5219
.sym 113827 picorv32.reg_next_pc[9]
.sym 113828 $abc$36456$n3894_1
.sym 113829 $abc$36456$n3858
.sym 113830 $abc$36456$n3860_1
.sym 113831 $abc$36456$n5216
.sym 113835 $abc$36456$n5228
.sym 113839 $abc$36456$n5189
.sym 113843 $abc$36456$n5210
.sym 113847 $abc$36456$n5237
.sym 113851 $abc$36456$n3908_1
.sym 113852 $abc$36456$n5219
.sym 113853 $abc$36456$n3868_1
.sym 113855 picorv32.reg_out[27]
.sym 113856 picorv32.alu_out_q[27]
.sym 113857 picorv32.latched_stalu
.sym 113858 $abc$36456$n3858
.sym 113859 $abc$36456$n3916_1
.sym 113860 $abc$36456$n5225
.sym 113861 $abc$36456$n3868_1
.sym 113863 picorv32.reg_next_pc[18]
.sym 113864 $abc$36456$n3930_1
.sym 113865 $abc$36456$n3858
.sym 113866 $abc$36456$n3860_1
.sym 113867 picorv32.reg_next_pc[22]
.sym 113868 $abc$36456$n3946_1
.sym 113869 $abc$36456$n3858
.sym 113870 $abc$36456$n3860_1
.sym 113871 picorv32.reg_next_pc[19]
.sym 113872 $abc$36456$n3934_1
.sym 113873 $abc$36456$n3858
.sym 113874 $abc$36456$n3860_1
.sym 113875 $abc$36456$n5240
.sym 113879 $abc$36456$n3860_1
.sym 113880 picorv32.reg_next_pc[31]
.sym 113881 $abc$36456$n3982_1
.sym 113883 $abc$36456$n3948_1
.sym 113884 $abc$36456$n5249
.sym 113885 $abc$36456$n3868_1
.sym 113887 picorv32.reg_next_pc[30]
.sym 113888 $abc$36456$n3978_1
.sym 113889 $abc$36456$n3858
.sym 113890 $abc$36456$n3860_1
.sym 113891 $abc$36456$n5264
.sym 113895 picorv32.reg_out[25]
.sym 113896 picorv32.alu_out_q[25]
.sym 113897 picorv32.latched_stalu
.sym 113898 $abc$36456$n3858
.sym 113899 $abc$36456$n3940_1
.sym 113900 $abc$36456$n5243
.sym 113901 $abc$36456$n3868_1
.sym 113903 $abc$36456$n5276
.sym 113907 $abc$36456$n3860_1
.sym 113908 picorv32.reg_next_pc[27]
.sym 113909 $abc$36456$n3966_1
.sym 113923 $abc$36456$n3968_1
.sym 113924 $abc$36456$n5264
.sym 113925 $abc$36456$n3868_1
.sym 113935 $abc$36456$n3980_1
.sym 113936 $abc$36456$n5273
.sym 113937 $abc$36456$n3868_1
.sym 113947 basesoc_dat_w[6]
.sym 113967 basesoc_dat_w[4]
.sym 113991 basesoc_ctrl_reset_reset_r
.sym 114003 basesoc_dat_w[2]
.sym 114007 basesoc_ctrl_reset_reset_r
.sym 114011 basesoc_dat_w[1]
.sym 114015 spiflash_bus_dat_r[7]
.sym 114016 csrbank2_bitbang0_w[0]
.sym 114017 csrbank2_bitbang_en0_w
.sym 114019 basesoc_we
.sym 114020 $abc$36456$n3248
.sym 114021 $abc$36456$n3231
.sym 114022 sys_rst
.sym 114023 basesoc_we
.sym 114024 $abc$36456$n3248
.sym 114025 $abc$36456$n3228
.sym 114026 sys_rst
.sym 114027 basesoc_dat_w[2]
.sym 114031 $abc$36456$n5042_1
.sym 114032 csrbank2_bitbang0_w[1]
.sym 114033 $abc$36456$n3228
.sym 114034 csrbank2_bitbang_en0_w
.sym 114035 basesoc_uart_phy_storage[4]
.sym 114036 $abc$36456$n138
.sym 114037 adr[1]
.sym 114038 adr[0]
.sym 114039 $abc$36456$n4931_1
.sym 114040 $abc$36456$n4930_1
.sym 114041 $abc$36456$n3248
.sym 114043 $abc$36456$n3383
.sym 114044 $abc$36456$n2870
.sym 114045 csrbank2_bitbang0_w[1]
.sym 114047 $abc$36456$n2870
.sym 114048 csrbank2_bitbang0_w[0]
.sym 114049 $abc$36456$n5041
.sym 114050 $abc$36456$n3383
.sym 114051 $abc$36456$n3383
.sym 114052 $abc$36456$n2870
.sym 114053 csrbank2_bitbang0_w[2]
.sym 114055 basesoc_uart_phy_tx_busy
.sym 114056 $abc$36456$n4026
.sym 114059 interface2_bank_bus_dat_r[2]
.sym 114060 interface3_bank_bus_dat_r[2]
.sym 114061 interface4_bank_bus_dat_r[2]
.sym 114062 interface5_bank_bus_dat_r[2]
.sym 114063 $abc$36456$n130
.sym 114067 basesoc_uart_phy_storage[26]
.sym 114068 $abc$36456$n130
.sym 114069 adr[0]
.sym 114070 adr[1]
.sym 114071 $abc$36456$n142
.sym 114072 $abc$36456$n126
.sym 114073 adr[1]
.sym 114074 adr[0]
.sym 114075 basesoc_we
.sym 114076 $abc$36456$n3248
.sym 114077 $abc$36456$n2870
.sym 114078 sys_rst
.sym 114079 basesoc_uart_phy_storage[17]
.sym 114080 $abc$36456$n122
.sym 114081 adr[1]
.sym 114082 adr[0]
.sym 114083 $abc$36456$n128
.sym 114087 $abc$36456$n138
.sym 114095 adr[0]
.sym 114099 basesoc_uart_phy_storage[30]
.sym 114100 basesoc_uart_phy_storage[14]
.sym 114101 adr[0]
.sym 114102 adr[1]
.sym 114103 basesoc_uart_phy_tx_busy
.sym 114104 $abc$36456$n4056
.sym 114107 basesoc_uart_phy_tx_busy
.sym 114108 $abc$36456$n4058
.sym 114111 basesoc_uart_phy_tx_busy
.sym 114112 $abc$36456$n4048
.sym 114115 basesoc_uart_phy_tx_busy
.sym 114116 $abc$36456$n4050
.sym 114119 basesoc_uart_phy_tx_busy
.sym 114120 $abc$36456$n4052
.sym 114123 basesoc_uart_phy_tx_busy
.sym 114124 $abc$36456$n4054
.sym 114127 basesoc_uart_phy_tx_busy
.sym 114128 $abc$36456$n4044
.sym 114131 basesoc_uart_phy_tx_busy
.sym 114132 $abc$36456$n4046
.sym 114135 basesoc_uart_phy_rx_busy
.sym 114136 $abc$36456$n6377
.sym 114139 $abc$36456$n4943_1
.sym 114140 $abc$36456$n4942
.sym 114141 $abc$36456$n3248
.sym 114143 interface2_bank_bus_dat_r[0]
.sym 114144 interface3_bank_bus_dat_r[0]
.sym 114145 interface4_bank_bus_dat_r[0]
.sym 114146 interface5_bank_bus_dat_r[0]
.sym 114147 $abc$36456$n144
.sym 114151 interface1_bank_bus_dat_r[6]
.sym 114152 interface3_bank_bus_dat_r[6]
.sym 114153 interface4_bank_bus_dat_r[6]
.sym 114154 interface5_bank_bus_dat_r[6]
.sym 114155 interface0_bank_bus_dat_r[1]
.sym 114156 interface1_bank_bus_dat_r[1]
.sym 114157 interface2_bank_bus_dat_r[1]
.sym 114158 interface5_bank_bus_dat_r[1]
.sym 114159 basesoc_uart_phy_storage[9]
.sym 114160 $abc$36456$n144
.sym 114161 adr[0]
.sym 114162 adr[1]
.sym 114163 $abc$36456$n4928_1
.sym 114164 $abc$36456$n4927_1
.sym 114165 $abc$36456$n3248
.sym 114167 $abc$36456$n3277
.sym 114168 basesoc_we
.sym 114175 $abc$36456$n2869
.sym 114176 $abc$36456$n3277
.sym 114177 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 114179 $abc$36456$n2869
.sym 114180 $abc$36456$n3277
.sym 114181 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 114183 interface1_bank_bus_dat_r[5]
.sym 114184 interface3_bank_bus_dat_r[5]
.sym 114185 interface4_bank_bus_dat_r[5]
.sym 114186 interface5_bank_bus_dat_r[5]
.sym 114187 $abc$36456$n3276
.sym 114188 $abc$36456$n2870
.sym 114189 adr[2]
.sym 114190 basesoc_dat_w[1]
.sym 114191 $abc$36456$n2869
.sym 114192 $abc$36456$n3277
.sym 114193 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 114195 $abc$36456$n5511_1
.sym 114196 $abc$36456$n3277
.sym 114203 $abc$36456$n3276
.sym 114204 $abc$36456$n2870
.sym 114205 adr[2]
.sym 114206 basesoc_ctrl_reset_reset_r
.sym 114207 basesoc_uart_rx_fifo_readable
.sym 114208 basesoc_uart_eventmanager_storage[1]
.sym 114209 adr[2]
.sym 114210 adr[1]
.sym 114211 $abc$36456$n2869
.sym 114212 $abc$36456$n3277
.sym 114213 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 114215 basesoc_uart_rx_fifo_readable
.sym 114216 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 114217 adr[2]
.sym 114218 adr[1]
.sym 114219 $abc$36456$n2869
.sym 114220 $abc$36456$n3277
.sym 114221 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 114223 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 114224 basesoc_uart_eventmanager_pending_w[1]
.sym 114225 adr[2]
.sym 114226 $abc$36456$n2870
.sym 114227 adr[0]
.sym 114228 $abc$36456$n5513_1
.sym 114229 $abc$36456$n4955_1
.sym 114230 $abc$36456$n3277
.sym 114251 $abc$36456$n3275
.sym 114252 $abc$36456$n2815
.sym 114253 sys_rst
.sym 114259 $abc$36456$n2815
.sym 114271 serial_rx
.sym 114279 array_muxed0[26]
.sym 114280 array_muxed0[28]
.sym 114281 array_muxed0[27]
.sym 114283 array_muxed0[28]
.sym 114284 array_muxed0[27]
.sym 114285 array_muxed0[26]
.sym 114287 array_muxed0[26]
.sym 114288 array_muxed0[28]
.sym 114289 array_muxed0[27]
.sym 114295 $abc$36456$n4452_1
.sym 114296 $abc$36456$n4448_1
.sym 114297 basesoc_picorv323[2]
.sym 114299 $abc$36456$n4465_1
.sym 114300 $abc$36456$n4464_1
.sym 114301 basesoc_picorv323[1]
.sym 114303 $abc$36456$n4455_1
.sym 114304 $abc$36456$n4463
.sym 114305 basesoc_picorv323[2]
.sym 114307 $abc$36456$n4455_1
.sym 114308 $abc$36456$n4452_1
.sym 114309 basesoc_picorv323[2]
.sym 114311 basesoc_picorv327[16]
.sym 114312 $abc$36456$n4031_1
.sym 114313 $abc$36456$n3894
.sym 114315 $abc$36456$n4533
.sym 114316 $abc$36456$n4532_1
.sym 114317 basesoc_picorv323[3]
.sym 114319 $abc$36456$n4448_1
.sym 114320 $abc$36456$n4445_1
.sym 114321 basesoc_picorv323[2]
.sym 114323 $abc$36456$n4451_1
.sym 114324 $abc$36456$n4444
.sym 114325 basesoc_picorv323[3]
.sym 114327 $abc$36456$n4553_1
.sym 114328 $abc$36456$n4550_1
.sym 114329 basesoc_picorv323[4]
.sym 114330 $abc$36456$n4402
.sym 114331 basesoc_picorv327[20]
.sym 114332 basesoc_picorv327[19]
.sym 114333 basesoc_picorv323[0]
.sym 114335 $abc$36456$n4404_1
.sym 114336 $abc$36456$n4405
.sym 114337 basesoc_picorv327[7]
.sym 114338 basesoc_picorv323[7]
.sym 114339 basesoc_picorv323[4]
.sym 114340 $abc$36456$n4402
.sym 114343 $abc$36456$n4471_1
.sym 114344 $abc$36456$n4468_1
.sym 114345 basesoc_picorv323[1]
.sym 114347 $abc$36456$n4467_1
.sym 114348 $abc$36456$n4465_1
.sym 114349 basesoc_picorv323[1]
.sym 114351 $abc$36456$n4549_1
.sym 114352 $abc$36456$n4556_1
.sym 114353 $abc$36456$n4557
.sym 114355 basesoc_picorv327[18]
.sym 114356 basesoc_picorv327[17]
.sym 114357 basesoc_picorv323[0]
.sym 114359 basesoc_picorv327[26]
.sym 114360 basesoc_picorv327[25]
.sym 114361 basesoc_picorv323[0]
.sym 114363 $abc$36456$n4476_1
.sym 114364 $abc$36456$n4472
.sym 114365 basesoc_picorv323[1]
.sym 114367 $abc$36456$n4531
.sym 114368 $abc$36456$n4528_1
.sym 114369 basesoc_picorv323[4]
.sym 114370 $abc$36456$n4402
.sym 114371 basesoc_picorv327[30]
.sym 114372 basesoc_picorv327[29]
.sym 114373 basesoc_picorv323[0]
.sym 114375 basesoc_picorv327[3]
.sym 114376 $abc$36456$n4005_1
.sym 114377 $abc$36456$n3894
.sym 114379 basesoc_picorv327[28]
.sym 114380 basesoc_picorv327[27]
.sym 114381 basesoc_picorv323[0]
.sym 114383 $abc$36456$n4475
.sym 114384 $abc$36456$n4474_1
.sym 114385 $abc$36456$n4476_1
.sym 114386 basesoc_picorv323[1]
.sym 114387 $abc$36456$n4472
.sym 114388 $abc$36456$n4471_1
.sym 114389 basesoc_picorv323[1]
.sym 114391 basesoc_picorv327[28]
.sym 114392 $abc$36456$n4047_1
.sym 114393 $abc$36456$n3894
.sym 114395 $abc$36456$n4406_1
.sym 114396 $abc$36456$n4405
.sym 114397 basesoc_picorv327[8]
.sym 114398 basesoc_picorv328[8]
.sym 114399 basesoc_picorv323[4]
.sym 114400 $abc$36456$n4553_1
.sym 114401 $abc$36456$n4615
.sym 114403 $abc$36456$n4406_1
.sym 114404 $abc$36456$n4404_1
.sym 114405 basesoc_picorv327[4]
.sym 114406 basesoc_picorv323[4]
.sym 114407 $abc$36456$n4430_1
.sym 114408 $abc$36456$n4423
.sym 114409 basesoc_picorv323[3]
.sym 114411 $abc$36456$n4520_1
.sym 114412 $abc$36456$n4421_1
.sym 114413 $abc$36456$n4523
.sym 114414 $abc$36456$n4525
.sym 114415 $abc$36456$n4404_1
.sym 114416 basesoc_picorv327[8]
.sym 114417 basesoc_picorv328[8]
.sym 114418 $abc$36456$n4563_1
.sym 114419 $abc$36456$n4561_1
.sym 114420 $abc$36456$n4564
.sym 114421 $abc$36456$n4562
.sym 114423 $abc$36456$n4522_1
.sym 114424 $abc$36456$n4521
.sym 114425 basesoc_picorv323[3]
.sym 114427 $abc$36456$n4475
.sym 114428 $abc$36456$n4522_1
.sym 114429 basesoc_picorv323[3]
.sym 114431 $abc$36456$n4436_1
.sym 114432 $abc$36456$n4435
.sym 114433 basesoc_picorv323[1]
.sym 114435 $abc$36456$n4433_1
.sym 114436 $abc$36456$n4432_1
.sym 114437 basesoc_picorv323[1]
.sym 114439 $abc$36456$n4434
.sym 114440 $abc$36456$n4431_1
.sym 114441 basesoc_picorv323[2]
.sym 114443 $abc$36456$n4475
.sym 114444 $abc$36456$n4434
.sym 114445 basesoc_picorv323[2]
.sym 114447 $abc$36456$n4435
.sym 114448 $abc$36456$n4433_1
.sym 114449 basesoc_picorv323[1]
.sym 114451 basesoc_picorv327[27]
.sym 114452 basesoc_picorv327[26]
.sym 114453 basesoc_picorv323[0]
.sym 114455 picorv32.reg_out[3]
.sym 114456 picorv32.alu_out_q[3]
.sym 114457 picorv32.latched_stalu
.sym 114459 $abc$36456$n4475
.sym 114460 $abc$36456$n4430_1
.sym 114461 basesoc_picorv323[3]
.sym 114463 $abc$36456$n4649
.sym 114464 $abc$36456$n4652_1
.sym 114465 $abc$36456$n4650_1
.sym 114467 picorv32.reg_next_pc[3]
.sym 114468 picorv32.reg_out[3]
.sym 114469 $abc$36456$n3858
.sym 114471 basesoc_picorv323[4]
.sym 114472 $abc$36456$n4592
.sym 114473 $abc$36456$n4615
.sym 114475 basesoc_picorv323[4]
.sym 114476 $abc$36456$n4520_1
.sym 114477 $abc$36456$n4615
.sym 114479 $abc$36456$n4565_1
.sym 114480 $abc$36456$n4421_1
.sym 114481 $abc$36456$n4560_1
.sym 114483 $abc$36456$n4673
.sym 114484 $abc$36456$n4676
.sym 114485 $abc$36456$n4674_1
.sym 114487 $abc$36456$n4404_1
.sym 114488 basesoc_picorv327[27]
.sym 114489 basesoc_picorv328[27]
.sym 114490 $abc$36456$n4670
.sym 114491 $abc$36456$n4406_1
.sym 114492 $abc$36456$n4405
.sym 114493 basesoc_picorv327[27]
.sym 114494 basesoc_picorv328[27]
.sym 114495 $abc$36456$n4683_1
.sym 114496 $abc$36456$n4686_1
.sym 114497 $abc$36456$n4684
.sym 114499 $abc$36456$n4668_1
.sym 114500 $abc$36456$n4671_1
.sym 114501 $abc$36456$n4669
.sym 114503 basesoc_picorv323[4]
.sym 114504 $abc$36456$n4565_1
.sym 114505 $abc$36456$n4615
.sym 114506 $abc$36456$n4654
.sym 114507 picorv32.reg_next_pc[15]
.sym 114508 picorv32.reg_out[15]
.sym 114509 $abc$36456$n3858
.sym 114511 $abc$36456$n4527
.sym 114512 $abc$36456$n4534_1
.sym 114515 picorv32.reg_out[23]
.sym 114516 picorv32.alu_out_q[23]
.sym 114517 picorv32.latched_stalu
.sym 114519 $abc$36456$n3774
.sym 114520 picorv32.decoded_imm[10]
.sym 114521 picorv32.is_lui_auipc_jal
.sym 114522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114523 $abc$36456$n3780
.sym 114524 picorv32.decoded_imm[13]
.sym 114525 picorv32.is_lui_auipc_jal
.sym 114526 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114527 $abc$36456$n3784_1
.sym 114528 picorv32.decoded_imm[15]
.sym 114529 picorv32.is_lui_auipc_jal
.sym 114530 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114531 $abc$36456$n3760_1
.sym 114532 picorv32.decoded_imm[3]
.sym 114533 picorv32.is_lui_auipc_jal
.sym 114534 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114535 $abc$36456$n3770
.sym 114536 picorv32.decoded_imm[8]
.sym 114537 picorv32.is_lui_auipc_jal
.sym 114538 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114539 $abc$36456$n3764
.sym 114540 picorv32.decoded_imm[5]
.sym 114541 picorv32.is_lui_auipc_jal
.sym 114542 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114543 $abc$36456$n3776
.sym 114544 picorv32.decoded_imm[11]
.sym 114545 picorv32.is_lui_auipc_jal
.sym 114546 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114547 picorv32.reg_out[5]
.sym 114548 picorv32.alu_out_q[5]
.sym 114549 picorv32.latched_stalu
.sym 114551 picorv32.reg_out[21]
.sym 114552 picorv32.alu_out_q[21]
.sym 114553 picorv32.latched_stalu
.sym 114555 picorv32.cpuregs_rs1[11]
.sym 114556 $abc$36456$n4055_1
.sym 114557 $abc$36456$n4135_1
.sym 114558 $abc$36456$n3021
.sym 114559 $abc$36456$n4060_1
.sym 114560 basesoc_picorv327[10]
.sym 114561 $abc$36456$n4059_1
.sym 114562 basesoc_picorv327[12]
.sym 114563 $abc$36456$n3782
.sym 114564 picorv32.decoded_imm[14]
.sym 114565 picorv32.is_lui_auipc_jal
.sym 114566 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114567 picorv32.reg_out[1]
.sym 114568 picorv32.alu_out_q[1]
.sym 114569 picorv32.latched_stalu
.sym 114570 $abc$36456$n2866
.sym 114571 $abc$36456$n4091_1
.sym 114572 picorv32.reg_pc[12]
.sym 114573 $abc$36456$n3040
.sym 114574 $abc$36456$n4922
.sym 114575 $abc$36456$n5173
.sym 114576 $abc$36456$n4922
.sym 114577 $abc$36456$n4140
.sym 114578 $abc$36456$n4142_1
.sym 114579 $abc$36456$n3808
.sym 114580 picorv32.decoded_imm[27]
.sym 114581 picorv32.is_lui_auipc_jal
.sym 114582 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114583 $abc$36456$n3034_1
.sym 114584 $abc$36456$n4069_1
.sym 114585 basesoc_picorv327[9]
.sym 114586 $abc$36456$n5447_1
.sym 114587 $abc$36456$n3034_1
.sym 114588 $abc$36456$n4069_1
.sym 114589 basesoc_picorv327[4]
.sym 114590 $abc$36456$n5437
.sym 114591 $abc$36456$n4091_1
.sym 114592 picorv32.reg_pc[4]
.sym 114593 $abc$36456$n3040
.sym 114594 $abc$36456$n4914
.sym 114595 $abc$36456$n5173
.sym 114596 $abc$36456$n4914
.sym 114597 $abc$36456$n4088_1
.sym 114598 $abc$36456$n4090_1
.sym 114599 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114600 picorv32.cpu_state[3]
.sym 114601 picorv32.cpu_state[2]
.sym 114603 picorv32.cpuregs_rs1[4]
.sym 114604 $abc$36456$n4055_1
.sym 114605 $abc$36456$n4089_1
.sym 114606 $abc$36456$n3021
.sym 114607 $abc$36456$n3034_1
.sym 114608 $abc$36456$n4069_1
.sym 114609 basesoc_picorv327[30]
.sym 114610 $abc$36456$n5492_1
.sym 114611 $abc$36456$n4060_1
.sym 114612 basesoc_picorv327[3]
.sym 114613 $abc$36456$n4059_1
.sym 114614 basesoc_picorv327[5]
.sym 114615 $abc$36456$n3034_1
.sym 114616 $abc$36456$n4069_1
.sym 114617 basesoc_picorv327[19]
.sym 114618 $abc$36456$n5467
.sym 114619 picorv32.reg_next_pc[5]
.sym 114620 $abc$36456$n3878_1
.sym 114621 $abc$36456$n3858
.sym 114622 $abc$36456$n3860_1
.sym 114623 $abc$36456$n4091_1
.sym 114624 picorv32.reg_pc[8]
.sym 114625 $abc$36456$n3040
.sym 114626 $abc$36456$n4918
.sym 114627 $abc$36456$n4129_1
.sym 114628 $abc$36456$n3021
.sym 114629 picorv32.cpu_state[2]
.sym 114630 $abc$36456$n5527_1
.sym 114631 picorv32.reg_next_pc[16]
.sym 114632 picorv32.reg_out[16]
.sym 114633 $abc$36456$n3858
.sym 114635 $abc$36456$n4060_1
.sym 114636 basesoc_picorv327[9]
.sym 114637 $abc$36456$n4059_1
.sym 114638 basesoc_picorv327[11]
.sym 114639 $abc$36456$n3034_1
.sym 114640 $abc$36456$n4069_1
.sym 114641 basesoc_picorv327[8]
.sym 114642 $abc$36456$n5445_1
.sym 114643 $abc$36456$n5173
.sym 114644 $abc$36456$n4918
.sym 114645 $abc$36456$n4115_1
.sym 114646 $abc$36456$n4117_1
.sym 114648 picorv32.reg_pc[2]
.sym 114649 picorv32.decoded_imm[2]
.sym 114652 picorv32.reg_pc[3]
.sym 114653 picorv32.decoded_imm[3]
.sym 114654 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 114656 picorv32.reg_pc[4]
.sym 114657 picorv32.decoded_imm[4]
.sym 114658 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 114660 picorv32.reg_pc[5]
.sym 114661 picorv32.decoded_imm[5]
.sym 114662 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 114664 picorv32.reg_pc[6]
.sym 114665 picorv32.decoded_imm[6]
.sym 114666 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 114668 picorv32.reg_pc[7]
.sym 114669 picorv32.decoded_imm[7]
.sym 114670 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 114672 picorv32.reg_pc[8]
.sym 114673 picorv32.decoded_imm[8]
.sym 114674 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 114676 picorv32.reg_pc[9]
.sym 114677 picorv32.decoded_imm[9]
.sym 114678 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 114680 picorv32.reg_pc[10]
.sym 114681 picorv32.decoded_imm[10]
.sym 114682 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 114684 picorv32.reg_pc[11]
.sym 114685 picorv32.decoded_imm[11]
.sym 114686 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 114688 picorv32.reg_pc[12]
.sym 114689 picorv32.decoded_imm[12]
.sym 114690 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 114692 picorv32.reg_pc[13]
.sym 114693 picorv32.decoded_imm[13]
.sym 114694 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 114696 picorv32.reg_pc[14]
.sym 114697 picorv32.decoded_imm[14]
.sym 114698 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 114700 picorv32.reg_pc[15]
.sym 114701 picorv32.decoded_imm[15]
.sym 114702 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 114704 picorv32.reg_pc[16]
.sym 114705 picorv32.decoded_imm[16]
.sym 114706 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 114708 picorv32.reg_pc[17]
.sym 114709 picorv32.decoded_imm[17]
.sym 114710 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 114712 picorv32.reg_pc[18]
.sym 114713 picorv32.decoded_imm[18]
.sym 114714 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 114716 picorv32.reg_pc[19]
.sym 114717 picorv32.decoded_imm[19]
.sym 114718 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 114720 picorv32.reg_pc[20]
.sym 114721 picorv32.decoded_imm[20]
.sym 114722 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 114724 picorv32.reg_pc[21]
.sym 114725 picorv32.decoded_imm[21]
.sym 114726 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 114728 picorv32.reg_pc[22]
.sym 114729 picorv32.decoded_imm[22]
.sym 114730 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 114732 picorv32.reg_pc[23]
.sym 114733 picorv32.decoded_imm[23]
.sym 114734 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 114736 picorv32.reg_pc[24]
.sym 114737 picorv32.decoded_imm[24]
.sym 114738 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 114740 picorv32.reg_pc[25]
.sym 114741 picorv32.decoded_imm[25]
.sym 114742 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 114744 picorv32.reg_pc[26]
.sym 114745 picorv32.decoded_imm[26]
.sym 114746 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 114748 picorv32.reg_pc[27]
.sym 114749 picorv32.decoded_imm[27]
.sym 114750 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 114752 picorv32.reg_pc[28]
.sym 114753 picorv32.decoded_imm[28]
.sym 114754 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 114756 picorv32.reg_pc[29]
.sym 114757 picorv32.decoded_imm[29]
.sym 114758 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 114760 picorv32.reg_pc[30]
.sym 114761 picorv32.decoded_imm[30]
.sym 114762 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 114764 picorv32.reg_pc[31]
.sym 114765 picorv32.decoded_imm[31]
.sym 114766 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 114767 basesoc_picorv327[26]
.sym 114768 picorv32.cpu_state[4]
.sym 114769 picorv32.cpu_state[3]
.sym 114770 $abc$36456$n7159
.sym 114771 basesoc_picorv327[28]
.sym 114772 picorv32.cpu_state[4]
.sym 114773 picorv32.cpu_state[3]
.sym 114774 $abc$36456$n7161
.sym 114775 picorv32.irq_state[0]
.sym 114776 picorv32.reg_next_pc[23]
.sym 114777 $abc$36456$n3950_1
.sym 114778 $abc$36456$n2866
.sym 114779 $abc$36456$n5213
.sym 114783 picorv32.reg_next_pc[28]
.sym 114784 picorv32.reg_out[28]
.sym 114785 $abc$36456$n3858
.sym 114787 picorv32.irq_state[0]
.sym 114788 picorv32.reg_next_pc[21]
.sym 114789 $abc$36456$n3942_1
.sym 114790 $abc$36456$n2866
.sym 114791 picorv32.reg_out[24]
.sym 114792 picorv32.alu_out_q[24]
.sym 114793 picorv32.latched_stalu
.sym 114794 $abc$36456$n2866
.sym 114795 picorv32.reg_out[28]
.sym 114796 picorv32.alu_out_q[28]
.sym 114797 picorv32.latched_stalu
.sym 114799 picorv32.reg_out[24]
.sym 114800 picorv32.alu_out_q[24]
.sym 114801 picorv32.latched_stalu
.sym 114802 $abc$36456$n3858
.sym 114803 $abc$36456$n5225
.sym 114807 $abc$36456$n3952_1
.sym 114808 $abc$36456$n5252
.sym 114809 $abc$36456$n3868_1
.sym 114811 $abc$36456$n5249
.sym 114815 $abc$36456$n5243
.sym 114819 picorv32.reg_next_pc[21]
.sym 114820 $abc$36456$n3942_1
.sym 114821 $abc$36456$n3858
.sym 114822 $abc$36456$n3860_1
.sym 114823 $abc$36456$n5252
.sym 114827 picorv32.irq_state[0]
.sym 114828 picorv32.reg_next_pc[29]
.sym 114829 $abc$36456$n3974_1
.sym 114830 $abc$36456$n2866
.sym 114831 picorv32.reg_next_pc[23]
.sym 114832 $abc$36456$n3950_1
.sym 114833 $abc$36456$n3858
.sym 114834 $abc$36456$n3860_1
.sym 114835 $abc$36456$n3944_1
.sym 114836 $abc$36456$n5246
.sym 114837 $abc$36456$n3868_1
.sym 114843 $abc$36456$n5273
.sym 114847 $abc$36456$n3960_1
.sym 114848 $abc$36456$n5258
.sym 114849 $abc$36456$n3868_1
.sym 114851 $abc$36456$n3860_1
.sym 114852 picorv32.reg_next_pc[25]
.sym 114853 $abc$36456$n3958_1
.sym 114855 $abc$36456$n5246
.sym 114859 $abc$36456$n3936_1
.sym 114860 $abc$36456$n5240
.sym 114861 $abc$36456$n3868_1
.sym 114863 $abc$36456$n5258
.sym 114867 picorv32.reg_next_pc[28]
.sym 114868 $abc$36456$n3970_1
.sym 114869 $abc$36456$n3858
.sym 114870 $abc$36456$n3860_1
.sym 114871 $abc$36456$n3984_1
.sym 114872 $abc$36456$n5276
.sym 114873 $abc$36456$n3868_1
.sym 114883 $abc$36456$n3972_1
.sym 114884 $abc$36456$n5267
.sym 114885 $abc$36456$n3868_1
.sym 114911 $abc$36456$n3
.sym 114939 basesoc_ctrl_reset_reset_r
.sym 114943 basesoc_dat_w[4]
.sym 114963 basesoc_dat_w[5]
.sym 114971 $abc$36456$n3
.sym 114991 $abc$36456$n3231
.sym 114992 spiflash_miso
.sym 114995 sys_rst
.sym 114996 basesoc_ctrl_reset_reset_r
.sym 114999 $abc$36456$n140
.sym 115003 basesoc_ctrl_bus_errors[21]
.sym 115004 $abc$36456$n3317
.sym 115005 $abc$36456$n3224
.sym 115006 basesoc_ctrl_storage[13]
.sym 115007 basesoc_uart_phy_storage[5]
.sym 115008 $abc$36456$n140
.sym 115009 adr[1]
.sym 115010 adr[0]
.sym 115011 $abc$36456$n5078
.sym 115012 $abc$36456$n5079
.sym 115013 $abc$36456$n5080
.sym 115014 $abc$36456$n5081
.sym 115015 basesoc_ctrl_bus_errors[29]
.sym 115016 $abc$36456$n3320
.sym 115017 $abc$36456$n3230
.sym 115018 basesoc_ctrl_storage[29]
.sym 115019 $abc$36456$n124
.sym 115023 $abc$36456$n5
.sym 115027 $abc$36456$n136
.sym 115028 $abc$36456$n124
.sym 115029 adr[1]
.sym 115030 adr[0]
.sym 115031 basesoc_uart_phy_tx_busy
.sym 115032 $abc$36456$n4032
.sym 115035 basesoc_uart_phy_tx_busy
.sym 115036 $abc$36456$n4040
.sym 115039 $abc$36456$n134
.sym 115043 basesoc_uart_phy_tx_busy
.sym 115044 $abc$36456$n4030
.sym 115047 basesoc_uart_phy_tx_busy
.sym 115048 $abc$36456$n4034
.sym 115051 basesoc_uart_phy_tx_busy
.sym 115052 $abc$36456$n4038
.sym 115055 basesoc_uart_phy_storage[0]
.sym 115056 $abc$36456$n134
.sym 115057 adr[1]
.sym 115058 adr[0]
.sym 115059 basesoc_uart_phy_tx_busy
.sym 115060 $abc$36456$n4028
.sym 115063 basesoc_uart_phy_storage[24]
.sym 115064 $abc$36456$n128
.sym 115065 adr[0]
.sym 115066 adr[1]
.sym 115067 basesoc_uart_phy_tx_busy
.sym 115068 $abc$36456$n3913
.sym 115075 $abc$36456$n4940_1
.sym 115076 $abc$36456$n4939_1
.sym 115077 $abc$36456$n3248
.sym 115079 $abc$36456$n4925_1
.sym 115080 $abc$36456$n4924_1
.sym 115081 $abc$36456$n3248
.sym 115087 basesoc_uart_phy_storage[29]
.sym 115088 $abc$36456$n132
.sym 115089 adr[0]
.sym 115090 adr[1]
.sym 115091 $abc$36456$n5071_1
.sym 115092 $abc$36456$n2871
.sym 115111 basesoc_dat_w[5]
.sym 115135 $abc$36456$n5077
.sym 115136 $abc$36456$n2871
.sym 115151 $abc$36456$n5065_1
.sym 115152 $abc$36456$n2871
.sym 115155 $abc$36456$n5059
.sym 115156 $abc$36456$n2871
.sym 115164 waittimer1_count[0]
.sym 115166 $PACKER_VCC_NET
.sym 115167 user_btn1
.sym 115168 $abc$36456$n6416
.sym 115171 user_btn1
.sym 115172 $abc$36456$n6434
.sym 115175 user_btn1
.sym 115176 $abc$36456$n6442
.sym 115183 user_btn1
.sym 115184 $abc$36456$n6420
.sym 115187 waittimer1_count[9]
.sym 115188 waittimer1_count[11]
.sym 115189 waittimer1_count[13]
.sym 115219 $abc$36456$n13
.sym 115223 spiflash_bus_dat_r[18]
.sym 115224 array_muxed0[1]
.sym 115225 $abc$36456$n3393_1
.sym 115227 slave_sel_r[1]
.sym 115228 spiflash_bus_dat_r[20]
.sym 115229 $abc$36456$n2833
.sym 115230 $abc$36456$n2990
.sym 115231 spiflash_bus_dat_r[23]
.sym 115232 array_muxed0[6]
.sym 115233 $abc$36456$n3393_1
.sym 115235 slave_sel_r[1]
.sym 115236 spiflash_bus_dat_r[18]
.sym 115237 $abc$36456$n2833
.sym 115238 $abc$36456$n2960_1
.sym 115239 spiflash_bus_dat_r[22]
.sym 115240 array_muxed0[5]
.sym 115241 $abc$36456$n3393_1
.sym 115243 slave_sel_r[1]
.sym 115244 spiflash_bus_dat_r[23]
.sym 115245 $abc$36456$n2833
.sym 115246 $abc$36456$n2995
.sym 115247 spiflash_bus_dat_r[19]
.sym 115248 array_muxed0[2]
.sym 115249 $abc$36456$n3393_1
.sym 115251 slave_sel_r[1]
.sym 115252 spiflash_bus_dat_r[19]
.sym 115253 $abc$36456$n2833
.sym 115254 $abc$36456$n2974_1
.sym 115255 $abc$36456$n4404_1
.sym 115256 basesoc_picorv327[1]
.sym 115257 basesoc_picorv323[1]
.sym 115258 $abc$36456$n4459_1
.sym 115259 $abc$36456$n4443_1
.sym 115260 $abc$36456$n4401_1
.sym 115261 $abc$36456$n4460
.sym 115262 $abc$36456$n4458_1
.sym 115263 $abc$36456$n4406_1
.sym 115264 $abc$36456$n4405
.sym 115265 basesoc_picorv327[9]
.sym 115266 basesoc_picorv328[9]
.sym 115267 $abc$36456$n4568_1
.sym 115268 $abc$36456$n4571
.sym 115269 $abc$36456$n4569
.sym 115271 $abc$36456$n4404_1
.sym 115272 basesoc_picorv327[9]
.sym 115273 basesoc_picorv328[9]
.sym 115274 $abc$36456$n4570_1
.sym 115275 $abc$36456$n4451_1
.sym 115276 $abc$36456$n4462_1
.sym 115277 basesoc_picorv323[3]
.sym 115278 $abc$36456$n4401_1
.sym 115279 $abc$36456$n4466
.sym 115280 $abc$36456$n4463
.sym 115281 basesoc_picorv323[2]
.sym 115283 $abc$36456$n4406_1
.sym 115284 $abc$36456$n4405
.sym 115285 basesoc_picorv327[1]
.sym 115286 basesoc_picorv323[1]
.sym 115287 $abc$36456$n4595_1
.sym 115288 $abc$36456$n4401_1
.sym 115289 $abc$36456$n4598_1
.sym 115290 $abc$36456$n4596
.sym 115291 $abc$36456$n4630_1
.sym 115292 $abc$36456$n4633_1
.sym 115293 $abc$36456$n4631_1
.sym 115295 $abc$36456$n4505
.sym 115296 $abc$36456$n4498_1
.sym 115297 basesoc_picorv323[4]
.sym 115298 $abc$36456$n4402
.sym 115299 $abc$36456$n4468_1
.sym 115300 $abc$36456$n4467_1
.sym 115301 basesoc_picorv323[1]
.sym 115303 basesoc_picorv323[4]
.sym 115304 $abc$36456$n4505
.sym 115305 $abc$36456$n4615
.sym 115307 $abc$36456$n4533
.sym 115308 $abc$36456$n4529
.sym 115309 basesoc_picorv323[3]
.sym 115311 $abc$36456$n4470_1
.sym 115312 $abc$36456$n4466
.sym 115313 basesoc_picorv323[2]
.sym 115315 basesoc_picorv327[22]
.sym 115316 basesoc_picorv327[21]
.sym 115317 basesoc_picorv323[0]
.sym 115319 $abc$36456$n4473_1
.sym 115320 $abc$36456$n4470_1
.sym 115321 basesoc_picorv323[2]
.sym 115323 $abc$36456$n4469
.sym 115324 $abc$36456$n4462_1
.sym 115325 basesoc_picorv323[3]
.sym 115327 basesoc_picorv327[24]
.sym 115328 basesoc_picorv327[23]
.sym 115329 basesoc_picorv323[0]
.sym 115331 $abc$36456$n4475
.sym 115332 $abc$36456$n4473_1
.sym 115333 basesoc_picorv323[2]
.sym 115335 $abc$36456$n4406_1
.sym 115336 $abc$36456$n4405
.sym 115337 basesoc_picorv327[3]
.sym 115338 basesoc_picorv323[3]
.sym 115339 basesoc_picorv323[4]
.sym 115340 $abc$36456$n4528_1
.sym 115341 $abc$36456$n4615
.sym 115343 $abc$36456$n4497_1
.sym 115344 $abc$36456$n4512_1
.sym 115345 $abc$36456$n4514_1
.sym 115346 $abc$36456$n4513
.sym 115347 $abc$36456$n4530_1
.sym 115348 $abc$36456$n4529
.sym 115349 basesoc_picorv323[3]
.sym 115351 basesoc_picorv327[4]
.sym 115355 $abc$36456$n4461_1
.sym 115356 $abc$36456$n4421_1
.sym 115357 $abc$36456$n4442_1
.sym 115359 basesoc_picorv323[1]
.sym 115363 basesoc_picorv323[4]
.sym 115364 $abc$36456$n4461_1
.sym 115365 $abc$36456$n4615
.sym 115367 basesoc_picorv327[4]
.sym 115368 basesoc_picorv323[4]
.sym 115369 $abc$36456$n4405
.sym 115370 $abc$36456$n4524_1
.sym 115371 $abc$36456$n4475
.sym 115372 $abc$36456$n4469
.sym 115373 basesoc_picorv323[3]
.sym 115375 $abc$36456$n4422_1
.sym 115376 $abc$36456$n4421_1
.sym 115377 $abc$36456$n4400_1
.sym 115378 $abc$36456$n4437_1
.sym 115379 $abc$36456$n4486_1
.sym 115380 $abc$36456$n4421_1
.sym 115381 $abc$36456$n4495_1
.sym 115382 $abc$36456$n4493
.sym 115383 $abc$36456$n4402
.sym 115384 basesoc_picorv323[4]
.sym 115387 $abc$36456$n4572
.sym 115388 $abc$36456$n4421_1
.sym 115389 $abc$36456$n4567
.sym 115391 $abc$36456$n4614
.sym 115392 $abc$36456$n4618
.sym 115393 $abc$36456$n4616
.sym 115395 basesoc_picorv323[4]
.sym 115396 $abc$36456$n4572
.sym 115397 $abc$36456$n4615
.sym 115399 basesoc_picorv323[4]
.sym 115400 $abc$36456$n4422_1
.sym 115401 $abc$36456$n4615
.sym 115403 $abc$36456$n4599
.sym 115404 $abc$36456$n4421_1
.sym 115405 $abc$36456$n4594
.sym 115407 $abc$36456$n4640
.sym 115408 $abc$36456$n4643_1
.sym 115409 $abc$36456$n4641_1
.sym 115411 $abc$36456$n4475
.sym 115412 $abc$36456$n4530_1
.sym 115413 basesoc_picorv323[3]
.sym 115415 $abc$36456$n4404_1
.sym 115416 basesoc_picorv327[17]
.sym 115417 basesoc_picorv328[17]
.sym 115418 $abc$36456$n4622_1
.sym 115419 $abc$36456$n4635_1
.sym 115420 $abc$36456$n4636
.sym 115421 $abc$36456$n4637_1
.sym 115423 $abc$36456$n4406_1
.sym 115424 $abc$36456$n4405
.sym 115425 basesoc_picorv327[17]
.sym 115426 basesoc_picorv328[17]
.sym 115427 $abc$36456$n4404_1
.sym 115428 $abc$36456$n3198
.sym 115429 $abc$36456$n4585
.sym 115430 $abc$36456$n4584
.sym 115431 $abc$36456$n4406_1
.sym 115432 $abc$36456$n4405
.sym 115433 basesoc_picorv327[11]
.sym 115434 basesoc_picorv328[11]
.sym 115435 $abc$36456$n4404_1
.sym 115436 basesoc_picorv327[23]
.sym 115437 basesoc_picorv328[23]
.sym 115438 $abc$36456$n4651_1
.sym 115439 $abc$36456$n4406_1
.sym 115440 $abc$36456$n4405
.sym 115441 basesoc_picorv327[23]
.sym 115442 basesoc_picorv328[23]
.sym 115443 $abc$36456$n4620_1
.sym 115444 $abc$36456$n4623_1
.sym 115445 $abc$36456$n4621
.sym 115447 $abc$36456$n4404_1
.sym 115448 basesoc_picorv327[26]
.sym 115449 basesoc_picorv328[26]
.sym 115451 $abc$36456$n4406_1
.sym 115452 $abc$36456$n4405
.sym 115453 basesoc_picorv327[26]
.sym 115454 basesoc_picorv328[26]
.sym 115455 $abc$36456$n4658_1
.sym 115456 $abc$36456$n4661
.sym 115457 $abc$36456$n4659
.sym 115459 $abc$36456$n4664
.sym 115460 $abc$36456$n4666
.sym 115461 $abc$36456$n4665_1
.sym 115463 $abc$36456$n4625_1
.sym 115464 $abc$36456$n4628_1
.sym 115465 $abc$36456$n4626_1
.sym 115467 basesoc_picorv323[4]
.sym 115468 $abc$36456$n4486_1
.sym 115469 $abc$36456$n4615
.sym 115471 basesoc_picorv327[11]
.sym 115472 basesoc_picorv328[11]
.sym 115475 picorv32.is_sb_sh_sw
.sym 115476 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 115477 picorv32.mem_rdata_q[10]
.sym 115479 picorv32.mem_rdata_latched[24]
.sym 115483 picorv32.mem_rdata_q[24]
.sym 115484 $abc$36456$n2979_1
.sym 115485 $abc$36456$n2879
.sym 115487 picorv32.mem_rdata_q[16]
.sym 115488 $abc$36456$n2969
.sym 115489 $abc$36456$n2879
.sym 115491 picorv32.is_sb_sh_sw
.sym 115492 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 115493 picorv32.mem_rdata_q[8]
.sym 115495 picorv32.mem_rdata_q[23]
.sym 115496 $abc$36456$n2862
.sym 115497 $abc$36456$n3111
.sym 115499 picorv32.is_sb_sh_sw
.sym 115500 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 115501 picorv32.mem_rdata_q[11]
.sym 115503 picorv32.mem_rdata_latched[16]
.sym 115507 picorv32.reg_next_pc[5]
.sym 115508 picorv32.reg_out[5]
.sym 115509 $abc$36456$n3858
.sym 115511 $abc$36456$n3806_1
.sym 115512 picorv32.decoded_imm[26]
.sym 115513 picorv32.is_lui_auipc_jal
.sym 115514 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115515 $abc$36456$n3792
.sym 115516 picorv32.decoded_imm[19]
.sym 115517 picorv32.is_lui_auipc_jal
.sym 115518 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115519 picorv32.instr_auipc
.sym 115520 picorv32.instr_lui
.sym 115521 picorv32.mem_rdata_q[19]
.sym 115522 $abc$36456$n3126_1
.sym 115523 $abc$36456$n4060_1
.sym 115524 basesoc_picorv327[2]
.sym 115527 $abc$36456$n3788_1
.sym 115528 picorv32.decoded_imm[17]
.sym 115529 picorv32.is_lui_auipc_jal
.sym 115530 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115531 $abc$36456$n4059_1
.sym 115532 basesoc_picorv327[4]
.sym 115533 $abc$36456$n4083_1
.sym 115534 $abc$36456$n3021
.sym 115535 picorv32.reg_out[1]
.sym 115536 picorv32.alu_out_q[1]
.sym 115537 picorv32.latched_stalu
.sym 115538 $abc$36456$n3858
.sym 115539 $abc$36456$n3766
.sym 115540 picorv32.decoded_imm[6]
.sym 115541 picorv32.is_lui_auipc_jal
.sym 115542 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115543 picorv32.instr_jal
.sym 115544 picorv32.decoded_imm_uj[3]
.sym 115545 $abc$36456$n3110
.sym 115547 picorv32.reg_pc[3]
.sym 115548 $abc$36456$n4077
.sym 115549 picorv32.cpu_state[2]
.sym 115550 $abc$36456$n4082_1
.sym 115551 picorv32.instr_auipc
.sym 115552 picorv32.instr_lui
.sym 115553 picorv32.mem_rdata_q[17]
.sym 115554 $abc$36456$n3126_1
.sym 115555 picorv32.reg_out[16]
.sym 115556 picorv32.alu_out_q[16]
.sym 115557 picorv32.latched_stalu
.sym 115559 $abc$36456$n5173
.sym 115560 $abc$36456$n4913
.sym 115561 $abc$36456$n4081_1
.sym 115562 $abc$36456$n4084_1
.sym 115563 picorv32.decoded_imm_uj[19]
.sym 115564 picorv32.instr_jal
.sym 115565 $abc$36456$n3124_1
.sym 115566 $abc$36456$n3140
.sym 115567 $abc$36456$n4055_1
.sym 115568 picorv32.cpuregs_rs1[3]
.sym 115569 $abc$36456$n3040
.sym 115570 $abc$36456$n4913
.sym 115571 picorv32.decoded_imm_uj[17]
.sym 115572 picorv32.instr_jal
.sym 115573 $abc$36456$n3124_1
.sym 115574 $abc$36456$n3136_1
.sym 115575 $abc$36456$n3034_1
.sym 115576 $abc$36456$n4069_1
.sym 115577 basesoc_picorv327[23]
.sym 115578 $abc$36456$n5478_1
.sym 115579 picorv32.reg_out[17]
.sym 115580 picorv32.alu_out_q[17]
.sym 115581 picorv32.latched_stalu
.sym 115583 picorv32.reg_next_pc[17]
.sym 115584 picorv32.reg_out[17]
.sym 115585 $abc$36456$n3858
.sym 115587 $abc$36456$n3034_1
.sym 115588 $abc$36456$n4069_1
.sym 115589 basesoc_picorv327[10]
.sym 115590 $abc$36456$n5529_1
.sym 115591 picorv32.instr_lui
.sym 115592 picorv32.is_lui_auipc_jal
.sym 115595 $abc$36456$n3040
.sym 115596 $abc$36456$n5173
.sym 115597 $abc$36456$n4920
.sym 115598 $abc$36456$n5528_1
.sym 115599 picorv32.instr_auipc
.sym 115600 picorv32.instr_lui
.sym 115601 picorv32.mem_rdata_q[18]
.sym 115602 $abc$36456$n3126_1
.sym 115603 picorv32.instr_auipc
.sym 115604 picorv32.instr_lui
.sym 115605 picorv32.mem_rdata_q[15]
.sym 115606 $abc$36456$n3126_1
.sym 115607 $abc$36456$n4191
.sym 115608 $abc$36456$n3021
.sym 115609 picorv32.cpu_state[2]
.sym 115610 $abc$36456$n5531_1
.sym 115611 picorv32.reg_pc[17]
.sym 115612 $abc$36456$n4091_1
.sym 115613 $abc$36456$n4171
.sym 115615 $abc$36456$n3034_1
.sym 115616 $abc$36456$n4069_1
.sym 115617 basesoc_picorv327[20]
.sym 115618 $abc$36456$n5533_1
.sym 115619 $abc$36456$n5173
.sym 115620 $abc$36456$n4928
.sym 115621 $abc$36456$n4177
.sym 115622 $abc$36456$n4179
.sym 115623 $abc$36456$n3034_1
.sym 115624 $abc$36456$n4069_1
.sym 115625 basesoc_picorv327[25]
.sym 115626 $abc$36456$n5482
.sym 115627 $abc$36456$n4091_1
.sym 115628 picorv32.reg_pc[18]
.sym 115629 $abc$36456$n3040
.sym 115630 $abc$36456$n4928
.sym 115631 $abc$36456$n4055_1
.sym 115632 picorv32.cpuregs_rs1[17]
.sym 115633 $abc$36456$n3040
.sym 115634 $abc$36456$n4927
.sym 115635 $abc$36456$n3040
.sym 115636 $abc$36456$n5173
.sym 115637 $abc$36456$n4930
.sym 115638 $abc$36456$n5532_1
.sym 115639 $abc$36456$n5173
.sym 115640 $abc$36456$n4933
.sym 115641 $abc$36456$n4210
.sym 115642 $abc$36456$n4212
.sym 115643 picorv32.cpuregs_rs1[25]
.sym 115644 $abc$36456$n4055_1
.sym 115645 $abc$36456$n4224
.sym 115646 $abc$36456$n3021
.sym 115647 picorv32.decoded_imm_uj[15]
.sym 115648 picorv32.instr_jal
.sym 115649 $abc$36456$n3124_1
.sym 115650 $abc$36456$n3132
.sym 115651 $abc$36456$n4060_1
.sym 115652 basesoc_picorv327[24]
.sym 115653 $abc$36456$n4059_1
.sym 115654 basesoc_picorv327[26]
.sym 115655 picorv32.decoded_imm_uj[18]
.sym 115656 picorv32.instr_jal
.sym 115657 $abc$36456$n3124_1
.sym 115658 $abc$36456$n3138
.sym 115659 $abc$36456$n4091_1
.sym 115660 picorv32.reg_pc[25]
.sym 115661 $abc$36456$n3040
.sym 115662 $abc$36456$n4935
.sym 115663 $abc$36456$n5173
.sym 115664 $abc$36456$n4935
.sym 115665 $abc$36456$n4223
.sym 115666 $abc$36456$n4225_1
.sym 115667 $abc$36456$n4091_1
.sym 115668 picorv32.reg_pc[23]
.sym 115669 $abc$36456$n3040
.sym 115670 $abc$36456$n4933
.sym 115671 $abc$36456$n5195
.sym 115675 picorv32.cpuregs_rs1[28]
.sym 115676 $abc$36456$n4055_1
.sym 115677 $abc$36456$n4242_1
.sym 115678 $abc$36456$n3021
.sym 115679 picorv32.reg_next_pc[13]
.sym 115680 $abc$36456$n3910_1
.sym 115681 $abc$36456$n3858
.sym 115682 $abc$36456$n3860_1
.sym 115683 picorv32.reg_next_pc[3]
.sym 115684 $abc$36456$n3865_1
.sym 115685 $abc$36456$n3858
.sym 115686 $abc$36456$n3860_1
.sym 115687 $abc$36456$n4091_1
.sym 115688 picorv32.reg_pc[22]
.sym 115689 picorv32.cpuregs_rs1[22]
.sym 115690 $abc$36456$n4055_1
.sym 115691 picorv32.cpuregs_rs1[23]
.sym 115692 $abc$36456$n4055_1
.sym 115693 $abc$36456$n4211
.sym 115694 $abc$36456$n3021
.sym 115695 $abc$36456$n4060_1
.sym 115696 basesoc_picorv327[22]
.sym 115697 $abc$36456$n4059_1
.sym 115698 basesoc_picorv327[24]
.sym 115699 picorv32.reg_out[29]
.sym 115700 picorv32.alu_out_q[29]
.sym 115701 picorv32.latched_stalu
.sym 115703 $abc$36456$n5231
.sym 115707 $abc$36456$n5201
.sym 115711 picorv32.reg_next_pc[16]
.sym 115712 $abc$36456$n3922_1
.sym 115713 $abc$36456$n3858
.sym 115714 $abc$36456$n3860_1
.sym 115715 picorv32.irq_state[0]
.sym 115716 picorv32.reg_next_pc[16]
.sym 115717 $abc$36456$n3922_1
.sym 115718 $abc$36456$n2866
.sym 115719 $abc$36456$n3880_1
.sym 115720 $abc$36456$n5198
.sym 115721 $abc$36456$n3868_1
.sym 115723 $abc$36456$n5198
.sym 115727 $abc$36456$n5192
.sym 115731 $abc$36456$n3924_1
.sym 115732 $abc$36456$n5231
.sym 115733 $abc$36456$n3868_1
.sym 115735 $abc$36456$n3876_1
.sym 115736 $abc$36456$n5406
.sym 115737 $abc$36456$n3870_1
.sym 115738 $abc$36456$n5346
.sym 115739 $abc$36456$n3920_1
.sym 115740 $abc$36456$n5228
.sym 115741 $abc$36456$n3868_1
.sym 115743 $abc$36456$n3900
.sym 115744 $abc$36456$n5213
.sym 115745 $abc$36456$n3868_1
.sym 115747 $abc$36456$n3876_1
.sym 115748 $abc$36456$n5409
.sym 115749 $abc$36456$n3870_1
.sym 115750 $abc$36456$n5349
.sym 115751 $abc$36456$n3896
.sym 115752 $abc$36456$n5210
.sym 115753 $abc$36456$n3868_1
.sym 115755 $abc$36456$n3876_1
.sym 115756 $abc$36456$n5407
.sym 115757 $abc$36456$n3870_1
.sym 115758 $abc$36456$n5347
.sym 115759 $abc$36456$n3876_1
.sym 115760 $abc$36456$n5405
.sym 115761 $abc$36456$n3870_1
.sym 115762 $abc$36456$n5345
.sym 115763 $abc$36456$n3912_1
.sym 115764 $abc$36456$n5222
.sym 115765 $abc$36456$n3868_1
.sym 115767 $abc$36456$n3876_1
.sym 115768 $abc$36456$n5408
.sym 115769 $abc$36456$n3870_1
.sym 115770 $abc$36456$n5348
.sym 115771 $abc$36456$n5234
.sym 115775 $abc$36456$n3876_1
.sym 115776 $abc$36456$n5411
.sym 115777 $abc$36456$n3870_1
.sym 115778 $abc$36456$n5351
.sym 115779 $abc$36456$n3876_1
.sym 115780 $abc$36456$n5417
.sym 115781 $abc$36456$n3870_1
.sym 115782 $abc$36456$n5357
.sym 115783 $abc$36456$n3932_1
.sym 115784 $abc$36456$n5237
.sym 115785 $abc$36456$n3868_1
.sym 115787 $abc$36456$n3876_1
.sym 115788 $abc$36456$n5419
.sym 115789 $abc$36456$n3870_1
.sym 115790 $abc$36456$n5359
.sym 115791 $abc$36456$n3876_1
.sym 115792 $abc$36456$n5414
.sym 115793 $abc$36456$n3870_1
.sym 115794 $abc$36456$n5354
.sym 115795 $abc$36456$n3876_1
.sym 115796 $abc$36456$n5410
.sym 115797 $abc$36456$n3870_1
.sym 115798 $abc$36456$n5350
.sym 115799 picorv32.reg_next_pc[29]
.sym 115800 $abc$36456$n3974_1
.sym 115801 picorv32.irq_state[0]
.sym 115802 $abc$36456$n3858
.sym 115803 $abc$36456$n5270
.sym 115807 $abc$36456$n5267
.sym 115811 $abc$36456$n3876_1
.sym 115812 $abc$36456$n5416
.sym 115813 $abc$36456$n3870_1
.sym 115814 $abc$36456$n5356
.sym 115815 $abc$36456$n3860_1
.sym 115816 picorv32.reg_next_pc[26]
.sym 115817 $abc$36456$n3962_1
.sym 115819 $abc$36456$n3876_1
.sym 115820 $abc$36456$n5421
.sym 115821 $abc$36456$n3870_1
.sym 115822 $abc$36456$n5361
.sym 115823 $abc$36456$n5261
.sym 115827 $abc$36456$n3876_1
.sym 115828 $abc$36456$n5418
.sym 115829 $abc$36456$n3870_1
.sym 115830 $abc$36456$n5358
.sym 115835 $abc$36456$n3964_1
.sym 115836 $abc$36456$n5261
.sym 115837 $abc$36456$n3868_1
.sym 115839 $abc$36456$n3876_1
.sym 115840 $abc$36456$n5426
.sym 115841 $abc$36456$n3870_1
.sym 115842 $abc$36456$n5366
.sym 115843 $abc$36456$n3876_1
.sym 115844 $abc$36456$n5425
.sym 115845 $abc$36456$n3870_1
.sym 115846 $abc$36456$n5365
.sym 115851 $abc$36456$n3976_1
.sym 115852 $abc$36456$n5270
.sym 115853 $abc$36456$n3868_1
.sym 115875 basesoc_dat_w[6]
.sym 115903 basesoc_ctrl_bus_errors[8]
.sym 115904 $abc$36456$n3314
.sym 115905 $abc$36456$n3222
.sym 115906 basesoc_ctrl_storage[0]
.sym 115907 $abc$36456$n102
.sym 115908 $abc$36456$n3222
.sym 115909 $abc$36456$n3324
.sym 115910 basesoc_ctrl_bus_errors[6]
.sym 115911 $abc$36456$n3314
.sym 115912 basesoc_ctrl_bus_errors[13]
.sym 115913 $abc$36456$n3324
.sym 115914 basesoc_ctrl_bus_errors[5]
.sym 115915 $abc$36456$n11
.sym 115927 basesoc_ctrl_bus_errors[22]
.sym 115928 $abc$36456$n3317
.sym 115929 $abc$36456$n3230
.sym 115930 basesoc_ctrl_storage[30]
.sym 115931 basesoc_ctrl_bus_errors[11]
.sym 115932 $abc$36456$n3314
.sym 115933 $abc$36456$n3224
.sym 115934 basesoc_ctrl_storage[11]
.sym 115935 $abc$36456$n7
.sym 115939 sys_rst
.sym 115940 basesoc_dat_w[5]
.sym 115943 $abc$36456$n9
.sym 115947 basesoc_ctrl_bus_errors[27]
.sym 115948 $abc$36456$n3320
.sym 115949 $abc$36456$n3230
.sym 115950 basesoc_ctrl_storage[27]
.sym 115951 $abc$36456$n3317
.sym 115952 basesoc_ctrl_bus_errors[18]
.sym 115953 $abc$36456$n3324
.sym 115954 basesoc_ctrl_bus_errors[2]
.sym 115955 $abc$36456$n5066
.sym 115956 $abc$36456$n5067_1
.sym 115957 $abc$36456$n5068
.sym 115958 $abc$36456$n5069_1
.sym 115959 $abc$36456$n132
.sym 115963 $abc$36456$n3320
.sym 115964 basesoc_ctrl_bus_errors[24]
.sym 115967 basesoc_we
.sym 115968 $abc$36456$n2871
.sym 115969 $abc$36456$n3222
.sym 115970 sys_rst
.sym 115971 slave_sel[2]
.sym 115975 $abc$36456$n5060
.sym 115976 $abc$36456$n5061_1
.sym 115977 $abc$36456$n5062
.sym 115978 $abc$36456$n5063_1
.sym 115979 basesoc_ctrl_storage[24]
.sym 115980 $abc$36456$n3230
.sym 115981 $abc$36456$n5049
.sym 115982 $abc$36456$n5048
.sym 115983 basesoc_ctrl_bus_errors[26]
.sym 115984 $abc$36456$n3320
.sym 115985 $abc$36456$n3230
.sym 115986 basesoc_ctrl_storage[26]
.sym 115987 $abc$36456$n5047
.sym 115988 $abc$36456$n5050
.sym 115989 $abc$36456$n5051
.sym 115990 $abc$36456$n2871
.sym 115999 $abc$36456$n5087
.sym 116000 $abc$36456$n5083
.sym 116001 $abc$36456$n2871
.sym 116003 basesoc_we
.sym 116004 $abc$36456$n2871
.sym 116005 $abc$36456$n3230
.sym 116006 sys_rst
.sym 116015 basesoc_we
.sym 116016 $abc$36456$n2871
.sym 116017 $abc$36456$n3224
.sym 116018 sys_rst
.sym 116023 sys_rst
.sym 116024 basesoc_dat_w[2]
.sym 116027 basesoc_dat_w[1]
.sym 116031 basesoc_dat_w[3]
.sym 116055 sys_rst
.sym 116056 basesoc_dat_w[1]
.sym 116063 user_btn1
.sym 116064 $abc$36456$n6424
.sym 116067 user_btn1
.sym 116068 $abc$36456$n6432
.sym 116071 user_btn1
.sym 116072 $abc$36456$n6422
.sym 116075 waittimer1_count[3]
.sym 116076 waittimer1_count[4]
.sym 116077 waittimer1_count[5]
.sym 116078 waittimer1_count[8]
.sym 116079 user_btn1
.sym 116080 $abc$36456$n6426
.sym 116083 user_btn1
.sym 116084 $abc$36456$n6438
.sym 116088 waittimer1_count[0]
.sym 116092 waittimer1_count[1]
.sym 116093 $PACKER_VCC_NET
.sym 116096 waittimer1_count[2]
.sym 116097 $PACKER_VCC_NET
.sym 116098 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 116100 waittimer1_count[3]
.sym 116101 $PACKER_VCC_NET
.sym 116102 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 116104 waittimer1_count[4]
.sym 116105 $PACKER_VCC_NET
.sym 116106 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 116108 waittimer1_count[5]
.sym 116109 $PACKER_VCC_NET
.sym 116110 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 116112 waittimer1_count[6]
.sym 116113 $PACKER_VCC_NET
.sym 116114 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 116116 waittimer1_count[7]
.sym 116117 $PACKER_VCC_NET
.sym 116118 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 116120 waittimer1_count[8]
.sym 116121 $PACKER_VCC_NET
.sym 116122 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 116124 waittimer1_count[9]
.sym 116125 $PACKER_VCC_NET
.sym 116126 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 116128 waittimer1_count[10]
.sym 116129 $PACKER_VCC_NET
.sym 116130 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 116132 waittimer1_count[11]
.sym 116133 $PACKER_VCC_NET
.sym 116134 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 116136 waittimer1_count[12]
.sym 116137 $PACKER_VCC_NET
.sym 116138 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 116140 waittimer1_count[13]
.sym 116141 $PACKER_VCC_NET
.sym 116142 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 116144 waittimer1_count[14]
.sym 116145 $PACKER_VCC_NET
.sym 116146 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 116148 waittimer1_count[15]
.sym 116149 $PACKER_VCC_NET
.sym 116150 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 116152 waittimer1_count[16]
.sym 116153 $PACKER_VCC_NET
.sym 116154 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 116163 sys_rst
.sym 116164 $abc$36456$n6448
.sym 116165 user_btn1
.sym 116167 waittimer1_count[0]
.sym 116168 waittimer1_count[1]
.sym 116169 waittimer1_count[2]
.sym 116170 $abc$36456$n172
.sym 116171 $abc$36456$n172
.sym 116175 $abc$36456$n3361
.sym 116176 $abc$36456$n3362
.sym 116177 $abc$36456$n3363
.sym 116183 slave_sel_r[1]
.sym 116184 spiflash_bus_dat_r[21]
.sym 116185 $abc$36456$n2833
.sym 116186 $abc$36456$n2986
.sym 116187 spiflash_bus_dat_r[20]
.sym 116188 array_muxed0[3]
.sym 116189 $abc$36456$n3393_1
.sym 116191 spiflash_bus_dat_r[17]
.sym 116192 array_muxed0[0]
.sym 116193 $abc$36456$n3393_1
.sym 116195 $abc$36456$n3393_1
.sym 116196 spiflash_bus_dat_r[16]
.sym 116199 slave_sel_r[1]
.sym 116200 spiflash_bus_dat_r[16]
.sym 116201 $abc$36456$n2833
.sym 116202 $abc$36456$n2970
.sym 116203 slave_sel_r[1]
.sym 116204 spiflash_bus_dat_r[17]
.sym 116205 $abc$36456$n2833
.sym 116206 $abc$36456$n2954
.sym 116207 spiflash_bus_dat_r[21]
.sym 116208 array_muxed0[4]
.sym 116209 $abc$36456$n3393_1
.sym 116211 $abc$36456$n3393_1
.sym 116212 spiflash_bus_dat_r[31]
.sym 116219 $abc$36456$n4406_1
.sym 116220 basesoc_picorv327[7]
.sym 116221 basesoc_picorv323[7]
.sym 116222 $abc$36456$n4558_1
.sym 116223 regs0
.sym 116231 $abc$36456$n5450
.sym 116232 $abc$36456$n5451
.sym 116233 picorv32.instr_sub
.sym 116234 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116235 slave_sel_r[1]
.sym 116236 spiflash_bus_dat_r[22]
.sym 116237 $abc$36456$n2833
.sym 116238 $abc$36456$n2999
.sym 116243 $abc$36456$n5432
.sym 116244 $abc$36456$n5433
.sym 116245 picorv32.instr_sub
.sym 116246 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116247 $abc$36456$n4406_1
.sym 116248 $abc$36456$n4405
.sym 116249 basesoc_picorv327[13]
.sym 116250 basesoc_picorv328[13]
.sym 116251 $abc$36456$n5474
.sym 116252 $abc$36456$n5475
.sym 116253 picorv32.instr_sub
.sym 116254 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116255 $abc$36456$n4404_1
.sym 116256 basesoc_picorv327[13]
.sym 116257 basesoc_picorv328[13]
.sym 116258 $abc$36456$n4597
.sym 116259 basesoc_picorv327[2]
.sym 116260 basesoc_picorv323[2]
.sym 116261 basesoc_picorv327[14]
.sym 116262 basesoc_picorv328[14]
.sym 116267 $abc$36456$n2833
.sym 116268 $abc$36456$n2911_1
.sym 116269 picorv32.mem_rdata_q[2]
.sym 116270 $abc$36456$n2879
.sym 116271 $abc$36456$n5486
.sym 116272 $abc$36456$n5487
.sym 116273 picorv32.instr_sub
.sym 116274 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116275 basesoc_picorv328[16]
.sym 116276 picorv32.mem_wordsize[2]
.sym 116277 picorv32.mem_wordsize[0]
.sym 116278 basesoc_picorv323[0]
.sym 116279 $abc$36456$n4404_1
.sym 116280 $abc$36456$n3183
.sym 116281 $abc$36456$n4611
.sym 116282 $abc$36456$n4610
.sym 116283 picorv32.mem_rdata_latched[0]
.sym 116287 basesoc_picorv323[4]
.sym 116288 $abc$36456$n4475
.sym 116289 $abc$36456$n4402
.sym 116291 $abc$36456$n4404_1
.sym 116292 $abc$36456$n3184
.sym 116295 $abc$36456$n5522
.sym 116296 $abc$36456$n5523
.sym 116297 picorv32.instr_sub
.sym 116298 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116299 $abc$36456$n4404_1
.sym 116300 basesoc_picorv327[31]
.sym 116301 basesoc_picorv328[31]
.sym 116302 $abc$36456$n4689_1
.sym 116303 $abc$36456$n4406_1
.sym 116304 $abc$36456$n4405
.sym 116305 basesoc_picorv327[15]
.sym 116306 basesoc_picorv328[15]
.sym 116307 $abc$36456$n2833
.sym 116308 $abc$36456$n2903_1
.sym 116309 picorv32.mem_rdata_q[0]
.sym 116310 $abc$36456$n2879
.sym 116311 $abc$36456$n5435
.sym 116312 $abc$36456$n5436
.sym 116313 picorv32.instr_sub
.sym 116314 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116315 $abc$36456$n5447
.sym 116316 $abc$36456$n5448
.sym 116317 picorv32.instr_sub
.sym 116318 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116319 $abc$36456$n5441
.sym 116320 $abc$36456$n5442
.sym 116321 picorv32.instr_sub
.sym 116322 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116323 basesoc_picorv323[7]
.sym 116327 basesoc_picorv323[2]
.sym 116331 basesoc_picorv323[6]
.sym 116335 basesoc_picorv323[5]
.sym 116339 $abc$36456$n5444
.sym 116340 $abc$36456$n5445
.sym 116341 picorv32.instr_sub
.sym 116342 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116343 $abc$36456$n5477
.sym 116344 $abc$36456$n5478
.sym 116345 picorv32.instr_sub
.sym 116346 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116347 basesoc_picorv328[8]
.sym 116351 $abc$36456$n5471
.sym 116352 $abc$36456$n5472
.sym 116353 picorv32.instr_sub
.sym 116354 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116355 $abc$36456$n5492
.sym 116356 $abc$36456$n5493
.sym 116357 picorv32.instr_sub
.sym 116358 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116359 basesoc_picorv328[13]
.sym 116363 basesoc_picorv328[12]
.sym 116367 basesoc_picorv328[14]
.sym 116371 $abc$36456$n5465
.sym 116372 $abc$36456$n5466
.sym 116373 picorv32.instr_sub
.sym 116374 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116379 $abc$36456$n4404_1
.sym 116380 basesoc_picorv327[30]
.sym 116381 basesoc_picorv328[30]
.sym 116382 $abc$36456$n4685
.sym 116383 $abc$36456$n5513
.sym 116384 $abc$36456$n5514
.sym 116385 picorv32.instr_sub
.sym 116386 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116387 $abc$36456$n4406_1
.sym 116388 $abc$36456$n4405
.sym 116389 basesoc_picorv327[5]
.sym 116390 basesoc_picorv323[5]
.sym 116391 $abc$36456$n4406_1
.sym 116392 $abc$36456$n4405
.sym 116393 basesoc_picorv327[30]
.sym 116394 basesoc_picorv328[30]
.sym 116395 $abc$36456$n4404_1
.sym 116396 basesoc_picorv327[28]
.sym 116397 basesoc_picorv328[28]
.sym 116398 $abc$36456$n4675
.sym 116399 $abc$36456$n5483
.sym 116400 $abc$36456$n5484
.sym 116401 picorv32.instr_sub
.sym 116402 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116403 $abc$36456$n5480
.sym 116404 $abc$36456$n5481
.sym 116405 picorv32.instr_sub
.sym 116406 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116407 picorv32.mem_rdata_latched[21]
.sym 116411 basesoc_picorv328[28]
.sym 116415 picorv32.mem_rdata_q[21]
.sym 116416 $abc$36456$n2985
.sym 116417 $abc$36456$n2879
.sym 116419 $abc$36456$n5507
.sym 116420 $abc$36456$n5508
.sym 116421 picorv32.instr_sub
.sym 116422 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116423 $abc$36456$n5504
.sym 116424 $abc$36456$n5505
.sym 116425 picorv32.instr_sub
.sym 116426 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116427 $abc$36456$n5519
.sym 116428 $abc$36456$n5520
.sym 116429 picorv32.instr_sub
.sym 116430 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116431 $abc$36456$n5510
.sym 116432 $abc$36456$n5511
.sym 116433 picorv32.instr_sub
.sym 116434 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116435 $abc$36456$n4404_1
.sym 116436 $abc$36456$n3188
.sym 116437 $abc$36456$n4536_1
.sym 116438 $abc$36456$n4535
.sym 116439 basesoc_picorv327[5]
.sym 116440 basesoc_picorv323[5]
.sym 116443 picorv32.instr_jal
.sym 116444 picorv32.decoded_imm_uj[4]
.sym 116445 $abc$36456$n3113_1
.sym 116447 picorv32.instr_jal
.sym 116448 picorv32.decoded_imm_uj[2]
.sym 116449 $abc$36456$n2862
.sym 116450 picorv32.mem_rdata_q[22]
.sym 116451 basesoc_picorv327[17]
.sym 116452 basesoc_picorv328[17]
.sym 116453 basesoc_picorv327[30]
.sym 116454 basesoc_picorv328[30]
.sym 116455 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116456 picorv32.is_sb_sh_sw
.sym 116457 picorv32.mem_rdata_q[9]
.sym 116458 $abc$36456$n3108
.sym 116459 $abc$36456$n3198
.sym 116460 basesoc_picorv327[8]
.sym 116461 basesoc_picorv328[8]
.sym 116462 $abc$36456$n3199
.sym 116463 picorv32.mem_rdata_q[24]
.sym 116464 $abc$36456$n2862
.sym 116465 $abc$36456$n3114_1
.sym 116467 basesoc_picorv327[0]
.sym 116468 basesoc_picorv323[0]
.sym 116469 basesoc_picorv327[6]
.sym 116470 basesoc_picorv323[6]
.sym 116471 $abc$36456$n3786_1
.sym 116472 picorv32.decoded_imm[16]
.sym 116473 picorv32.is_lui_auipc_jal
.sym 116474 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 116475 $abc$36456$n5173
.sym 116476 $abc$36456$n4916
.sym 116477 $abc$36456$n4102_1
.sym 116478 $abc$36456$n4104_1
.sym 116479 $abc$36456$n3816
.sym 116480 picorv32.decoded_imm[31]
.sym 116481 picorv32.is_lui_auipc_jal
.sym 116482 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 116483 $abc$36456$n4091_1
.sym 116484 picorv32.reg_pc[11]
.sym 116485 $abc$36456$n3040
.sym 116486 $abc$36456$n4921
.sym 116487 $abc$36456$n3790
.sym 116488 picorv32.decoded_imm[18]
.sym 116489 picorv32.is_lui_auipc_jal
.sym 116490 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 116491 $abc$36456$n3796_1
.sym 116492 picorv32.decoded_imm[21]
.sym 116493 picorv32.is_lui_auipc_jal
.sym 116494 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 116495 $abc$36456$n4091_1
.sym 116496 picorv32.reg_pc[6]
.sym 116497 $abc$36456$n3040
.sym 116498 $abc$36456$n4916
.sym 116499 $abc$36456$n5173
.sym 116500 $abc$36456$n4921
.sym 116501 $abc$36456$n4134_1
.sym 116502 $abc$36456$n4136_1
.sym 116504 basesoc_picorv327[0]
.sym 116505 picorv32.decoded_imm[0]
.sym 116508 basesoc_picorv327[1]
.sym 116509 picorv32.decoded_imm[1]
.sym 116510 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 116512 basesoc_picorv327[2]
.sym 116513 picorv32.decoded_imm[2]
.sym 116514 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 116516 basesoc_picorv327[3]
.sym 116517 picorv32.decoded_imm[3]
.sym 116518 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 116520 basesoc_picorv327[4]
.sym 116521 picorv32.decoded_imm[4]
.sym 116522 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 116524 basesoc_picorv327[5]
.sym 116525 picorv32.decoded_imm[5]
.sym 116526 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 116528 basesoc_picorv327[6]
.sym 116529 picorv32.decoded_imm[6]
.sym 116530 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 116532 basesoc_picorv327[7]
.sym 116533 picorv32.decoded_imm[7]
.sym 116534 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 116536 basesoc_picorv327[8]
.sym 116537 picorv32.decoded_imm[8]
.sym 116538 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 116540 basesoc_picorv327[9]
.sym 116541 picorv32.decoded_imm[9]
.sym 116542 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 116544 basesoc_picorv327[10]
.sym 116545 picorv32.decoded_imm[10]
.sym 116546 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 116548 basesoc_picorv327[11]
.sym 116549 picorv32.decoded_imm[11]
.sym 116550 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 116552 basesoc_picorv327[12]
.sym 116553 picorv32.decoded_imm[12]
.sym 116554 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 116556 basesoc_picorv327[13]
.sym 116557 picorv32.decoded_imm[13]
.sym 116558 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 116560 basesoc_picorv327[14]
.sym 116561 picorv32.decoded_imm[14]
.sym 116562 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 116564 basesoc_picorv327[15]
.sym 116565 picorv32.decoded_imm[15]
.sym 116566 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 116568 basesoc_picorv327[16]
.sym 116569 picorv32.decoded_imm[16]
.sym 116570 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 116572 basesoc_picorv327[17]
.sym 116573 picorv32.decoded_imm[17]
.sym 116574 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 116576 basesoc_picorv327[18]
.sym 116577 picorv32.decoded_imm[18]
.sym 116578 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 116580 basesoc_picorv327[19]
.sym 116581 picorv32.decoded_imm[19]
.sym 116582 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 116584 basesoc_picorv327[20]
.sym 116585 picorv32.decoded_imm[20]
.sym 116586 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 116588 basesoc_picorv327[21]
.sym 116589 picorv32.decoded_imm[21]
.sym 116590 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 116592 basesoc_picorv327[22]
.sym 116593 picorv32.decoded_imm[22]
.sym 116594 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 116596 basesoc_picorv327[23]
.sym 116597 picorv32.decoded_imm[23]
.sym 116598 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 116600 basesoc_picorv327[24]
.sym 116601 picorv32.decoded_imm[24]
.sym 116602 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 116604 basesoc_picorv327[25]
.sym 116605 picorv32.decoded_imm[25]
.sym 116606 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 116608 basesoc_picorv327[26]
.sym 116609 picorv32.decoded_imm[26]
.sym 116610 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 116612 basesoc_picorv327[27]
.sym 116613 picorv32.decoded_imm[27]
.sym 116614 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 116616 basesoc_picorv327[28]
.sym 116617 picorv32.decoded_imm[28]
.sym 116618 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 116620 basesoc_picorv327[29]
.sym 116621 picorv32.decoded_imm[29]
.sym 116622 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 116624 basesoc_picorv327[30]
.sym 116625 picorv32.decoded_imm[30]
.sym 116626 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 116628 basesoc_picorv327[31]
.sym 116629 picorv32.decoded_imm[31]
.sym 116630 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 116631 $abc$36456$n3034_1
.sym 116632 $abc$36456$n4069_1
.sym 116633 basesoc_picorv327[28]
.sym 116634 $abc$36456$n5488
.sym 116635 $abc$36456$n3034_1
.sym 116636 $abc$36456$n4069_1
.sym 116637 basesoc_picorv327[27]
.sym 116638 $abc$36456$n5486_1
.sym 116639 picorv32.cpuregs_rs1[27]
.sym 116640 $abc$36456$n4055_1
.sym 116641 $abc$36456$n4236_1
.sym 116642 $abc$36456$n3021
.sym 116643 $abc$36456$n4091_1
.sym 116644 picorv32.reg_pc[28]
.sym 116645 $abc$36456$n3040
.sym 116646 $abc$36456$n4938
.sym 116647 $abc$36456$n5173
.sym 116648 $abc$36456$n4937
.sym 116649 $abc$36456$n4235_1
.sym 116650 $abc$36456$n4237
.sym 116651 $abc$36456$n4091_1
.sym 116652 picorv32.reg_pc[27]
.sym 116653 $abc$36456$n3040
.sym 116654 $abc$36456$n4937
.sym 116655 $abc$36456$n5173
.sym 116656 $abc$36456$n4938
.sym 116657 $abc$36456$n4241_1
.sym 116658 $abc$36456$n4243
.sym 116659 $abc$36456$n3045_1
.sym 116660 $abc$36456$n5555
.sym 116663 $abc$36456$n3876_1
.sym 116664 $abc$36456$n5412
.sym 116665 $abc$36456$n3870_1
.sym 116666 $abc$36456$n5352
.sym 116667 $abc$36456$n3876_1
.sym 116668 $abc$36456$n5402
.sym 116669 $abc$36456$n3870_1
.sym 116670 $abc$36456$n5342
.sym 116671 $abc$36456$n3046
.sym 116672 picorv32.irq_delay
.sym 116673 picorv32.irq_active
.sym 116674 picorv32.decoder_trigger
.sym 116675 $abc$36456$n3876_1
.sym 116676 $abc$36456$n5400
.sym 116677 $abc$36456$n3870_1
.sym 116678 $abc$36456$n5340
.sym 116679 $abc$36456$n3876_1
.sym 116680 $abc$36456$n5403
.sym 116681 $abc$36456$n3870_1
.sym 116682 $abc$36456$n5343
.sym 116683 $abc$36456$n5222
.sym 116687 $abc$36456$n3876_1
.sym 116688 $abc$36456$n5404
.sym 116689 $abc$36456$n3870_1
.sym 116690 $abc$36456$n5344
.sym 116691 $abc$36456$n3876_1
.sym 116692 $abc$36456$n5401
.sym 116693 $abc$36456$n3870_1
.sym 116694 $abc$36456$n5341
.sym 116696 $abc$36456$n5189
.sym 116701 $abc$36456$n5192
.sym 116705 $abc$36456$n5195
.sym 116706 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 116709 $abc$36456$n5198
.sym 116710 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 116713 $abc$36456$n5201
.sym 116714 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 116717 $abc$36456$n5204
.sym 116718 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 116721 $abc$36456$n5207
.sym 116722 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 116725 $abc$36456$n5210
.sym 116726 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 116729 $abc$36456$n5213
.sym 116730 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 116733 $abc$36456$n5216
.sym 116734 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 116737 $abc$36456$n5219
.sym 116738 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 116741 $abc$36456$n5222
.sym 116742 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 116745 $abc$36456$n5225
.sym 116746 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 116749 $abc$36456$n5228
.sym 116750 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 116753 $abc$36456$n5231
.sym 116754 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 116757 $abc$36456$n5234
.sym 116758 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 116761 $abc$36456$n5237
.sym 116762 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 116765 $abc$36456$n5240
.sym 116766 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 116769 $abc$36456$n5243
.sym 116770 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 116773 $abc$36456$n5246
.sym 116774 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 116777 $abc$36456$n5249
.sym 116778 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 116781 $abc$36456$n5252
.sym 116782 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 116785 $abc$36456$n5255
.sym 116786 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 116789 $abc$36456$n5258
.sym 116790 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 116793 $abc$36456$n5261
.sym 116794 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 116797 $abc$36456$n5264
.sym 116798 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 116801 $abc$36456$n5267
.sym 116802 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 116805 $abc$36456$n5270
.sym 116806 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 116809 $abc$36456$n5273
.sym 116810 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 116813 $abc$36456$n5276
.sym 116814 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 116815 $abc$36456$n3876_1
.sym 116816 $abc$36456$n5427
.sym 116817 $abc$36456$n3870_1
.sym 116818 $abc$36456$n5367
.sym 116819 $abc$36456$n3876_1
.sym 116820 $abc$36456$n5423
.sym 116821 $abc$36456$n3870_1
.sym 116822 $abc$36456$n5363
.sym 116824 $PACKER_VCC_NET
.sym 116825 basesoc_ctrl_bus_errors[0]
.sym 116855 basesoc_ctrl_bus_errors[8]
.sym 116856 basesoc_ctrl_bus_errors[9]
.sym 116857 basesoc_ctrl_bus_errors[10]
.sym 116858 basesoc_ctrl_bus_errors[11]
.sym 116859 $abc$36456$n3240
.sym 116860 $abc$36456$n3241
.sym 116861 $abc$36456$n3242
.sym 116862 $abc$36456$n3243
.sym 116863 $abc$36456$n3314
.sym 116864 basesoc_ctrl_bus_errors[9]
.sym 116865 $abc$36456$n3324
.sym 116866 basesoc_ctrl_bus_errors[1]
.sym 116867 basesoc_ctrl_bus_errors[1]
.sym 116871 $abc$36456$n3314
.sym 116872 basesoc_ctrl_bus_errors[15]
.sym 116873 $abc$36456$n3324
.sym 116874 basesoc_ctrl_bus_errors[7]
.sym 116875 basesoc_ctrl_bus_errors[0]
.sym 116876 sys_rst
.sym 116877 $abc$36456$n2729
.sym 116879 basesoc_ctrl_bus_errors[12]
.sym 116880 basesoc_ctrl_bus_errors[13]
.sym 116881 basesoc_ctrl_bus_errors[14]
.sym 116882 basesoc_ctrl_bus_errors[15]
.sym 116883 basesoc_ctrl_bus_errors[0]
.sym 116884 basesoc_ctrl_bus_errors[1]
.sym 116885 basesoc_ctrl_bus_errors[2]
.sym 116886 basesoc_ctrl_bus_errors[3]
.sym 116887 basesoc_ctrl_bus_errors[16]
.sym 116888 basesoc_ctrl_bus_errors[17]
.sym 116889 basesoc_ctrl_bus_errors[18]
.sym 116890 basesoc_ctrl_bus_errors[19]
.sym 116891 basesoc_ctrl_bus_errors[20]
.sym 116892 basesoc_ctrl_bus_errors[21]
.sym 116893 basesoc_ctrl_bus_errors[22]
.sym 116894 basesoc_ctrl_bus_errors[23]
.sym 116895 $abc$36456$n5072
.sym 116896 $abc$36456$n5073
.sym 116897 $abc$36456$n5074
.sym 116898 $abc$36456$n5075
.sym 116899 $abc$36456$n3320
.sym 116900 basesoc_ctrl_bus_errors[28]
.sym 116901 $abc$36456$n120
.sym 116902 $abc$36456$n3230
.sym 116903 $abc$36456$n3317
.sym 116904 basesoc_ctrl_bus_errors[19]
.sym 116905 $abc$36456$n3324
.sym 116906 basesoc_ctrl_bus_errors[3]
.sym 116907 $abc$36456$n3317
.sym 116908 basesoc_ctrl_bus_errors[16]
.sym 116909 $abc$36456$n3324
.sym 116910 basesoc_ctrl_bus_errors[0]
.sym 116911 basesoc_ctrl_bus_errors[23]
.sym 116912 $abc$36456$n3317
.sym 116913 $abc$36456$n3224
.sym 116914 basesoc_ctrl_storage[15]
.sym 116915 $abc$36456$n3317
.sym 116916 basesoc_ctrl_bus_errors[20]
.sym 116917 $abc$36456$n108
.sym 116918 $abc$36456$n3224
.sym 116919 basesoc_ctrl_bus_errors[31]
.sym 116920 $abc$36456$n3320
.sym 116921 $abc$36456$n3230
.sym 116922 basesoc_ctrl_storage[31]
.sym 116923 $abc$36456$n3235
.sym 116924 $abc$36456$n3236
.sym 116925 $abc$36456$n3237
.sym 116926 $abc$36456$n3238
.sym 116927 $abc$36456$n5090_1
.sym 116928 $abc$36456$n5091_1
.sym 116929 $abc$36456$n5092_1
.sym 116930 $abc$36456$n5093_1
.sym 116931 basesoc_ctrl_reset_reset_r
.sym 116935 basesoc_ctrl_bus_errors[28]
.sym 116936 basesoc_ctrl_bus_errors[29]
.sym 116937 basesoc_ctrl_bus_errors[30]
.sym 116938 basesoc_ctrl_bus_errors[31]
.sym 116939 $abc$36456$n3234
.sym 116940 $abc$36456$n3239
.sym 116941 $abc$36456$n2833
.sym 116942 sys_rst
.sym 116943 basesoc_dat_w[7]
.sym 116947 basesoc_ctrl_bus_errors[24]
.sym 116948 basesoc_ctrl_bus_errors[25]
.sym 116949 basesoc_ctrl_bus_errors[26]
.sym 116950 basesoc_ctrl_bus_errors[27]
.sym 116951 $abc$36456$n5053
.sym 116952 $abc$36456$n5056
.sym 116953 $abc$36456$n5057
.sym 116954 $abc$36456$n2871
.sym 116955 basesoc_ctrl_bus_errors[30]
.sym 116956 $abc$36456$n3320
.sym 116957 $abc$36456$n5084
.sym 116958 $abc$36456$n5086_1
.sym 116959 basesoc_ctrl_bus_errors[25]
.sym 116960 $abc$36456$n3320
.sym 116961 $abc$36456$n3222
.sym 116962 basesoc_ctrl_storage[1]
.sym 116963 $abc$36456$n3227
.sym 116964 basesoc_ctrl_storage[23]
.sym 116965 $abc$36456$n3222
.sym 116966 basesoc_ctrl_storage[7]
.sym 116967 basesoc_ctrl_storage[22]
.sym 116968 $abc$36456$n3227
.sym 116969 $abc$36456$n5085_1
.sym 116971 basesoc_ctrl_bus_errors[17]
.sym 116972 $abc$36456$n3317
.sym 116973 $abc$36456$n3227
.sym 116974 basesoc_ctrl_storage[17]
.sym 116975 $abc$36456$n3227
.sym 116976 basesoc_ctrl_storage[16]
.sym 116977 $abc$36456$n3224
.sym 116978 basesoc_ctrl_storage[8]
.sym 116979 $abc$36456$n6306
.sym 116983 basesoc_dat_w[5]
.sym 116991 basesoc_ctrl_reset_reset_r
.sym 116995 basesoc_dat_w[3]
.sym 116999 basesoc_we
.sym 117000 $abc$36456$n2871
.sym 117001 $abc$36456$n3227
.sym 117002 sys_rst
.sym 117019 basesoc_dat_w[6]
.sym 117035 basesoc_dat_w[7]
.sym 117039 basesoc_ctrl_reset_reset_r
.sym 117043 basesoc_dat_w[1]
.sym 117051 sys_rst
.sym 117052 $abc$36456$n6430
.sym 117053 user_btn1
.sym 117059 $abc$36456$n170
.sym 117063 $abc$36456$n162
.sym 117067 sys_rst
.sym 117068 $abc$36456$n6428
.sym 117069 user_btn1
.sym 117071 $abc$36456$n160
.sym 117075 $abc$36456$n3360
.sym 117076 $abc$36456$n3364_1
.sym 117077 $abc$36456$n160
.sym 117078 $abc$36456$n162
.sym 117079 $abc$36456$n164
.sym 117083 $abc$36456$n164
.sym 117084 $abc$36456$n166
.sym 117085 $abc$36456$n168
.sym 117086 $abc$36456$n170
.sym 117087 $abc$36456$n168
.sym 117091 sys_rst
.sym 117092 $abc$36456$n6436
.sym 117093 user_btn1
.sym 117095 sys_rst
.sym 117096 $abc$36456$n6444
.sym 117097 user_btn1
.sym 117099 sys_rst
.sym 117100 $abc$36456$n6440
.sym 117101 user_btn1
.sym 117103 $abc$36456$n166
.sym 117107 sys_rst
.sym 117108 $abc$36456$n6446
.sym 117109 user_btn1
.sym 117111 waittimer1_count[1]
.sym 117112 user_btn1
.sym 117127 waittimer1_count[0]
.sym 117128 eventmanager_status_w[1]
.sym 117129 sys_rst
.sym 117130 user_btn1
.sym 117131 $abc$36456$n2972
.sym 117132 $abc$36456$n3393_1
.sym 117139 eventmanager_status_w[1]
.sym 117140 sys_rst
.sym 117141 user_btn1
.sym 117144 basesoc_picorv323[0]
.sym 117145 basesoc_picorv327[0]
.sym 117148 basesoc_picorv323[1]
.sym 117149 basesoc_picorv327[1]
.sym 117150 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 117152 basesoc_picorv323[2]
.sym 117153 basesoc_picorv327[2]
.sym 117154 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 117156 basesoc_picorv323[3]
.sym 117157 basesoc_picorv327[3]
.sym 117158 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 117160 basesoc_picorv323[4]
.sym 117161 basesoc_picorv327[4]
.sym 117162 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 117164 basesoc_picorv323[5]
.sym 117165 basesoc_picorv327[5]
.sym 117166 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 117168 basesoc_picorv323[6]
.sym 117169 basesoc_picorv327[6]
.sym 117170 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 117172 basesoc_picorv323[7]
.sym 117173 basesoc_picorv327[7]
.sym 117174 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 117176 basesoc_picorv328[8]
.sym 117177 basesoc_picorv327[8]
.sym 117178 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 117180 basesoc_picorv328[9]
.sym 117181 basesoc_picorv327[9]
.sym 117182 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 117184 basesoc_picorv328[10]
.sym 117185 basesoc_picorv327[10]
.sym 117186 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 117188 basesoc_picorv328[11]
.sym 117189 basesoc_picorv327[11]
.sym 117190 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 117192 basesoc_picorv328[12]
.sym 117193 basesoc_picorv327[12]
.sym 117194 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 117196 basesoc_picorv328[13]
.sym 117197 basesoc_picorv327[13]
.sym 117198 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 117200 basesoc_picorv328[14]
.sym 117201 basesoc_picorv327[14]
.sym 117202 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 117204 basesoc_picorv328[15]
.sym 117205 basesoc_picorv327[15]
.sym 117206 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 117208 basesoc_picorv328[16]
.sym 117209 basesoc_picorv327[16]
.sym 117210 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 117212 basesoc_picorv328[17]
.sym 117213 basesoc_picorv327[17]
.sym 117214 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 117216 basesoc_picorv328[18]
.sym 117217 basesoc_picorv327[18]
.sym 117218 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 117220 basesoc_picorv328[19]
.sym 117221 basesoc_picorv327[19]
.sym 117222 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 117224 basesoc_picorv328[20]
.sym 117225 basesoc_picorv327[20]
.sym 117226 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 117228 basesoc_picorv328[21]
.sym 117229 basesoc_picorv327[21]
.sym 117230 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 117232 basesoc_picorv328[22]
.sym 117233 basesoc_picorv327[22]
.sym 117234 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 117236 basesoc_picorv328[23]
.sym 117237 basesoc_picorv327[23]
.sym 117238 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 117240 basesoc_picorv328[24]
.sym 117241 basesoc_picorv327[24]
.sym 117242 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 117244 basesoc_picorv328[25]
.sym 117245 basesoc_picorv327[25]
.sym 117246 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 117248 basesoc_picorv328[26]
.sym 117249 basesoc_picorv327[26]
.sym 117250 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 117252 basesoc_picorv328[27]
.sym 117253 basesoc_picorv327[27]
.sym 117254 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 117256 basesoc_picorv328[28]
.sym 117257 basesoc_picorv327[28]
.sym 117258 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 117260 basesoc_picorv328[29]
.sym 117261 basesoc_picorv327[29]
.sym 117262 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 117264 basesoc_picorv328[30]
.sym 117265 basesoc_picorv327[30]
.sym 117266 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 117268 basesoc_picorv328[31]
.sym 117269 basesoc_picorv327[31]
.sym 117270 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 117272 basesoc_picorv327[0]
.sym 117273 $abc$36456$n6724
.sym 117276 basesoc_picorv327[1]
.sym 117277 $abc$36456$n6725
.sym 117278 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 117280 basesoc_picorv327[2]
.sym 117281 $abc$36456$n6726
.sym 117282 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 117284 basesoc_picorv327[3]
.sym 117285 $abc$36456$n6727
.sym 117286 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 117288 basesoc_picorv327[4]
.sym 117289 $abc$36456$n6728
.sym 117290 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 117292 basesoc_picorv327[5]
.sym 117293 $abc$36456$n6729
.sym 117294 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 117296 basesoc_picorv327[6]
.sym 117297 $abc$36456$n6730
.sym 117298 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 117300 basesoc_picorv327[7]
.sym 117301 $abc$36456$n6731
.sym 117302 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 117304 basesoc_picorv327[8]
.sym 117305 $abc$36456$n6733
.sym 117306 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 117308 basesoc_picorv327[9]
.sym 117309 $abc$36456$n6735
.sym 117310 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 117312 basesoc_picorv327[10]
.sym 117313 $abc$36456$n6737
.sym 117314 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 117316 basesoc_picorv327[11]
.sym 117317 $abc$36456$n6739
.sym 117318 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 117320 basesoc_picorv327[12]
.sym 117321 $abc$36456$n6741
.sym 117322 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 117324 basesoc_picorv327[13]
.sym 117325 $abc$36456$n6743
.sym 117326 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 117328 basesoc_picorv327[14]
.sym 117329 $abc$36456$n6745
.sym 117330 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 117332 basesoc_picorv327[15]
.sym 117333 $abc$36456$n6747
.sym 117334 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 117336 basesoc_picorv327[16]
.sym 117337 $abc$36456$n6749
.sym 117338 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 117340 basesoc_picorv327[17]
.sym 117341 $abc$36456$n6751
.sym 117342 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 117344 basesoc_picorv327[18]
.sym 117345 $abc$36456$n6753
.sym 117346 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 117348 basesoc_picorv327[19]
.sym 117349 $abc$36456$n6755
.sym 117350 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 117352 basesoc_picorv327[20]
.sym 117353 $abc$36456$n6757
.sym 117354 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 117356 basesoc_picorv327[21]
.sym 117357 $abc$36456$n6759
.sym 117358 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 117360 basesoc_picorv327[22]
.sym 117361 $abc$36456$n6761
.sym 117362 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 117364 basesoc_picorv327[23]
.sym 117365 $abc$36456$n6763
.sym 117366 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 117368 basesoc_picorv327[24]
.sym 117369 $abc$36456$n6765
.sym 117370 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 117372 basesoc_picorv327[25]
.sym 117373 $abc$36456$n6767
.sym 117374 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 117376 basesoc_picorv327[26]
.sym 117377 $abc$36456$n6769
.sym 117378 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 117380 basesoc_picorv327[27]
.sym 117381 $abc$36456$n6771
.sym 117382 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 117384 basesoc_picorv327[28]
.sym 117385 $abc$36456$n6773
.sym 117386 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 117388 basesoc_picorv327[29]
.sym 117389 $abc$36456$n6775
.sym 117390 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 117392 basesoc_picorv327[30]
.sym 117393 $abc$36456$n6777
.sym 117394 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 117396 basesoc_picorv327[31]
.sym 117397 $abc$36456$n6779
.sym 117398 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 117399 basesoc_picorv328[27]
.sym 117403 basesoc_picorv328[26]
.sym 117407 basesoc_picorv328[24]
.sym 117411 basesoc_picorv327[7]
.sym 117412 basesoc_picorv323[7]
.sym 117413 $abc$36456$n3187
.sym 117414 $abc$36456$n3192
.sym 117415 picorv32.mem_rdata_latched[24]
.sym 117419 basesoc_picorv327[1]
.sym 117420 basesoc_picorv323[1]
.sym 117421 basesoc_picorv327[4]
.sym 117422 basesoc_picorv323[4]
.sym 117423 $abc$36456$n3188
.sym 117424 $abc$36456$n3189
.sym 117425 $abc$36456$n3190
.sym 117426 $abc$36456$n3191
.sym 117427 basesoc_picorv327[25]
.sym 117428 basesoc_picorv328[25]
.sym 117429 basesoc_picorv327[26]
.sym 117430 basesoc_picorv328[26]
.sym 117431 picorv32.instr_auipc
.sym 117432 picorv32.instr_lui
.sym 117433 picorv32.mem_rdata_q[16]
.sym 117434 $abc$36456$n3126_1
.sym 117435 $abc$36456$n3812
.sym 117436 picorv32.decoded_imm[29]
.sym 117437 picorv32.is_lui_auipc_jal
.sym 117438 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117439 $abc$36456$n3802_1
.sym 117440 picorv32.decoded_imm[24]
.sym 117441 picorv32.is_lui_auipc_jal
.sym 117442 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117443 basesoc_picorv327[16]
.sym 117444 basesoc_picorv328[16]
.sym 117445 basesoc_picorv327[31]
.sym 117446 basesoc_picorv328[31]
.sym 117447 $abc$36456$n3798
.sym 117448 picorv32.decoded_imm[22]
.sym 117449 picorv32.is_lui_auipc_jal
.sym 117450 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117451 picorv32.instr_auipc
.sym 117452 picorv32.instr_lui
.sym 117453 picorv32.mem_rdata_q[23]
.sym 117454 $abc$36456$n3126_1
.sym 117455 $abc$36456$n3804
.sym 117456 picorv32.decoded_imm[25]
.sym 117457 picorv32.is_lui_auipc_jal
.sym 117458 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117459 picorv32.instr_auipc
.sym 117460 picorv32.instr_lui
.sym 117461 picorv32.mem_rdata_q[22]
.sym 117462 $abc$36456$n3126_1
.sym 117463 $abc$36456$n4055_1
.sym 117464 picorv32.cpuregs_rs1[5]
.sym 117465 $abc$36456$n4096_1
.sym 117467 $abc$36456$n4091_1
.sym 117468 picorv32.reg_pc[5]
.sym 117469 $abc$36456$n3040
.sym 117470 $abc$36456$n4915
.sym 117471 picorv32.mem_rdata_latched[13]
.sym 117475 picorv32.mem_rdata_latched[16]
.sym 117479 $abc$36456$n4060_1
.sym 117480 basesoc_picorv327[4]
.sym 117483 $abc$36456$n5173
.sym 117484 $abc$36456$n4915
.sym 117485 $abc$36456$n4095_1
.sym 117486 $abc$36456$n4098_1
.sym 117487 picorv32.mem_rdata_q[7]
.sym 117488 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 117489 picorv32.instr_jal
.sym 117490 picorv32.decoded_imm_uj[11]
.sym 117491 $abc$36456$n4059_1
.sym 117492 basesoc_picorv327[6]
.sym 117493 $abc$36456$n4097_1
.sym 117494 $abc$36456$n3021
.sym 117495 $abc$36456$n3814
.sym 117496 picorv32.decoded_imm[30]
.sym 117497 picorv32.is_lui_auipc_jal
.sym 117498 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117499 picorv32.cpuregs_rs1[13]
.sym 117500 $abc$36456$n4055_1
.sym 117501 $abc$36456$n4147
.sym 117502 $abc$36456$n3021
.sym 117503 $abc$36456$n5173
.sym 117504 $abc$36456$n4924
.sym 117505 $abc$36456$n4152
.sym 117506 $abc$36456$n4154
.sym 117507 $abc$36456$n4091_1
.sym 117508 picorv32.reg_pc[14]
.sym 117509 $abc$36456$n3040
.sym 117510 $abc$36456$n4924
.sym 117511 $abc$36456$n3800_1
.sym 117512 picorv32.decoded_imm[23]
.sym 117513 picorv32.is_lui_auipc_jal
.sym 117514 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117515 $abc$36456$n4091_1
.sym 117516 picorv32.reg_pc[15]
.sym 117517 $abc$36456$n3040
.sym 117518 $abc$36456$n4925
.sym 117519 $abc$36456$n3794_1
.sym 117520 picorv32.decoded_imm[20]
.sym 117521 picorv32.is_lui_auipc_jal
.sym 117522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 117523 $abc$36456$n5173
.sym 117524 $abc$36456$n4923
.sym 117525 $abc$36456$n4146
.sym 117526 $abc$36456$n4148
.sym 117527 $abc$36456$n4060_1
.sym 117528 basesoc_picorv327[15]
.sym 117529 $abc$36456$n4059_1
.sym 117530 basesoc_picorv327[17]
.sym 117531 $abc$36456$n4060_1
.sym 117532 basesoc_picorv327[19]
.sym 117533 $abc$36456$n4059_1
.sym 117534 basesoc_picorv327[21]
.sym 117535 picorv32.mem_rdata_latched[15]
.sym 117539 $abc$36456$n4091_1
.sym 117540 picorv32.reg_pc[13]
.sym 117541 $abc$36456$n3040
.sym 117542 $abc$36456$n4923
.sym 117543 picorv32.mem_rdata_latched[31]
.sym 117547 picorv32.mem_rdata_latched[21]
.sym 117551 $abc$36456$n5173
.sym 117552 $abc$36456$n4927
.sym 117553 $abc$36456$n4170
.sym 117554 $abc$36456$n4173
.sym 117555 $abc$36456$n3040
.sym 117556 $abc$36456$n5173
.sym 117557 $abc$36456$n4931
.sym 117558 $abc$36456$n4198
.sym 117559 $abc$36456$n5173
.sym 117560 $abc$36456$n4926
.sym 117561 $abc$36456$n4164
.sym 117562 $abc$36456$n4166
.sym 117563 $abc$36456$n4091_1
.sym 117564 picorv32.reg_pc[26]
.sym 117565 $abc$36456$n3040
.sym 117566 $abc$36456$n4936
.sym 117567 picorv32.decoded_imm_uj[16]
.sym 117568 picorv32.instr_jal
.sym 117569 $abc$36456$n3124_1
.sym 117570 $abc$36456$n3134_1
.sym 117571 $abc$36456$n4091_1
.sym 117572 picorv32.reg_pc[16]
.sym 117573 $abc$36456$n3040
.sym 117574 $abc$36456$n4926
.sym 117575 $abc$36456$n5173
.sym 117576 $abc$36456$n4939
.sym 117577 $abc$36456$n4247_1
.sym 117578 $abc$36456$n4249
.sym 117579 picorv32.cpuregs_rs1[16]
.sym 117580 $abc$36456$n4055_1
.sym 117581 $abc$36456$n4165
.sym 117582 $abc$36456$n3021
.sym 117583 picorv32.decoded_imm_uj[22]
.sym 117584 picorv32.instr_jal
.sym 117585 $abc$36456$n3124_1
.sym 117586 $abc$36456$n3146_1
.sym 117587 $abc$36456$n4091_1
.sym 117588 picorv32.reg_pc[29]
.sym 117589 $abc$36456$n3040
.sym 117590 $abc$36456$n4939
.sym 117591 picorv32.instr_auipc
.sym 117592 picorv32.instr_lui
.sym 117593 picorv32.mem_rdata_q[24]
.sym 117594 $abc$36456$n3126_1
.sym 117595 $abc$36456$n4060_1
.sym 117596 basesoc_picorv327[26]
.sym 117597 $abc$36456$n4059_1
.sym 117598 basesoc_picorv327[28]
.sym 117599 picorv32.decoded_imm_uj[23]
.sym 117600 picorv32.instr_jal
.sym 117601 $abc$36456$n3124_1
.sym 117602 $abc$36456$n3148
.sym 117603 $abc$36456$n4091_1
.sym 117604 picorv32.reg_pc[24]
.sym 117605 picorv32.cpuregs_rs1[24]
.sym 117606 $abc$36456$n4055_1
.sym 117607 picorv32.decoded_imm_uj[24]
.sym 117608 picorv32.instr_jal
.sym 117609 $abc$36456$n3124_1
.sym 117610 $abc$36456$n3150
.sym 117611 picorv32.cpuregs_rs1[29]
.sym 117612 $abc$36456$n4055_1
.sym 117613 $abc$36456$n4248_1
.sym 117614 $abc$36456$n3021
.sym 117615 $abc$36456$n4055_1
.sym 117616 picorv32.cpuregs_rs1[31]
.sym 117617 $abc$36456$n4262_1
.sym 117618 $abc$36456$n4259_1
.sym 117619 $abc$36456$n4060_1
.sym 117620 basesoc_picorv327[28]
.sym 117621 $abc$36456$n4059_1
.sym 117622 basesoc_picorv327[30]
.sym 117624 $abc$36456$n5806
.sym 117625 picorv32.decoded_imm_uj[1]
.sym 117628 $abc$36456$n5189
.sym 117629 picorv32.decoded_imm_uj[2]
.sym 117630 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 117632 $abc$36456$n5192
.sym 117633 picorv32.decoded_imm_uj[3]
.sym 117634 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 117636 $abc$36456$n5195
.sym 117637 picorv32.decoded_imm_uj[4]
.sym 117638 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 117640 $abc$36456$n5198
.sym 117641 picorv32.decoded_imm_uj[5]
.sym 117642 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 117644 $abc$36456$n5201
.sym 117645 picorv32.decoded_imm_uj[6]
.sym 117646 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 117648 $abc$36456$n5204
.sym 117649 picorv32.decoded_imm_uj[7]
.sym 117650 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 117652 $abc$36456$n5207
.sym 117653 picorv32.decoded_imm_uj[8]
.sym 117654 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 117656 $abc$36456$n5210
.sym 117657 picorv32.decoded_imm_uj[9]
.sym 117658 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 117660 $abc$36456$n5213
.sym 117661 picorv32.decoded_imm_uj[10]
.sym 117662 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 117664 $abc$36456$n5216
.sym 117665 picorv32.decoded_imm_uj[11]
.sym 117666 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 117668 $abc$36456$n5219
.sym 117669 picorv32.decoded_imm_uj[12]
.sym 117670 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 117672 $abc$36456$n5222
.sym 117673 picorv32.decoded_imm_uj[13]
.sym 117674 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 117676 $abc$36456$n5225
.sym 117677 picorv32.decoded_imm_uj[14]
.sym 117678 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 117680 $abc$36456$n5228
.sym 117681 picorv32.decoded_imm_uj[15]
.sym 117682 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 117684 $abc$36456$n5231
.sym 117685 picorv32.decoded_imm_uj[16]
.sym 117686 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 117688 $abc$36456$n5234
.sym 117689 picorv32.decoded_imm_uj[17]
.sym 117690 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 117692 $abc$36456$n5237
.sym 117693 picorv32.decoded_imm_uj[18]
.sym 117694 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 117696 $abc$36456$n5240
.sym 117697 picorv32.decoded_imm_uj[19]
.sym 117698 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 117700 $abc$36456$n5243
.sym 117701 picorv32.decoded_imm_uj[20]
.sym 117702 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 117704 $abc$36456$n5246
.sym 117705 picorv32.decoded_imm_uj[21]
.sym 117706 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 117708 $abc$36456$n5249
.sym 117709 picorv32.decoded_imm_uj[22]
.sym 117710 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 117712 $abc$36456$n5252
.sym 117713 picorv32.decoded_imm_uj[23]
.sym 117714 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 117716 $abc$36456$n5255
.sym 117717 picorv32.decoded_imm_uj[24]
.sym 117718 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 117720 $abc$36456$n5258
.sym 117721 picorv32.decoded_imm_uj[25]
.sym 117722 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 117724 $abc$36456$n5261
.sym 117725 picorv32.decoded_imm_uj[26]
.sym 117726 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 117728 $abc$36456$n5264
.sym 117729 picorv32.decoded_imm_uj[27]
.sym 117730 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 117732 $abc$36456$n5267
.sym 117733 picorv32.decoded_imm_uj[28]
.sym 117734 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 117736 $abc$36456$n5270
.sym 117737 picorv32.decoded_imm_uj[29]
.sym 117738 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 117740 $abc$36456$n5273
.sym 117741 picorv32.decoded_imm_uj[30]
.sym 117742 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 117744 $abc$36456$n5276
.sym 117745 picorv32.decoded_imm_uj[31]
.sym 117746 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 117747 $abc$36456$n3876_1
.sym 117748 $abc$36456$n5415
.sym 117749 $abc$36456$n3870_1
.sym 117750 $abc$36456$n5355
.sym 117759 $abc$36456$n3876_1
.sym 117760 $abc$36456$n5422
.sym 117761 $abc$36456$n3870_1
.sym 117762 $abc$36456$n5362
.sym 117763 $abc$36456$n3876_1
.sym 117764 $abc$36456$n5424
.sym 117765 $abc$36456$n3870_1
.sym 117766 $abc$36456$n5364
.sym 117784 basesoc_ctrl_bus_errors[0]
.sym 117789 basesoc_ctrl_bus_errors[1]
.sym 117793 basesoc_ctrl_bus_errors[2]
.sym 117794 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 117797 basesoc_ctrl_bus_errors[3]
.sym 117798 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 117801 basesoc_ctrl_bus_errors[4]
.sym 117802 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 117805 basesoc_ctrl_bus_errors[5]
.sym 117806 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 117809 basesoc_ctrl_bus_errors[6]
.sym 117810 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 117813 basesoc_ctrl_bus_errors[7]
.sym 117814 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 117817 basesoc_ctrl_bus_errors[8]
.sym 117818 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 117821 basesoc_ctrl_bus_errors[9]
.sym 117822 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 117825 basesoc_ctrl_bus_errors[10]
.sym 117826 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 117829 basesoc_ctrl_bus_errors[11]
.sym 117830 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 117833 basesoc_ctrl_bus_errors[12]
.sym 117834 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 117837 basesoc_ctrl_bus_errors[13]
.sym 117838 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 117841 basesoc_ctrl_bus_errors[14]
.sym 117842 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 117845 basesoc_ctrl_bus_errors[15]
.sym 117846 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 117849 basesoc_ctrl_bus_errors[16]
.sym 117850 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 117853 basesoc_ctrl_bus_errors[17]
.sym 117854 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 117857 basesoc_ctrl_bus_errors[18]
.sym 117858 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 117861 basesoc_ctrl_bus_errors[19]
.sym 117862 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 117865 basesoc_ctrl_bus_errors[20]
.sym 117866 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 117869 basesoc_ctrl_bus_errors[21]
.sym 117870 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 117873 basesoc_ctrl_bus_errors[22]
.sym 117874 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 117877 basesoc_ctrl_bus_errors[23]
.sym 117878 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 117881 basesoc_ctrl_bus_errors[24]
.sym 117882 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 117885 basesoc_ctrl_bus_errors[25]
.sym 117886 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 117889 basesoc_ctrl_bus_errors[26]
.sym 117890 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 117893 basesoc_ctrl_bus_errors[27]
.sym 117894 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 117897 basesoc_ctrl_bus_errors[28]
.sym 117898 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 117901 basesoc_ctrl_bus_errors[29]
.sym 117902 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 117905 basesoc_ctrl_bus_errors[30]
.sym 117906 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 117909 basesoc_ctrl_bus_errors[31]
.sym 117910 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 117911 $abc$36456$n104
.sym 117912 $abc$36456$n3224
.sym 117913 $abc$36456$n5054_1
.sym 117923 $abc$36456$n13
.sym 117927 $abc$36456$n118
.sym 117928 $abc$36456$n3230
.sym 117929 $abc$36456$n5055
.sym 117931 $abc$36456$n11
.sym 117935 $abc$36456$n3314
.sym 117936 basesoc_ctrl_bus_errors[14]
.sym 117937 $abc$36456$n110
.sym 117938 $abc$36456$n3224
.sym 117939 user_btn_n
.sym 117943 $abc$36456$n3397_1
.sym 117944 $abc$36456$n6366
.sym 117947 $abc$36456$n3397_1
.sym 117948 $abc$36456$n6358
.sym 117951 $abc$36456$n3397_1
.sym 117952 $abc$36456$n6362
.sym 117955 $abc$36456$n3397_1
.sym 117956 $abc$36456$n6356
.sym 117971 $abc$36456$n3397_1
.sym 117972 $abc$36456$n6364
.sym 117976 spiflash_counter[0]
.sym 117981 spiflash_counter[1]
.sym 117985 spiflash_counter[2]
.sym 117986 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 117989 spiflash_counter[3]
.sym 117990 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 117993 spiflash_counter[4]
.sym 117994 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 117997 spiflash_counter[5]
.sym 117998 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 118001 spiflash_counter[6]
.sym 118002 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 118005 spiflash_counter[7]
.sym 118006 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 118007 spiflash_counter[2]
.sym 118008 spiflash_counter[3]
.sym 118009 $abc$36456$n3381
.sym 118010 spiflash_counter[1]
.sym 118011 spiflash_counter[6]
.sym 118012 spiflash_counter[7]
.sym 118015 spiflash_counter[5]
.sym 118016 $abc$36456$n3388
.sym 118017 $abc$36456$n2827_1
.sym 118018 spiflash_counter[4]
.sym 118019 $abc$36456$n3387
.sym 118020 spiflash_counter[1]
.sym 118023 sys_rst
.sym 118024 spiflash_counter[0]
.sym 118025 $abc$36456$n3397_1
.sym 118026 $abc$36456$n2988
.sym 118027 spiflash_counter[5]
.sym 118028 spiflash_counter[4]
.sym 118029 $abc$36456$n2827_1
.sym 118030 $abc$36456$n3388
.sym 118031 spiflash_counter[1]
.sym 118032 spiflash_counter[2]
.sym 118033 spiflash_counter[3]
.sym 118035 spiflash_counter[5]
.sym 118036 spiflash_counter[6]
.sym 118037 spiflash_counter[4]
.sym 118038 spiflash_counter[7]
.sym 118047 $abc$36456$n2829
.sym 118048 $abc$36456$n2827_1
.sym 118049 sys_rst
.sym 118051 spiflash_counter[0]
.sym 118052 $abc$36456$n2828
.sym 118055 $abc$36456$n2829
.sym 118056 spiflash_counter[0]
.sym 118059 array_muxed0[1]
.sym 118063 $abc$36456$n3381
.sym 118064 $abc$36456$n2828
.sym 118071 $abc$36456$n3387
.sym 118072 $abc$36456$n3389
.sym 118073 $abc$36456$n2841_1
.sym 118075 $abc$36456$n2841_1
.sym 118076 $abc$36456$n3389
.sym 118077 sys_rst
.sym 118078 $abc$36456$n3387
.sym 118079 slave_sel[1]
.sym 118080 spiflash_i
.sym 118083 $abc$36456$n3397
.sym 118087 $abc$36456$n57
.sym 118088 $abc$36456$n3397
.sym 118099 $abc$36456$n3386
.sym 118100 $abc$36456$n57
.sym 118107 $abc$36456$n5106
.sym 118108 basesoc_counter[1]
.sym 118109 basesoc_counter[0]
.sym 118111 spram_bus_ack
.sym 118112 $abc$36456$n5287
.sym 118123 slave_sel[1]
.sym 118127 $abc$36456$n5106
.sym 118128 $abc$36456$n5287
.sym 118131 $abc$36456$n2841_1
.sym 118132 slave_sel[2]
.sym 118135 slave_sel[0]
.sym 118136 $abc$36456$n2841_1
.sym 118137 $abc$36456$n2733
.sym 118138 basesoc_counter[0]
.sym 118155 basesoc_counter[0]
.sym 118159 $abc$36456$n5456
.sym 118160 $abc$36456$n5457
.sym 118161 picorv32.instr_sub
.sym 118162 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118163 basesoc_counter[1]
.sym 118164 basesoc_counter[0]
.sym 118175 $abc$36456$n4406_1
.sym 118176 $abc$36456$n4405
.sym 118177 basesoc_picorv327[19]
.sym 118178 basesoc_picorv328[19]
.sym 118179 basesoc_picorv327[15]
.sym 118180 $abc$36456$n4029_1
.sym 118181 $abc$36456$n3894
.sym 118183 $abc$36456$n4404_1
.sym 118184 basesoc_picorv327[19]
.sym 118185 basesoc_picorv328[19]
.sym 118186 $abc$36456$n4632_1
.sym 118191 $abc$36456$n5468
.sym 118192 $abc$36456$n5469
.sym 118193 picorv32.instr_sub
.sym 118194 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118199 basesoc_picorv327[13]
.sym 118200 basesoc_picorv327[12]
.sym 118201 basesoc_picorv323[0]
.sym 118203 basesoc_picorv327[15]
.sym 118204 basesoc_picorv328[15]
.sym 118207 basesoc_picorv327[3]
.sym 118208 basesoc_picorv323[3]
.sym 118215 basesoc_picorv327[13]
.sym 118216 basesoc_picorv328[13]
.sym 118217 $abc$36456$n3182
.sym 118218 $abc$36456$n3185
.sym 118219 $abc$36456$n5438
.sym 118220 $abc$36456$n5439
.sym 118221 picorv32.instr_sub
.sym 118222 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118223 $abc$36456$n3183
.sym 118224 $abc$36456$n3184
.sym 118225 basesoc_picorv327[12]
.sym 118226 basesoc_picorv328[12]
.sym 118227 $abc$36456$n4406_1
.sym 118228 $abc$36456$n4405
.sym 118229 basesoc_picorv327[31]
.sym 118230 basesoc_picorv328[31]
.sym 118231 $abc$36456$n4404_1
.sym 118232 basesoc_picorv327[21]
.sym 118233 basesoc_picorv328[21]
.sym 118234 $abc$36456$n4642
.sym 118235 $abc$36456$n4406_1
.sym 118236 $abc$36456$n4405
.sym 118237 basesoc_picorv327[21]
.sym 118238 basesoc_picorv328[21]
.sym 118239 basesoc_picorv328[11]
.sym 118247 $abc$36456$n5453
.sym 118248 $abc$36456$n5454
.sym 118249 picorv32.instr_sub
.sym 118250 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118251 basesoc_picorv323[3]
.sym 118255 basesoc_picorv323[0]
.sym 118259 basesoc_picorv323[4]
.sym 118263 $abc$36456$n5459
.sym 118264 $abc$36456$n5460
.sym 118265 picorv32.instr_sub
.sym 118266 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118267 basesoc_picorv328[15]
.sym 118271 basesoc_picorv328[9]
.sym 118275 basesoc_picorv327[29]
.sym 118276 basesoc_picorv327[28]
.sym 118277 basesoc_picorv323[0]
.sym 118279 $abc$36456$n4404_1
.sym 118280 basesoc_picorv327[20]
.sym 118281 basesoc_picorv328[20]
.sym 118282 $abc$36456$n4638
.sym 118283 basesoc_picorv328[10]
.sym 118287 $abc$36456$n5462
.sym 118288 $abc$36456$n5463
.sym 118289 picorv32.instr_sub
.sym 118290 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118291 $abc$36456$n5489
.sym 118292 $abc$36456$n5490
.sym 118293 picorv32.instr_sub
.sym 118294 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118295 $abc$36456$n5495
.sym 118296 $abc$36456$n5496
.sym 118297 picorv32.instr_sub
.sym 118298 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118299 basesoc_picorv328[16]
.sym 118303 basesoc_picorv328[22]
.sym 118307 basesoc_picorv328[17]
.sym 118311 basesoc_picorv328[18]
.sym 118315 basesoc_picorv328[20]
.sym 118319 $abc$36456$n5498
.sym 118320 $abc$36456$n5499
.sym 118321 picorv32.instr_sub
.sym 118322 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118323 basesoc_picorv328[23]
.sym 118327 $abc$36456$n5501
.sym 118328 $abc$36456$n5502
.sym 118329 picorv32.instr_sub
.sym 118330 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118331 basesoc_picorv328[25]
.sym 118335 basesoc_picorv323[4]
.sym 118336 $abc$36456$n4599
.sym 118337 $abc$36456$n4615
.sym 118339 $abc$36456$n4678
.sym 118340 $abc$36456$n4681
.sym 118341 $abc$36456$n4679
.sym 118343 $abc$36456$n4404_1
.sym 118344 $abc$36456$n3195
.sym 118345 $abc$36456$n4656
.sym 118346 $abc$36456$n4655_1
.sym 118347 $abc$36456$n4404_1
.sym 118348 $abc$36456$n3201
.sym 118349 $abc$36456$n4647_1
.sym 118350 $abc$36456$n4646_1
.sym 118351 $abc$36456$n5516
.sym 118352 $abc$36456$n5517
.sym 118353 picorv32.instr_sub
.sym 118354 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118355 $abc$36456$n4406_1
.sym 118356 $abc$36456$n4405
.sym 118357 basesoc_picorv327[24]
.sym 118358 basesoc_picorv328[24]
.sym 118359 basesoc_picorv327[22]
.sym 118360 basesoc_picorv328[22]
.sym 118363 basesoc_picorv327[24]
.sym 118364 basesoc_picorv328[24]
.sym 118367 basesoc_picorv327[10]
.sym 118368 basesoc_picorv328[10]
.sym 118369 basesoc_picorv327[20]
.sym 118370 basesoc_picorv328[20]
.sym 118371 $abc$36456$n3201
.sym 118372 basesoc_picorv327[21]
.sym 118373 basesoc_picorv328[21]
.sym 118374 $abc$36456$n3202
.sym 118375 $abc$36456$n3194
.sym 118376 $abc$36456$n3197
.sym 118377 $abc$36456$n3200
.sym 118378 $abc$36456$n3203
.sym 118379 picorv32.mem_rdata_q[13]
.sym 118380 $abc$36456$n3444
.sym 118381 $abc$36456$n2879
.sym 118383 basesoc_picorv327[18]
.sym 118384 basesoc_picorv328[18]
.sym 118385 basesoc_picorv327[29]
.sym 118386 basesoc_picorv328[29]
.sym 118387 $abc$36456$n3195
.sym 118388 basesoc_picorv327[27]
.sym 118389 basesoc_picorv328[27]
.sym 118390 $abc$36456$n3196
.sym 118395 $abc$36456$n3034_1
.sym 118396 $abc$36456$n4069_1
.sym 118397 basesoc_picorv327[6]
.sym 118398 $abc$36456$n5441_1
.sym 118399 picorv32.mem_rdata_q[21]
.sym 118400 $abc$36456$n2862
.sym 118401 $abc$36456$n3106_1
.sym 118403 picorv32.is_sb_sh_sw
.sym 118404 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118405 picorv32.mem_rdata_q[31]
.sym 118407 $abc$36456$n3034_1
.sym 118408 $abc$36456$n4069_1
.sym 118409 basesoc_picorv327[29]
.sym 118410 $abc$36456$n5490_1
.sym 118411 $abc$36456$n3034_1
.sym 118412 $abc$36456$n4069_1
.sym 118413 basesoc_picorv327[1]
.sym 118414 $abc$36456$n5431
.sym 118415 $abc$36456$n3034_1
.sym 118416 $abc$36456$n4069_1
.sym 118417 basesoc_picorv327[3]
.sym 118418 $abc$36456$n5435_1
.sym 118419 $abc$36456$n3034_1
.sym 118420 $abc$36456$n4069_1
.sym 118421 basesoc_picorv327[11]
.sym 118422 $abc$36456$n5451_1
.sym 118423 picorv32.is_sb_sh_sw
.sym 118424 $abc$36456$n2862
.sym 118425 picorv32.mem_rdata_q[31]
.sym 118426 $abc$36456$n3122
.sym 118427 $abc$36456$n4059_1
.sym 118428 basesoc_picorv327[2]
.sym 118429 $abc$36456$n4067_1
.sym 118430 $abc$36456$n3021
.sym 118431 $abc$36456$n4060_1
.sym 118432 basesoc_picorv327[14]
.sym 118433 $abc$36456$n4059_1
.sym 118434 basesoc_picorv327[16]
.sym 118435 picorv32.cpuregs_rs1[15]
.sym 118436 $abc$36456$n4055_1
.sym 118437 $abc$36456$n4159
.sym 118438 $abc$36456$n3021
.sym 118439 $abc$36456$n4060_1
.sym 118440 basesoc_picorv327[0]
.sym 118443 $abc$36456$n4055_1
.sym 118444 picorv32.cpuregs_rs1[1]
.sym 118445 $abc$36456$n4066_1
.sym 118447 picorv32.instr_jal
.sym 118448 picorv32.decoded_imm_uj[7]
.sym 118449 $abc$36456$n2861
.sym 118450 picorv32.mem_rdata_q[27]
.sym 118451 $abc$36456$n3040
.sym 118452 $abc$36456$n5173
.sym 118453 $abc$36456$n4911
.sym 118454 $abc$36456$n4065_1
.sym 118455 $abc$36456$n3034_1
.sym 118456 $abc$36456$n4069_1
.sym 118457 basesoc_picorv327[17]
.sym 118458 $abc$36456$n5463_1
.sym 118459 $abc$36456$n2862
.sym 118460 picorv32.mem_rdata_q[31]
.sym 118463 $abc$36456$n5173
.sym 118464 $abc$36456$n4925
.sym 118465 $abc$36456$n4158
.sym 118466 $abc$36456$n4160
.sym 118467 $abc$36456$n3034_1
.sym 118468 $abc$36456$n4069_1
.sym 118469 basesoc_picorv327[13]
.sym 118470 $abc$36456$n5455
.sym 118471 $abc$36456$n4060_1
.sym 118472 basesoc_picorv327[12]
.sym 118473 $abc$36456$n4059_1
.sym 118474 basesoc_picorv327[14]
.sym 118475 $abc$36456$n3034_1
.sym 118476 $abc$36456$n4069_1
.sym 118477 basesoc_picorv327[18]
.sym 118478 $abc$36456$n5465_1
.sym 118479 $abc$36456$n3034_1
.sym 118480 $abc$36456$n4069_1
.sym 118481 basesoc_picorv327[14]
.sym 118482 $abc$36456$n5457_1
.sym 118483 $abc$36456$n3034_1
.sym 118484 $abc$36456$n4069_1
.sym 118485 basesoc_picorv327[15]
.sym 118486 $abc$36456$n5459_1
.sym 118487 picorv32.instr_jal
.sym 118488 picorv32.decoded_imm_uj[1]
.sym 118489 $abc$36456$n3105
.sym 118491 picorv32.instr_jal
.sym 118492 picorv32.decoded_imm_uj[6]
.sym 118493 $abc$36456$n2861
.sym 118494 picorv32.mem_rdata_q[26]
.sym 118495 picorv32.instr_jal
.sym 118496 picorv32.decoded_imm_uj[8]
.sym 118497 $abc$36456$n2861
.sym 118498 picorv32.mem_rdata_q[28]
.sym 118499 picorv32.instr_auipc
.sym 118500 picorv32.instr_lui
.sym 118501 picorv32.mem_rdata_q[25]
.sym 118502 $abc$36456$n3126_1
.sym 118503 picorv32.instr_jal
.sym 118504 picorv32.decoded_imm_uj[5]
.sym 118505 $abc$36456$n2861
.sym 118506 picorv32.mem_rdata_q[25]
.sym 118507 picorv32.instr_auipc
.sym 118508 picorv32.instr_lui
.sym 118509 picorv32.mem_rdata_q[26]
.sym 118510 $abc$36456$n3126_1
.sym 118511 picorv32.decoded_imm_uj[13]
.sym 118512 picorv32.instr_jal
.sym 118513 $abc$36456$n3124_1
.sym 118514 $abc$36456$n3128
.sym 118515 picorv32.instr_auipc
.sym 118516 picorv32.instr_lui
.sym 118517 picorv32.mem_rdata_q[13]
.sym 118518 $abc$36456$n3126_1
.sym 118519 picorv32.decoded_imm_uj[25]
.sym 118520 picorv32.instr_jal
.sym 118521 $abc$36456$n3124_1
.sym 118522 $abc$36456$n3152
.sym 118523 picorv32.decoded_imm_uj[30]
.sym 118524 picorv32.instr_jal
.sym 118525 $abc$36456$n3124_1
.sym 118526 $abc$36456$n3162_1
.sym 118527 picorv32.instr_auipc
.sym 118528 picorv32.instr_lui
.sym 118529 $abc$36456$n2861
.sym 118530 picorv32.mem_rdata_q[31]
.sym 118531 picorv32.decoded_imm_uj[12]
.sym 118532 picorv32.instr_jal
.sym 118533 $abc$36456$n3124_1
.sym 118534 $abc$36456$n3125
.sym 118535 picorv32.instr_jal
.sym 118536 picorv32.decoded_imm_uj[9]
.sym 118537 $abc$36456$n2861
.sym 118538 picorv32.mem_rdata_q[29]
.sym 118539 $abc$36456$n3040
.sym 118540 $abc$36456$n5173
.sym 118541 $abc$36456$n4941
.sym 118542 $abc$36456$n4258
.sym 118543 picorv32.instr_jal
.sym 118544 picorv32.decoded_imm_uj[10]
.sym 118545 $abc$36456$n2861
.sym 118546 picorv32.mem_rdata_q[30]
.sym 118547 $abc$36456$n5173
.sym 118548 $abc$36456$n4936
.sym 118549 $abc$36456$n4229_1
.sym 118550 $abc$36456$n4231
.sym 118551 $abc$36456$n232
.sym 118552 $abc$36456$n3034
.sym 118555 picorv32.decoded_imm_uj[14]
.sym 118556 picorv32.instr_jal
.sym 118557 $abc$36456$n3124_1
.sym 118558 $abc$36456$n3130
.sym 118559 picorv32.decoded_imm_uj[21]
.sym 118560 picorv32.instr_jal
.sym 118561 $abc$36456$n3124_1
.sym 118562 $abc$36456$n3144_1
.sym 118563 picorv32.instr_auipc
.sym 118564 picorv32.instr_lui
.sym 118565 picorv32.mem_rdata_q[27]
.sym 118566 $abc$36456$n3126_1
.sym 118567 $abc$36456$n4060_1
.sym 118568 basesoc_picorv327[25]
.sym 118569 $abc$36456$n4059_1
.sym 118570 basesoc_picorv327[27]
.sym 118571 picorv32.cpuregs_rs1[26]
.sym 118572 $abc$36456$n4055_1
.sym 118573 $abc$36456$n4230_1
.sym 118574 $abc$36456$n3021
.sym 118575 picorv32.decoded_imm_uj[20]
.sym 118576 picorv32.instr_jal
.sym 118577 $abc$36456$n3124_1
.sym 118578 $abc$36456$n3142
.sym 118579 picorv32.instr_auipc
.sym 118580 picorv32.instr_lui
.sym 118581 picorv32.mem_rdata_q[29]
.sym 118582 $abc$36456$n3126_1
.sym 118583 picorv32.decoded_imm_uj[29]
.sym 118584 picorv32.instr_jal
.sym 118585 $abc$36456$n3124_1
.sym 118586 $abc$36456$n3160
.sym 118587 picorv32.instr_jal
.sym 118588 picorv32.decoded_imm_uj[31]
.sym 118589 $abc$36456$n3164
.sym 118591 picorv32.decoded_imm_uj[27]
.sym 118592 picorv32.instr_jal
.sym 118593 $abc$36456$n3124_1
.sym 118594 $abc$36456$n3156
.sym 118595 picorv32.decoded_imm_uj[28]
.sym 118596 picorv32.instr_jal
.sym 118597 $abc$36456$n3124_1
.sym 118598 $abc$36456$n3158
.sym 118599 picorv32.latched_branch
.sym 118600 picorv32.latched_store
.sym 118603 picorv32.decoded_imm_uj[26]
.sym 118604 picorv32.instr_jal
.sym 118605 $abc$36456$n3124_1
.sym 118606 $abc$36456$n3154
.sym 118607 picorv32.irq_state[0]
.sym 118608 picorv32.latched_store
.sym 118609 picorv32.latched_branch
.sym 118611 picorv32.latched_branch
.sym 118612 picorv32.latched_store
.sym 118615 $abc$36456$n5192
.sym 118616 $abc$36456$n3868_1
.sym 118617 $abc$36456$n3869_1
.sym 118618 $abc$36456$n3867_1
.sym 118619 picorv32.decoder_trigger
.sym 118620 $abc$36456$n3079
.sym 118621 $abc$36456$n3819
.sym 118623 $abc$36456$n3044_1
.sym 118624 $abc$36456$n3870_1
.sym 118625 $abc$36456$n5192
.sym 118626 $abc$36456$n5189
.sym 118627 $abc$36456$n5398
.sym 118628 picorv32.instr_jal
.sym 118629 picorv32.decoder_trigger
.sym 118630 $abc$36456$n3079
.sym 118635 $abc$36456$n3044_1
.sym 118636 picorv32.cpu_state[0]
.sym 118639 $abc$36456$n3862_1
.sym 118640 $abc$36456$n3863_1
.sym 118641 $abc$36456$n3819
.sym 118642 $abc$36456$n5189
.sym 118643 picorv32.instr_jal
.sym 118644 $abc$36456$n5398
.sym 118645 picorv32.decoder_trigger
.sym 118646 $abc$36456$n3079
.sym 118647 $abc$36456$n3876_1
.sym 118648 $abc$36456$n5413
.sym 118649 $abc$36456$n3870_1
.sym 118650 $abc$36456$n5353
.sym 118651 picorv32.irq_state[0]
.sym 118652 picorv32.reg_next_pc[17]
.sym 118653 $abc$36456$n3926_1
.sym 118654 $abc$36456$n2866
.sym 118655 $abc$36456$n3860_1
.sym 118656 picorv32.reg_next_pc[24]
.sym 118657 $abc$36456$n3954_1
.sym 118659 $abc$36456$n5255
.sym 118663 $abc$36456$n3928_1
.sym 118664 $abc$36456$n5234
.sym 118665 $abc$36456$n3868_1
.sym 118667 $abc$36456$n3876_1
.sym 118668 $abc$36456$n5420
.sym 118669 $abc$36456$n3870_1
.sym 118670 $abc$36456$n5360
.sym 118671 picorv32.reg_next_pc[17]
.sym 118672 $abc$36456$n3926_1
.sym 118673 picorv32.irq_state[0]
.sym 118674 $abc$36456$n3858
.sym 118675 $abc$36456$n3956_1
.sym 118676 $abc$36456$n5255
.sym 118677 $abc$36456$n3868_1
.sym 118679 picorv32.mem_rdata_latched[31]
.sym 118687 picorv32.mem_rdata_latched[31]
.sym 118691 picorv32.mem_rdata_latched[31]
.sym 118695 picorv32.mem_rdata_latched[31]
.sym 118699 picorv32.mem_rdata_latched[31]
.sym 118703 picorv32.mem_rdata_latched[31]
.sym 118707 picorv32.mem_rdata_latched[31]
.sym 118743 array_muxed0[14]
.sym 118744 array_muxed1[16]
.sym 118775 basesoc_ctrl_bus_errors[4]
.sym 118776 basesoc_ctrl_bus_errors[5]
.sym 118777 basesoc_ctrl_bus_errors[6]
.sym 118778 basesoc_ctrl_bus_errors[7]
.sym 118779 sys_rst
.sym 118780 basesoc_dat_w[4]
.sym 118787 basesoc_dat_w[2]
.sym 118791 basesoc_ctrl_reset_reset_r
.sym 118795 $abc$36456$n3314
.sym 118796 basesoc_ctrl_bus_errors[12]
.sym 118797 $abc$36456$n3324
.sym 118798 basesoc_ctrl_bus_errors[4]
.sym 118803 basesoc_ctrl_bus_errors[10]
.sym 118804 $abc$36456$n3314
.sym 118805 $abc$36456$n3222
.sym 118806 basesoc_ctrl_storage[2]
.sym 118835 basesoc_dat_w[1]
.sym 118843 $abc$36456$n5
.sym 118855 $abc$36456$n9
.sym 118871 $abc$36456$n5
.sym 118891 basesoc_uart_tx_fifo_wrport_we
.sym 118927 $abc$36456$n57
.sym 118935 $abc$36456$n6352
.sym 118936 $abc$36456$n3387
.sym 118937 $abc$36456$n3398
.sym 118939 $abc$36456$n3397_1
.sym 118940 $abc$36456$n6360
.sym 118944 $PACKER_VCC_NET
.sym 118945 spiflash_counter[0]
.sym 118967 basesoc_uart_phy_rx
.sym 118968 basesoc_uart_phy_rx_busy
.sym 118969 basesoc_uart_phy_rx_r
.sym 118971 spiflash_i
.sym 118987 basesoc_uart_phy_rx
.sym 118991 $abc$36456$n3387
.sym 118992 $abc$36456$n3398
.sym 119007 spiflash_bus_dat_r[24]
.sym 119011 spiflash_miso1
.sym 119015 spiflash_bus_dat_r[24]
.sym 119016 slave_sel_r[1]
.sym 119017 $abc$36456$n2833
.sym 119018 $abc$36456$n2980
.sym 119019 sys_rst
.sym 119020 spiflash_i
.sym 119023 spiflash_bus_dat_r[25]
.sym 119031 slave_sel_r[1]
.sym 119032 spiflash_bus_dat_r[27]
.sym 119035 spiflash_bus_dat_r[31]
.sym 119036 slave_sel_r[1]
.sym 119039 spiflash_bus_dat_r[28]
.sym 119043 spiflash_bus_dat_r[27]
.sym 119047 spiflash_bus_dat_r[26]
.sym 119051 spiflash_bus_dat_r[30]
.sym 119055 $abc$36456$n2882_1
.sym 119056 $abc$36456$n2880_1
.sym 119057 $abc$36456$n2925
.sym 119058 $abc$36456$n2926
.sym 119059 spiflash_bus_dat_r[29]
.sym 119063 slave_sel_r[1]
.sym 119064 spiflash_bus_dat_r[28]
.sym 119067 basesoc_uart_phy_rx_reg[6]
.sym 119071 slave_sel_r[1]
.sym 119072 spiflash_bus_dat_r[30]
.sym 119079 basesoc_uart_phy_rx
.sym 119083 basesoc_uart_phy_rx_reg[7]
.sym 119091 $abc$36456$n2882_1
.sym 119092 $abc$36456$n2880_1
.sym 119093 $abc$36456$n2942_1
.sym 119094 $abc$36456$n2943_1
.sym 119095 $abc$36456$n2882_1
.sym 119096 $abc$36456$n2880_1
.sym 119097 $abc$36456$n2840_1
.sym 119098 $abc$36456$n2841_1
.sym 119099 sys_rst
.sym 119100 basesoc_counter[1]
.sym 119107 $abc$36456$n2833
.sym 119108 $abc$36456$n2840_1
.sym 119119 spram_bus_ack
.sym 119120 basesoc_bus_wishbone_ack
.sym 119121 spiflash_bus_ack
.sym 119123 basesoc_counter[1]
.sym 119124 basesoc_counter[0]
.sym 119127 picorv32.mem_wordsize[2]
.sym 119128 basesoc_picorv323[4]
.sym 119129 basesoc_picorv328[28]
.sym 119130 picorv32.mem_wordsize[0]
.sym 119131 picorv32.mem_rdata_latched[6]
.sym 119135 picorv32.mem_rdata_q[2]
.sym 119136 picorv32.mem_rdata_q[4]
.sym 119137 picorv32.mem_rdata_q[5]
.sym 119138 picorv32.mem_rdata_q[6]
.sym 119139 $abc$36456$n2833
.sym 119140 $abc$36456$n2890
.sym 119141 picorv32.mem_rdata_q[6]
.sym 119142 $abc$36456$n2879
.sym 119143 picorv32.mem_rdata_latched[4]
.sym 119151 $abc$36456$n2833
.sym 119152 $abc$36456$n2898
.sym 119153 picorv32.mem_rdata_q[4]
.sym 119154 $abc$36456$n2879
.sym 119163 picorv32.mem_rdata_latched[3]
.sym 119167 picorv32.mem_wordsize[0]
.sym 119168 basesoc_picorv323[2]
.sym 119169 basesoc_picorv328[10]
.sym 119170 picorv32.mem_wordsize[2]
.sym 119171 picorv32.mem_rdata_latched[1]
.sym 119179 $abc$36456$n2833
.sym 119180 $abc$36456$n2907
.sym 119181 picorv32.mem_rdata_q[1]
.sym 119182 $abc$36456$n2879
.sym 119183 $abc$36456$n2833
.sym 119184 $abc$36456$n2915
.sym 119185 picorv32.mem_rdata_q[3]
.sym 119186 $abc$36456$n2879
.sym 119187 $abc$36456$n3483_1
.sym 119188 picorv32.mem_rdata_q[0]
.sym 119189 picorv32.mem_rdata_q[1]
.sym 119190 picorv32.mem_rdata_q[3]
.sym 119191 picorv32.mem_rdata_latched[2]
.sym 119192 picorv32.mem_rdata_latched[1]
.sym 119193 picorv32.mem_rdata_latched[0]
.sym 119194 picorv32.mem_rdata_latched[3]
.sym 119195 basesoc_picorv327[6]
.sym 119199 $abc$36456$n3452_1
.sym 119200 $abc$36456$n3459
.sym 119201 picorv32.mem_rdata_latched[2]
.sym 119202 picorv32.mem_rdata_latched[3]
.sym 119207 picorv32.mem_rdata_latched[0]
.sym 119208 picorv32.mem_rdata_latched[1]
.sym 119215 picorv32.mem_rdata_latched[3]
.sym 119216 $abc$36456$n3452_1
.sym 119219 $abc$36456$n4438
.sym 119220 $abc$36456$n4439
.sym 119223 basesoc_picorv327[9]
.sym 119227 $abc$36456$n4406_1
.sym 119228 $abc$36456$n4405
.sym 119229 basesoc_picorv327[16]
.sym 119230 basesoc_picorv328[16]
.sym 119247 $abc$36456$n4404_1
.sym 119248 basesoc_picorv327[16]
.sym 119249 basesoc_picorv328[16]
.sym 119250 $abc$36456$n4617
.sym 119251 $abc$36456$n4403_1
.sym 119252 $abc$36456$n4405
.sym 119253 $abc$36456$n4406_1
.sym 119255 basesoc_picorv327[19]
.sym 119259 $abc$36456$n4406_1
.sym 119260 $abc$36456$n4405
.sym 119261 basesoc_picorv327[28]
.sym 119262 basesoc_picorv328[28]
.sym 119263 rst1
.sym 119267 $PACKER_GND_NET
.sym 119271 picorv32.is_compare
.sym 119272 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 119273 $abc$36456$n4404_1
.sym 119287 basesoc_picorv327[25]
.sym 119291 basesoc_picorv327[27]
.sym 119295 $abc$36456$n4406_1
.sym 119296 $abc$36456$n4405
.sym 119297 basesoc_picorv327[25]
.sym 119298 basesoc_picorv328[25]
.sym 119303 basesoc_picorv328[30]
.sym 119307 $abc$36456$n4406_1
.sym 119308 $abc$36456$n4405
.sym 119309 basesoc_picorv327[18]
.sym 119310 basesoc_picorv328[18]
.sym 119311 basesoc_picorv327[28]
.sym 119315 $abc$36456$n4404_1
.sym 119316 basesoc_picorv327[25]
.sym 119317 basesoc_picorv328[25]
.sym 119318 $abc$36456$n4660_1
.sym 119323 $abc$36456$n3181
.sym 119324 $abc$36456$n3186
.sym 119325 $abc$36456$n3193
.sym 119326 $abc$36456$n3204
.sym 119331 picorv32.mem_rdata_latched[13]
.sym 119335 basesoc_picorv327[19]
.sym 119336 basesoc_picorv328[19]
.sym 119337 basesoc_picorv327[28]
.sym 119338 basesoc_picorv328[28]
.sym 119339 basesoc_picorv327[9]
.sym 119340 basesoc_picorv328[9]
.sym 119341 basesoc_picorv327[23]
.sym 119342 basesoc_picorv328[23]
.sym 119351 picorv32.mem_rdata_latched[27]
.sym 119352 picorv32.mem_rdata_latched[28]
.sym 119353 picorv32.mem_rdata_latched[26]
.sym 119355 picorv32.mem_rdata_q[28]
.sym 119356 $abc$36456$n2941
.sym 119357 $abc$36456$n2879
.sym 119359 $abc$36456$n2888
.sym 119360 $abc$36456$n2901_1
.sym 119361 $abc$36456$n2918
.sym 119362 $abc$36456$n2935_1
.sym 119363 picorv32.mem_rdata_q[31]
.sym 119364 $abc$36456$n2924
.sym 119365 $abc$36456$n2879
.sym 119367 $abc$36456$n3034_1
.sym 119368 $abc$36456$n4069_1
.sym 119369 basesoc_picorv327[12]
.sym 119370 $abc$36456$n5453_1
.sym 119371 picorv32.mem_rdata_q[29]
.sym 119372 $abc$36456$n2928
.sym 119373 $abc$36456$n2879
.sym 119375 $abc$36456$n2888
.sym 119376 $abc$36456$n2901_1
.sym 119379 picorv32.mem_rdata_q[27]
.sym 119380 $abc$36456$n2937
.sym 119381 $abc$36456$n2879
.sym 119383 picorv32.mem_rdata_latched[25]
.sym 119384 picorv32.mem_rdata_latched[31]
.sym 119385 picorv32.mem_rdata_latched[29]
.sym 119386 picorv32.mem_rdata_latched[30]
.sym 119387 picorv32.mem_rdata_q[25]
.sym 119388 $abc$36456$n2920
.sym 119389 $abc$36456$n2879
.sym 119391 picorv32.mem_rdata_latched[29]
.sym 119395 $abc$36456$n3040
.sym 119396 $abc$36456$n5173
.sym 119397 $abc$36456$n4912
.sym 119398 $abc$36456$n5524
.sym 119399 picorv32.mem_rdata_latched[25]
.sym 119403 $abc$36456$n4055_1
.sym 119404 picorv32.cpuregs_rs1[0]
.sym 119405 $abc$36456$n5173
.sym 119406 $abc$36456$n4910
.sym 119407 picorv32.is_lui_auipc_jal
.sym 119408 picorv32.cpu_state[2]
.sym 119411 picorv32.mem_rdata_latched[27]
.sym 119412 picorv32.mem_rdata_latched[28]
.sym 119413 $abc$36456$n2964_1
.sym 119414 $abc$36456$n2965
.sym 119419 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 119420 picorv32.is_sb_sh_sw
.sym 119421 $abc$36456$n2862
.sym 119423 $abc$36456$n2877_1
.sym 119424 picorv32.mem_do_rinst
.sym 119427 $PACKER_GND_NET
.sym 119435 picorv32.mem_rdata_latched[28]
.sym 119439 picorv32.mem_rdata_latched[25]
.sym 119443 $abc$36456$n3888
.sym 119447 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 119448 $abc$36456$n3016
.sym 119449 $abc$36456$n3032
.sym 119455 picorv32.instr_srl
.sym 119456 picorv32.instr_srli
.sym 119457 $abc$36456$n4060_1
.sym 119459 picorv32.mem_rdata_q[26]
.sym 119460 picorv32.mem_rdata_q[25]
.sym 119461 picorv32.mem_rdata_q[27]
.sym 119462 picorv32.mem_rdata_q[28]
.sym 119463 picorv32.irq_mask[1]
.sym 119464 picorv32.irq_state[1]
.sym 119465 picorv32.cpu_state[0]
.sym 119466 picorv32.cpu_state[2]
.sym 119467 $abc$36456$n4059_1
.sym 119468 basesoc_picorv327[18]
.sym 119469 $abc$36456$n4172
.sym 119470 $abc$36456$n3021
.sym 119471 $abc$36456$n3425
.sym 119472 $abc$36456$n3083
.sym 119473 $abc$36456$n4914_1
.sym 119474 $abc$36456$n4913_1
.sym 119475 $abc$36456$n4060_1
.sym 119476 picorv32.instr_srl
.sym 119477 picorv32.instr_srli
.sym 119479 $abc$36456$n3034_1
.sym 119480 basesoc_picorv327[31]
.sym 119481 $abc$36456$n4257_1
.sym 119483 $abc$36456$n3034_1
.sym 119484 $abc$36456$n4069_1
.sym 119485 basesoc_picorv327[24]
.sym 119486 $abc$36456$n4216
.sym 119487 $abc$36456$n3034_1
.sym 119488 $abc$36456$n4069_1
.sym 119489 basesoc_picorv327[16]
.sym 119490 $abc$36456$n5461
.sym 119491 $abc$36456$n4934
.sym 119492 $abc$36456$n3040
.sym 119493 $abc$36456$n4218
.sym 119494 $abc$36456$n4217
.sym 119495 picorv32.instr_auipc
.sym 119496 picorv32.instr_lui
.sym 119497 picorv32.mem_rdata_q[12]
.sym 119498 $abc$36456$n3126_1
.sym 119499 $abc$36456$n4934
.sym 119500 $abc$36456$n5173
.sym 119501 $abc$36456$n5480_1
.sym 119503 $abc$36456$n5173
.sym 119504 $abc$36456$n3050
.sym 119507 $abc$36456$n4059_1
.sym 119508 basesoc_picorv327[25]
.sym 119509 $abc$36456$n4219
.sym 119510 $abc$36456$n3021
.sym 119511 $abc$36456$n4932
.sym 119512 $abc$36456$n3040
.sym 119513 $abc$36456$n4205
.sym 119514 $abc$36456$n4204
.sym 119519 picorv32.mem_rdata_latched[29]
.sym 119523 $abc$36456$n4263_1
.sym 119524 $abc$36456$n3022
.sym 119525 picorv32.cpu_state[4]
.sym 119526 basesoc_picorv327[31]
.sym 119527 $abc$36456$n4060_1
.sym 119528 basesoc_picorv327[21]
.sym 119531 picorv32.instr_auipc
.sym 119532 picorv32.instr_lui
.sym 119533 picorv32.mem_rdata_q[14]
.sym 119534 $abc$36456$n3126_1
.sym 119535 $abc$36456$n3034_1
.sym 119536 $abc$36456$n4069_1
.sym 119537 basesoc_picorv327[22]
.sym 119538 $abc$36456$n4203
.sym 119539 $abc$36456$n4059_1
.sym 119540 basesoc_picorv327[23]
.sym 119541 $abc$36456$n4206
.sym 119542 $abc$36456$n3021
.sym 119555 $abc$36456$n3043
.sym 119556 picorv32.instr_jal
.sym 119557 picorv32.decoder_trigger
.sym 119558 $abc$36456$n5399
.sym 119563 picorv32.mem_rdata_latched[31]
.sym 119571 $abc$36456$n3043
.sym 119572 $abc$36456$n3080
.sym 119573 picorv32.decoder_trigger
.sym 119575 picorv32.mem_rdata_latched[31]
.sym 119587 $abc$36456$n232
.sym 119588 $abc$36456$n3425
.sym 119599 picorv32.instr_jal
.sym 119600 picorv32.decoder_trigger
.sym 119627 picorv32.mem_rdata_latched[31]
.sym 119715 $abc$36456$n7
.sym 119743 basesoc_dat_w[7]
.sym 119767 $abc$36456$n114
.sym 119768 $abc$36456$n3227
.sym 119769 $abc$36456$n98
.sym 119770 $abc$36456$n3222
.sym 119771 $abc$36456$n3227
.sym 119772 basesoc_ctrl_storage[19]
.sym 119773 $abc$36456$n96
.sym 119774 $abc$36456$n3222
.sym 119775 $abc$36456$n9
.sym 119779 $abc$36456$n7
.sym 119787 csrbank2_bitbang0_w[2]
.sym 119788 $abc$36456$n188
.sym 119789 csrbank2_bitbang_en0_w
.sym 119791 sys_rst
.sym 119792 basesoc_dat_w[3]
.sym 119823 $abc$36456$n116
.sym 119824 $abc$36456$n3227
.sym 119825 $abc$36456$n100
.sym 119826 $abc$36456$n3222
.sym 119827 $abc$36456$n9
.sym 119831 basesoc_uart_phy_tx_reg[5]
.sym 119832 basesoc_uart_phy_sink_payload_data[4]
.sym 119833 $abc$36456$n2759
.sym 119835 basesoc_uart_phy_tx_reg[6]
.sym 119836 basesoc_uart_phy_sink_payload_data[5]
.sym 119837 $abc$36456$n2759
.sym 119839 basesoc_uart_phy_tx_reg[1]
.sym 119840 basesoc_uart_phy_sink_payload_data[0]
.sym 119841 $abc$36456$n2759
.sym 119843 basesoc_uart_phy_tx_reg[4]
.sym 119844 basesoc_uart_phy_sink_payload_data[3]
.sym 119845 $abc$36456$n2759
.sym 119847 basesoc_uart_phy_tx_reg[7]
.sym 119848 basesoc_uart_phy_sink_payload_data[6]
.sym 119849 $abc$36456$n2759
.sym 119851 basesoc_uart_phy_tx_reg[3]
.sym 119852 basesoc_uart_phy_sink_payload_data[2]
.sym 119853 $abc$36456$n2759
.sym 119855 $abc$36456$n2759
.sym 119856 basesoc_uart_phy_sink_payload_data[7]
.sym 119859 basesoc_uart_phy_tx_reg[2]
.sym 119860 basesoc_uart_phy_sink_payload_data[1]
.sym 119861 $abc$36456$n2759
.sym 119883 $abc$36456$n5
.sym 119887 $abc$36456$n112
.sym 119888 $abc$36456$n3227
.sym 119889 $abc$36456$n106
.sym 119890 $abc$36456$n3224
.sym 119915 basesoc_uart_phy_sink_ready
.sym 119916 basesoc_uart_phy_tx_busy
.sym 119917 basesoc_uart_phy_sink_valid
.sym 119923 $abc$36456$n13
.sym 119935 basesoc_uart_rx_fifo_do_read
.sym 119936 sys_rst
.sym 119943 basesoc_uart_rx_fifo_do_read
.sym 119951 $abc$36456$n2867
.sym 119952 $abc$36456$n3280
.sym 119959 basesoc_uart_rx_fifo_do_read
.sym 119960 basesoc_uart_rx_fifo_consume[0]
.sym 119961 sys_rst
.sym 119963 basesoc_uart_rx_fifo_wrport_we
.sym 119967 basesoc_uart_phy_rx_reg[6]
.sym 119971 basesoc_uart_phy_rx_reg[0]
.sym 119975 slave_sel_r[1]
.sym 119976 spiflash_bus_dat_r[25]
.sym 119979 basesoc_uart_phy_rx_reg[5]
.sym 119983 basesoc_uart_phy_rx_reg[2]
.sym 119991 $abc$36456$n2882_1
.sym 119992 $abc$36456$n2880_1
.sym 119993 $abc$36456$n2921
.sym 119994 $abc$36456$n2922_1
.sym 119995 $abc$36456$n2882_1
.sym 119996 $abc$36456$n2880_1
.sym 119997 $abc$36456$n2929_1
.sym 119998 $abc$36456$n2930_1
.sym 119999 slave_sel_r[1]
.sym 120000 spiflash_bus_dat_r[29]
.sym 120003 slave_sel_r[1]
.sym 120004 spiflash_bus_dat_r[26]
.sym 120007 $abc$36456$n2882_1
.sym 120008 $abc$36456$n2880_1
.sym 120009 $abc$36456$n2938
.sym 120010 $abc$36456$n2939
.sym 120011 picorv32.mem_wordsize[0]
.sym 120012 basesoc_picorv328[24]
.sym 120013 $abc$36456$n4281_1
.sym 120015 basesoc_picorv323[3]
.sym 120016 basesoc_picorv328[11]
.sym 120017 picorv32.mem_wordsize[2]
.sym 120018 picorv32.mem_wordsize[0]
.sym 120019 basesoc_picorv323[4]
.sym 120024 basesoc_uart_rx_fifo_consume[0]
.sym 120029 basesoc_uart_rx_fifo_consume[1]
.sym 120033 basesoc_uart_rx_fifo_consume[2]
.sym 120034 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 120037 basesoc_uart_rx_fifo_consume[3]
.sym 120038 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 120039 picorv32.mem_wordsize[0]
.sym 120040 basesoc_picorv323[0]
.sym 120041 basesoc_picorv328[8]
.sym 120042 picorv32.mem_wordsize[2]
.sym 120043 $abc$36456$n2882_1
.sym 120044 $abc$36456$n2880_1
.sym 120045 $abc$36456$n2946
.sym 120046 $abc$36456$n2947
.sym 120047 $abc$36456$n2882_1
.sym 120048 $abc$36456$n2880_1
.sym 120049 $abc$36456$n2933
.sym 120050 $abc$36456$n2934
.sym 120052 $PACKER_VCC_NET
.sym 120053 basesoc_uart_rx_fifo_consume[0]
.sym 120059 basesoc_uart_rx_fifo_consume[1]
.sym 120067 sys_rst
.sym 120068 basesoc_uart_tx_fifo_do_read
.sym 120071 $abc$36456$n2831
.sym 120072 basesoc_uart_phy_sink_ready
.sym 120091 basesoc_picorv327[1]
.sym 120092 basesoc_picorv327[0]
.sym 120093 $abc$36456$n3705_1
.sym 120094 $abc$36456$n3405
.sym 120095 $abc$36456$n2833
.sym 120096 $abc$36456$n2894
.sym 120097 picorv32.mem_rdata_q[5]
.sym 120098 $abc$36456$n2879
.sym 120099 array_muxed2[0]
.sym 120100 $abc$36456$n3702_1
.sym 120101 $abc$36456$n3405
.sym 120103 picorv32.mem_rdata_latched[5]
.sym 120107 picorv32.mem_rdata_latched[2]
.sym 120115 basesoc_picorv327[1]
.sym 120116 picorv32.mem_wordsize[2]
.sym 120119 picorv32.mem_rdata_latched[4]
.sym 120120 picorv32.mem_rdata_latched[5]
.sym 120121 picorv32.mem_rdata_latched[6]
.sym 120123 $abc$36456$n4404_1
.sym 120124 basesoc_picorv327[2]
.sym 120125 basesoc_picorv323[2]
.sym 120126 $abc$36456$n4494_1
.sym 120128 basesoc_picorv323[0]
.sym 120129 basesoc_picorv327[0]
.sym 120131 $abc$36456$n5429
.sym 120132 $abc$36456$n5430
.sym 120133 picorv32.instr_sub
.sym 120134 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120136 basesoc_picorv327[0]
.sym 120137 $abc$36456$n6724
.sym 120138 $PACKER_VCC_NET
.sym 120139 $abc$36456$n4406_1
.sym 120140 $abc$36456$n4405
.sym 120141 basesoc_picorv327[2]
.sym 120142 basesoc_picorv323[2]
.sym 120143 basesoc_uart_tx_fifo_do_read
.sym 120147 basesoc_picorv327[0]
.sym 120148 basesoc_picorv323[0]
.sym 120149 $abc$36456$n4405
.sym 120150 $abc$36456$n4440_1
.sym 120151 basesoc_picorv327[23]
.sym 120152 basesoc_picorv327[22]
.sym 120153 basesoc_picorv323[0]
.sym 120155 basesoc_picorv327[3]
.sym 120159 picorv32.mem_rdata_latched[6]
.sym 120160 picorv32.mem_rdata_latched[5]
.sym 120161 picorv32.mem_rdata_latched[4]
.sym 120163 basesoc_picorv327[5]
.sym 120164 $abc$36456$n4009_1
.sym 120165 $abc$36456$n3894
.sym 120167 picorv32.mem_rdata_latched[6]
.sym 120168 picorv32.mem_rdata_latched[5]
.sym 120169 picorv32.mem_rdata_latched[4]
.sym 120171 picorv32.mem_rdata_latched[2]
.sym 120172 $abc$36456$n3451_1
.sym 120175 $abc$36456$n3451_1
.sym 120176 picorv32.mem_rdata_latched[2]
.sym 120179 $abc$36456$n4406_1
.sym 120180 $abc$36456$n4404_1
.sym 120181 basesoc_picorv327[0]
.sym 120182 basesoc_picorv323[0]
.sym 120183 basesoc_picorv327[14]
.sym 120187 basesoc_picorv327[11]
.sym 120191 picorv32.mem_rdata_latched[6]
.sym 120192 picorv32.mem_rdata_latched[5]
.sym 120193 picorv32.mem_rdata_latched[4]
.sym 120195 picorv32.mem_rdata_latched[6]
.sym 120196 picorv32.mem_rdata_latched[4]
.sym 120197 picorv32.mem_rdata_latched[5]
.sym 120198 $abc$36456$n3450
.sym 120199 basesoc_picorv327[8]
.sym 120203 basesoc_picorv327[12]
.sym 120207 basesoc_picorv327[13]
.sym 120211 basesoc_picorv327[15]
.sym 120215 basesoc_picorv327[23]
.sym 120219 basesoc_picorv327[22]
.sym 120223 $abc$36456$n3178
.sym 120224 picorv32.is_compare
.sym 120225 $abc$36456$n4399
.sym 120227 basesoc_picorv328[21]
.sym 120231 basesoc_picorv328[19]
.sym 120235 basesoc_picorv327[16]
.sym 120239 $abc$36456$n4406_1
.sym 120240 $abc$36456$n4405
.sym 120241 basesoc_picorv327[20]
.sym 120242 basesoc_picorv328[20]
.sym 120243 basesoc_picorv327[17]
.sym 120247 basesoc_picorv327[29]
.sym 120251 picorv32.mem_rdata_q[12]
.sym 120252 $abc$36456$n3441
.sym 120253 $abc$36456$n2879
.sym 120255 $abc$36456$n4404_1
.sym 120256 basesoc_picorv327[18]
.sym 120257 basesoc_picorv328[18]
.sym 120258 $abc$36456$n4627_1
.sym 120259 $abc$36456$n3450
.sym 120260 $abc$36456$n3459
.sym 120263 $abc$36456$n3030
.sym 120264 $abc$36456$n232
.sym 120267 basesoc_picorv327[24]
.sym 120271 basesoc_picorv328[31]
.sym 120275 $abc$36456$n4406_1
.sym 120276 $abc$36456$n4405
.sym 120277 basesoc_picorv327[22]
.sym 120278 basesoc_picorv328[22]
.sym 120279 picorv32.mem_rdata_latched[12]
.sym 120283 picorv32.mem_rdata_q[14]
.sym 120284 $abc$36456$n3447
.sym 120285 $abc$36456$n2879
.sym 120287 $abc$36456$n3450
.sym 120288 $abc$36456$n3455
.sym 120291 $abc$36456$n3462
.sym 120292 $abc$36456$n3524
.sym 120295 $abc$36456$n4406_1
.sym 120296 $abc$36456$n4405
.sym 120297 basesoc_picorv327[29]
.sym 120298 basesoc_picorv328[29]
.sym 120299 picorv32.mem_rdata_latched[12]
.sym 120300 picorv32.mem_rdata_latched[13]
.sym 120301 picorv32.mem_rdata_latched[14]
.sym 120302 $abc$36456$n3459
.sym 120303 $abc$36456$n3450
.sym 120304 $abc$36456$n2888
.sym 120307 $abc$36456$n4404_1
.sym 120308 basesoc_picorv327[29]
.sym 120309 basesoc_picorv328[29]
.sym 120310 $abc$36456$n4680_1
.sym 120311 $abc$36456$n3450
.sym 120312 $abc$36456$n3453
.sym 120315 picorv32.mem_rdata_q[30]
.sym 120316 $abc$36456$n2932
.sym 120317 $abc$36456$n2879
.sym 120319 picorv32.mem_rdata_q[29]
.sym 120320 picorv32.mem_rdata_q[31]
.sym 120321 picorv32.mem_rdata_q[30]
.sym 120322 $abc$36456$n3482
.sym 120323 $abc$36456$n4059_1
.sym 120324 basesoc_picorv327[8]
.sym 120325 $abc$36456$n4111_1
.sym 120326 $abc$36456$n3021
.sym 120327 $abc$36456$n3462
.sym 120328 $abc$36456$n3455
.sym 120331 picorv32.mem_rdata_q[26]
.sym 120332 $abc$36456$n2945_1
.sym 120333 $abc$36456$n2879
.sym 120335 $abc$36456$n4060_1
.sym 120336 basesoc_picorv327[6]
.sym 120339 $abc$36456$n3462
.sym 120340 $abc$36456$n3453
.sym 120343 $abc$36456$n4060_1
.sym 120344 basesoc_picorv327[1]
.sym 120345 $abc$36456$n4059_1
.sym 120346 basesoc_picorv327[3]
.sym 120347 $abc$36456$n4917
.sym 120348 $abc$36456$n3040
.sym 120349 $abc$36456$n4110_1
.sym 120350 $abc$36456$n4109_1
.sym 120351 picorv32.mem_rdata_latched[26]
.sym 120355 picorv32.mem_rdata_latched[28]
.sym 120356 $abc$36456$n2965
.sym 120357 picorv32.mem_rdata_latched[27]
.sym 120358 $abc$36456$n2964_1
.sym 120359 $abc$36456$n4075_1
.sym 120360 $abc$36456$n3021
.sym 120361 picorv32.cpu_state[2]
.sym 120362 $abc$36456$n5523_1
.sym 120363 picorv32.mem_rdata_latched[30]
.sym 120367 picorv32.mem_rdata_latched[27]
.sym 120371 picorv32.mem_rdata_latched[26]
.sym 120372 $abc$36456$n2918
.sym 120375 picorv32.mem_rdata_latched[27]
.sym 120379 picorv32.instr_jal
.sym 120380 picorv32.instr_auipc
.sym 120381 picorv32.instr_lui
.sym 120383 picorv32.mem_rdata_latched[26]
.sym 120387 $abc$36456$n751
.sym 120391 picorv32.mem_rdata_latched[30]
.sym 120395 $abc$36456$n2920
.sym 120396 picorv32.mem_wordsize[0]
.sym 120397 picorv32.latched_is_lu
.sym 120399 picorv32.mem_rdata_q[7]
.sym 120400 picorv32.is_sb_sh_sw
.sym 120401 picorv32.instr_jal
.sym 120402 picorv32.decoded_imm_uj[0]
.sym 120403 $abc$36456$n751
.sym 120404 $abc$36456$n2861
.sym 120407 picorv32.mem_rdata_q[27]
.sym 120408 picorv32.mem_rdata_q[28]
.sym 120409 $abc$36456$n3480_1
.sym 120410 picorv32.mem_rdata_q[26]
.sym 120411 $abc$36456$n4060_1
.sym 120412 basesoc_picorv327[16]
.sym 120415 picorv32.mem_rdata_q[29]
.sym 120416 picorv32.mem_rdata_q[31]
.sym 120417 picorv32.mem_rdata_q[30]
.sym 120418 $abc$36456$n3474
.sym 120419 picorv32.mem_rdata_q[26]
.sym 120420 picorv32.mem_rdata_q[27]
.sym 120421 picorv32.mem_rdata_q[28]
.sym 120422 $abc$36456$n3480_1
.sym 120423 picorv32.instr_getq
.sym 120424 picorv32.instr_setq
.sym 120425 picorv32.instr_retirq
.sym 120426 picorv32.instr_maskirq
.sym 120427 picorv32.mem_rdata_q[29]
.sym 120428 picorv32.mem_rdata_q[31]
.sym 120429 $abc$36456$n3474
.sym 120430 picorv32.mem_rdata_q[30]
.sym 120431 $abc$36456$n3481_1
.sym 120432 $abc$36456$n3474
.sym 120435 $abc$36456$n3481_1
.sym 120436 picorv32.mem_rdata_q[25]
.sym 120439 $abc$36456$n5173
.sym 120443 picorv32.instr_auipc
.sym 120444 picorv32.instr_lui
.sym 120445 picorv32.mem_rdata_q[20]
.sym 120446 $abc$36456$n3126_1
.sym 120447 $abc$36456$n4060_1
.sym 120448 basesoc_picorv327[23]
.sym 120451 picorv32.instr_auipc
.sym 120452 picorv32.instr_lui
.sym 120453 picorv32.mem_rdata_q[21]
.sym 120454 $abc$36456$n3126_1
.sym 120459 picorv32.instr_auipc
.sym 120460 picorv32.instr_lui
.sym 120461 picorv32.mem_rdata_q[30]
.sym 120462 $abc$36456$n3126_1
.sym 120463 picorv32.cpu_state[0]
.sym 120464 picorv32.cpu_state[2]
.sym 120467 picorv32.cpu_state[4]
.sym 120468 $abc$36456$n3022
.sym 120469 $abc$36456$n4062_1
.sym 120471 picorv32.cpu_state[4]
.sym 120472 $abc$36456$n3425
.sym 120475 picorv32.cpu_state[3]
.sym 120476 $abc$36456$n3424
.sym 120479 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 120480 picorv32.instr_jalr
.sym 120481 picorv32.cpu_state[3]
.sym 120483 picorv32.instr_retirq
.sym 120484 picorv32.instr_jalr
.sym 120487 picorv32.instr_auipc
.sym 120488 picorv32.instr_lui
.sym 120489 picorv32.mem_rdata_q[28]
.sym 120490 $abc$36456$n3126_1
.sym 120491 picorv32.mem_do_rinst
.sym 120492 picorv32.mem_do_prefetch
.sym 120493 $abc$36456$n3022
.sym 120494 picorv32.cpu_state[4]
.sym 120495 $abc$36456$n3022
.sym 120496 picorv32.cpu_state[4]
.sym 120499 picorv32.instr_retirq
.sym 120500 picorv32.latched_branch
.sym 120501 picorv32.cpu_state[2]
.sym 120502 $abc$36456$n3209
.sym 120503 $abc$36456$n3079
.sym 120504 $abc$36456$n3044_1
.sym 120507 $abc$36456$n3079
.sym 120508 $abc$36456$n3166
.sym 120509 picorv32.instr_jal
.sym 120510 picorv32.decoder_trigger
.sym 120511 $abc$36456$n3043
.sym 120512 picorv32.decoder_trigger
.sym 120513 picorv32.cpu_state[0]
.sym 120514 $abc$36456$n3082
.sym 120515 picorv32.instr_waitirq
.sym 120516 picorv32.decoder_trigger
.sym 120517 picorv32.instr_jal
.sym 120519 $abc$36456$n3176
.sym 120520 $abc$36456$n3177
.sym 120521 $abc$36456$n3208
.sym 120523 $abc$36456$n3079
.sym 120524 $abc$36456$n3166
.sym 120525 $abc$36456$n3427
.sym 120526 $abc$36456$n3050
.sym 120531 picorv32.instr_retirq
.sym 120532 picorv32.cpu_state[2]
.sym 120539 picorv32.instr_waitirq
.sym 120540 $abc$36456$n3427
.sym 120541 $abc$36456$n3871_1
.sym 120543 $abc$36456$n3820
.sym 120544 $abc$36456$n3044_1
.sym 120547 picorv32.mem_rdata_latched[14]
.sym 120551 picorv32.mem_rdata_latched[31]
.sym 120559 $abc$36456$n3821
.sym 120560 $abc$36456$n3079
.sym 120563 $abc$36456$n3821
.sym 120564 $abc$36456$n3079
.sym 120579 $abc$36456$n3042_1
.sym 120580 picorv32.instr_jal
.sym 120581 $abc$36456$n3081
.sym 120583 picorv32.mem_rdata_latched[31]
.sym 120663 array_muxed0[14]
.sym 120664 array_muxed1[16]
.sym 120683 $abc$36456$n2759
.sym 120684 basesoc_uart_phy_tx_bitcount[1]
.sym 120696 basesoc_uart_phy_tx_bitcount[0]
.sym 120701 basesoc_uart_phy_tx_bitcount[1]
.sym 120705 basesoc_uart_phy_tx_bitcount[2]
.sym 120706 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 120709 basesoc_uart_phy_tx_bitcount[3]
.sym 120710 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 120711 $abc$36456$n2759
.sym 120712 $abc$36456$n3987
.sym 120715 basesoc_uart_phy_tx_bitcount[1]
.sym 120716 basesoc_uart_phy_tx_bitcount[2]
.sym 120717 basesoc_uart_phy_tx_bitcount[3]
.sym 120719 basesoc_uart_phy_tx_reg[0]
.sym 120720 $abc$36456$n3257
.sym 120721 $abc$36456$n2759
.sym 120723 $abc$36456$n2759
.sym 120724 $abc$36456$n3985
.sym 120727 sys_rst
.sym 120728 $abc$36456$n2759
.sym 120731 basesoc_uart_phy_tx_busy
.sym 120732 basesoc_uart_phy_uart_clk_txen
.sym 120733 $abc$36456$n3254
.sym 120735 basesoc_uart_phy_uart_clk_txen
.sym 120736 basesoc_uart_phy_tx_bitcount[0]
.sym 120737 basesoc_uart_phy_tx_busy
.sym 120738 $abc$36456$n3254
.sym 120739 basesoc_dat_w[3]
.sym 120743 $abc$36456$n3257
.sym 120744 basesoc_uart_phy_tx_bitcount[0]
.sym 120745 basesoc_uart_phy_tx_busy
.sym 120746 basesoc_uart_phy_uart_clk_txen
.sym 120747 basesoc_ctrl_reset_reset_r
.sym 120751 basesoc_dat_w[7]
.sym 120755 $abc$36456$n3257
.sym 120756 basesoc_uart_phy_tx_busy
.sym 120757 basesoc_uart_phy_uart_clk_txen
.sym 120758 $abc$36456$n3254
.sym 120760 basesoc_uart_tx_fifo_consume[0]
.sym 120765 basesoc_uart_tx_fifo_consume[1]
.sym 120769 basesoc_uart_tx_fifo_consume[2]
.sym 120770 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 120773 basesoc_uart_tx_fifo_consume[3]
.sym 120774 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 120776 $PACKER_VCC_NET
.sym 120777 basesoc_uart_tx_fifo_consume[0]
.sym 120779 $abc$36456$n6306
.sym 120780 $abc$36456$n3254
.sym 120792 basesoc_uart_tx_fifo_produce[0]
.sym 120797 basesoc_uart_tx_fifo_produce[1]
.sym 120801 basesoc_uart_tx_fifo_produce[2]
.sym 120802 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 120805 basesoc_uart_tx_fifo_produce[3]
.sym 120806 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 120807 basesoc_uart_tx_fifo_do_read
.sym 120808 basesoc_uart_tx_fifo_consume[0]
.sym 120809 sys_rst
.sym 120811 basesoc_uart_tx_fifo_wrport_we
.sym 120812 sys_rst
.sym 120815 basesoc_uart_tx_fifo_wrport_we
.sym 120816 basesoc_uart_tx_fifo_produce[0]
.sym 120817 sys_rst
.sym 120820 $PACKER_VCC_NET
.sym 120821 basesoc_uart_tx_fifo_produce[0]
.sym 120827 basesoc_uart_phy_rx_bitcount[1]
.sym 120828 basesoc_uart_phy_rx_bitcount[2]
.sym 120829 basesoc_uart_phy_rx_bitcount[0]
.sym 120830 basesoc_uart_phy_rx_bitcount[3]
.sym 120835 basesoc_uart_tx_fifo_produce[1]
.sym 120839 basesoc_uart_phy_rx_bitcount[0]
.sym 120840 basesoc_uart_phy_rx_bitcount[1]
.sym 120841 basesoc_uart_phy_rx_bitcount[2]
.sym 120842 basesoc_uart_phy_rx_bitcount[3]
.sym 120855 basesoc_uart_phy_uart_clk_rxen
.sym 120856 basesoc_uart_phy_rx_busy
.sym 120871 basesoc_dat_w[3]
.sym 120891 $abc$36456$n3263
.sym 120892 $abc$36456$n3267
.sym 120895 basesoc_uart_phy_rx
.sym 120896 $abc$36456$n3267
.sym 120897 basesoc_uart_phy_uart_clk_rxen
.sym 120899 $abc$36456$n3266
.sym 120900 $abc$36456$n3264_1
.sym 120901 sys_rst
.sym 120903 $abc$36456$n3263
.sym 120904 $abc$36456$n3264_1
.sym 120905 basesoc_uart_phy_rx
.sym 120907 $abc$36456$n6303
.sym 120911 $abc$36456$n3266
.sym 120912 $abc$36456$n5232_1
.sym 120913 basesoc_uart_phy_rx_busy
.sym 120914 $abc$36456$n3269
.sym 120915 basesoc_uart_rx_fifo_readable
.sym 120923 basesoc_uart_rx_fifo_produce[1]
.sym 120935 sys_rst
.sym 120936 $abc$36456$n6303
.sym 120947 basesoc_uart_rx_fifo_wrport_we
.sym 120948 basesoc_uart_rx_fifo_produce[0]
.sym 120949 sys_rst
.sym 120951 basesoc_uart_phy_rx_reg[5]
.sym 120955 basesoc_uart_phy_rx_reg[2]
.sym 120963 basesoc_uart_phy_rx_reg[1]
.sym 120975 basesoc_uart_phy_rx_reg[4]
.sym 120979 basesoc_uart_phy_rx_reg[3]
.sym 120995 basesoc_uart_phy_rx_reg[7]
.sym 120999 basesoc_uart_phy_rx_reg[4]
.sym 121003 array_muxed2[0]
.sym 121004 array_muxed2[1]
.sym 121005 array_muxed2[2]
.sym 121006 array_muxed2[3]
.sym 121007 basesoc_uart_phy_rx_reg[1]
.sym 121011 basesoc_uart_phy_rx_reg[3]
.sym 121023 picorv32.mem_wordsize[2]
.sym 121024 basesoc_picorv328[12]
.sym 121025 $abc$36456$n4289_1
.sym 121047 $abc$36456$n3701
.sym 121048 $abc$36456$n3212
.sym 121051 $abc$36456$n3408_1
.sym 121052 array_muxed2[2]
.sym 121053 $abc$36456$n3707
.sym 121054 $abc$36456$n3212
.sym 121055 picorv32.mem_wordsize[0]
.sym 121056 $abc$36456$n3708_1
.sym 121057 $abc$36456$n3405
.sym 121059 $abc$36456$n3408_1
.sym 121060 array_muxed2[1]
.sym 121061 $abc$36456$n3704
.sym 121062 $abc$36456$n3212
.sym 121063 basesoc_picorv327[1]
.sym 121064 basesoc_picorv327[0]
.sym 121067 picorv32.mem_wordsize[0]
.sym 121068 $abc$36456$n3711_1
.sym 121069 $abc$36456$n3712_1
.sym 121070 $abc$36456$n3405
.sym 121075 $abc$36456$n3408_1
.sym 121076 array_muxed2[3]
.sym 121077 $abc$36456$n3710
.sym 121078 $abc$36456$n3212
.sym 121079 basesoc_picorv327[1]
.sym 121083 basesoc_picorv327[5]
.sym 121087 basesoc_picorv327[2]
.sym 121091 basesoc_picorv327[7]
.sym 121107 basesoc_picorv327[0]
.sym 121112 basesoc_picorv323[0]
.sym 121113 $abc$36456$n6782
.sym 121116 basesoc_picorv323[1]
.sym 121117 $abc$36456$n5754
.sym 121120 basesoc_picorv323[2]
.sym 121121 $abc$36456$n6794
.sym 121124 basesoc_picorv323[3]
.sym 121125 $abc$36456$n6783
.sym 121128 basesoc_picorv323[4]
.sym 121129 $abc$36456$n6795
.sym 121132 basesoc_picorv323[5]
.sym 121133 $abc$36456$n6796
.sym 121136 basesoc_picorv323[6]
.sym 121137 $abc$36456$n6784
.sym 121140 basesoc_picorv323[7]
.sym 121141 $abc$36456$n6797
.sym 121144 basesoc_picorv328[8]
.sym 121145 $abc$36456$n6785
.sym 121148 basesoc_picorv328[9]
.sym 121149 $abc$36456$n6798
.sym 121152 basesoc_picorv328[10]
.sym 121153 $abc$36456$n6786
.sym 121156 basesoc_picorv328[11]
.sym 121157 $abc$36456$n6787
.sym 121160 basesoc_picorv328[12]
.sym 121161 $abc$36456$n6788
.sym 121164 basesoc_picorv328[13]
.sym 121165 $abc$36456$n6799
.sym 121168 basesoc_picorv328[14]
.sym 121169 $abc$36456$n6812
.sym 121172 basesoc_picorv328[15]
.sym 121173 $abc$36456$n6800
.sym 121176 basesoc_picorv328[16]
.sym 121177 $abc$36456$n6801
.sym 121180 basesoc_picorv328[17]
.sym 121181 $abc$36456$n6789
.sym 121184 basesoc_picorv328[18]
.sym 121185 $abc$36456$n6802
.sym 121188 basesoc_picorv328[19]
.sym 121189 $abc$36456$n6803
.sym 121192 basesoc_picorv328[20]
.sym 121193 $abc$36456$n6804
.sym 121196 basesoc_picorv328[21]
.sym 121197 $abc$36456$n6790
.sym 121200 basesoc_picorv328[22]
.sym 121201 $abc$36456$n6805
.sym 121204 basesoc_picorv328[23]
.sym 121205 $abc$36456$n6806
.sym 121208 basesoc_picorv328[24]
.sym 121209 $abc$36456$n6807
.sym 121212 basesoc_picorv328[25]
.sym 121213 $abc$36456$n6808
.sym 121216 basesoc_picorv328[26]
.sym 121217 $abc$36456$n6791
.sym 121220 basesoc_picorv328[27]
.sym 121221 $abc$36456$n6809
.sym 121224 basesoc_picorv328[28]
.sym 121225 $abc$36456$n6792
.sym 121228 basesoc_picorv328[29]
.sym 121229 $abc$36456$n6810
.sym 121232 basesoc_picorv328[30]
.sym 121233 $abc$36456$n6811
.sym 121236 basesoc_picorv328[31]
.sym 121237 $abc$36456$n6793
.sym 121240 $PACKER_VCC_NET
.sym 121242 $nextpnr_ICESTORM_LC_0$I3
.sym 121243 picorv32.is_slti_blt_slt
.sym 121244 picorv32.instr_bge
.sym 121245 picorv32.instr_beq
.sym 121246 $nextpnr_ICESTORM_LC_0$COUT
.sym 121247 basesoc_picorv327[26]
.sym 121251 basesoc_picorv327[30]
.sym 121255 picorv32.mem_rdata_q[13]
.sym 121256 picorv32.mem_rdata_q[12]
.sym 121257 picorv32.is_alu_reg_imm
.sym 121258 picorv32.instr_jalr
.sym 121259 basesoc_picorv328[29]
.sym 121263 basesoc_picorv327[10]
.sym 121267 basesoc_picorv327[31]
.sym 121271 picorv32.mem_rdata_latched[28]
.sym 121275 basesoc_picorv327[18]
.sym 121279 picorv32.instr_jalr
.sym 121280 picorv32.is_lb_lh_lw_lbu_lhu
.sym 121281 picorv32.is_alu_reg_imm
.sym 121283 basesoc_picorv327[21]
.sym 121287 basesoc_picorv327[0]
.sym 121288 picorv32.cpu_state[4]
.sym 121289 $abc$36456$n4058_1
.sym 121290 $abc$36456$n3022
.sym 121291 $abc$36456$n4059_1
.sym 121292 basesoc_picorv327[1]
.sym 121293 picorv32.cpu_state[4]
.sym 121299 basesoc_picorv327[20]
.sym 121303 $abc$36456$n3034_1
.sym 121304 $abc$36456$n4062_1
.sym 121305 basesoc_picorv327[0]
.sym 121306 $abc$36456$n4057_1
.sym 121307 picorv32.instr_srai
.sym 121308 picorv32.instr_sra
.sym 121309 basesoc_picorv327[31]
.sym 121312 basesoc_picorv327[0]
.sym 121313 picorv32.decoded_imm[0]
.sym 121315 $abc$36456$n3034_1
.sym 121316 $abc$36456$n4069_1
.sym 121317 basesoc_picorv327[7]
.sym 121318 $abc$36456$n4108_1
.sym 121319 $abc$36456$n4917
.sym 121320 $abc$36456$n5173
.sym 121321 $abc$36456$n5443
.sym 121323 $abc$36456$n3040
.sym 121324 $abc$36456$n4910
.sym 121325 $abc$36456$n5429_1
.sym 121326 $abc$36456$n4054_1
.sym 121327 $abc$36456$n3034_1
.sym 121328 $abc$36456$n4069_1
.sym 121329 basesoc_picorv327[5]
.sym 121330 $abc$36456$n5439_1
.sym 121331 $abc$36456$n3034_1
.sym 121332 $abc$36456$n4069_1
.sym 121333 basesoc_picorv327[2]
.sym 121334 $abc$36456$n5525_1
.sym 121335 $abc$36456$n751
.sym 121336 picorv32.instr_jalr
.sym 121339 $abc$36456$n2862
.sym 121340 picorv32.mem_rdata_q[20]
.sym 121341 $abc$36456$n3103_1
.sym 121343 picorv32.instr_sra
.sym 121344 picorv32.instr_srl
.sym 121345 picorv32.instr_srai
.sym 121346 picorv32.instr_srli
.sym 121347 picorv32.cpu_state[0]
.sym 121348 picorv32.cpu_state[1]
.sym 121349 picorv32.cpu_state[3]
.sym 121355 $abc$36456$n3472_1
.sym 121356 picorv32.is_alu_reg_imm
.sym 121359 $abc$36456$n3476
.sym 121360 $abc$36456$n3475_1
.sym 121361 picorv32.is_alu_reg_imm
.sym 121367 $abc$36456$n3034_1
.sym 121368 $abc$36456$n4069_1
.sym 121369 basesoc_picorv327[26]
.sym 121370 $abc$36456$n5484_1
.sym 121371 picorv32.instr_srl
.sym 121372 picorv32.instr_srli
.sym 121373 basesoc_picorv327[22]
.sym 121374 $abc$36456$n4060_1
.sym 121375 $abc$36456$n3034_1
.sym 121376 $abc$36456$n4069_1
.sym 121377 basesoc_picorv327[21]
.sym 121379 basesoc_picorv327[20]
.sym 121380 $abc$36456$n3021
.sym 121381 $abc$36456$n4060_1
.sym 121382 $abc$36456$n5471_1
.sym 121383 $abc$36456$n5472_1
.sym 121384 $abc$36456$n5473
.sym 121385 $abc$36456$n5474_1
.sym 121387 $abc$36456$n4932
.sym 121388 $abc$36456$n5173
.sym 121389 $abc$36456$n5476
.sym 121391 $abc$36456$n232
.sym 121392 $abc$36456$n3032
.sym 121395 $abc$36456$n3034_1
.sym 121396 $abc$36456$n3113
.sym 121397 $abc$36456$n3033_1
.sym 121399 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 121400 picorv32.cpu_state[3]
.sym 121401 $abc$36456$n3015
.sym 121402 picorv32.cpu_state[2]
.sym 121403 $abc$36456$n3035
.sym 121404 picorv32.cpu_state[5]
.sym 121407 picorv32.instr_addi
.sym 121408 picorv32.instr_add
.sym 121409 picorv32.instr_sub
.sym 121410 $abc$36456$n3011
.sym 121411 picorv32.cpu_state[5]
.sym 121412 $abc$36456$n3033_1
.sym 121415 $abc$36456$n3035
.sym 121416 picorv32.cpu_state[5]
.sym 121419 $abc$36456$n3004_1
.sym 121420 picorv32.cpu_state[2]
.sym 121423 $abc$36456$n232
.sym 121424 $abc$36456$n3035
.sym 121425 picorv32.cpu_state[5]
.sym 121427 picorv32.mem_do_prefetch
.sym 121428 $abc$36456$n2877_1
.sym 121429 picorv32.mem_do_wdata
.sym 121431 picorv32.cpu_state[1]
.sym 121432 picorv32.cpu_state[2]
.sym 121433 picorv32.cpu_state[3]
.sym 121434 picorv32.cpu_state[4]
.sym 121435 picorv32.cpu_state[1]
.sym 121436 picorv32.latched_store
.sym 121437 $abc$36456$n4062_1
.sym 121438 $abc$36456$n4397_1
.sym 121439 picorv32.cpu_state[5]
.sym 121440 picorv32.cpu_state[2]
.sym 121443 picorv32.decoder_pseudo_trigger
.sym 121444 picorv32.decoder_trigger
.sym 121447 $abc$36456$n3088_1
.sym 121448 $abc$36456$n4396
.sym 121451 picorv32.cpu_state[4]
.sym 121452 $abc$36456$n3022
.sym 121453 $abc$36456$n3088_1
.sym 121455 picorv32.cpu_state[1]
.sym 121456 $abc$36456$n3852
.sym 121457 $abc$36456$n3437
.sym 121459 $abc$36456$n5166
.sym 121463 picorv32.instr_jal
.sym 121464 $abc$36456$n3042_1
.sym 121467 $abc$36456$n3030
.sym 121468 $abc$36456$n5166
.sym 121469 $abc$36456$n3850
.sym 121471 $abc$36456$n3083
.sym 121472 $abc$36456$n3085
.sym 121473 $abc$36456$n232
.sym 121474 $abc$36456$n3087
.sym 121479 picorv32.irq_active
.sym 121480 picorv32.irq_mask[1]
.sym 121481 $abc$36456$n3084
.sym 121483 picorv32.irq_active
.sym 121484 picorv32.irq_mask[1]
.sym 121485 $abc$36456$n3084
.sym 121486 picorv32.cpu_state[1]
.sym 121487 $abc$36456$n3045
.sym 121488 picorv32.cpu_state[2]
.sym 121491 $abc$36456$n3094
.sym 121492 $abc$36456$n232
.sym 121495 picorv32.decoder_trigger
.sym 121496 picorv32.instr_jal
.sym 121497 $abc$36456$n3079
.sym 121503 $abc$36456$n3832
.sym 121504 $abc$36456$n3819
.sym 121505 $abc$36456$n3833_1
.sym 121506 picorv32.cpu_state[0]
.sym 121507 $abc$36456$n3166
.sym 121508 $abc$36456$n3820
.sym 121511 picorv32.do_waitirq
.sym 121512 picorv32.decoder_trigger
.sym 121513 picorv32.instr_waitirq
.sym 121515 $abc$36456$n3079
.sym 121516 $abc$36456$n3166
.sym 121517 picorv32.decoder_trigger
.sym 121518 $abc$36456$n232
.sym 121519 $abc$36456$n3871_1
.sym 121520 $abc$36456$n3166
.sym 121521 $abc$36456$n3177
.sym 121522 $abc$36456$n4395_1
.sym 121523 picorv32.do_waitirq
.sym 121524 picorv32.decoder_trigger
.sym 121525 picorv32.irq_state[0]
.sym 121527 picorv32.irq_state[0]
.sym 121528 $abc$36456$n3098
.sym 121529 picorv32.irq_active
.sym 121530 picorv32.cpu_state[0]
.sym 121623 spram_dataout01[11]
.sym 121624 spram_dataout11[11]
.sym 121625 array_muxed0[14]
.sym 121626 slave_sel_r[2]
.sym 121627 array_muxed0[14]
.sym 121628 array_muxed1[22]
.sym 121631 array_muxed0[14]
.sym 121632 array_muxed1[18]
.sym 121635 array_muxed0[14]
.sym 121636 array_muxed1[22]
.sym 121639 spram_dataout01[12]
.sym 121640 spram_dataout11[12]
.sym 121641 array_muxed0[14]
.sym 121642 slave_sel_r[2]
.sym 121643 array_muxed0[14]
.sym 121644 array_muxed1[18]
.sym 121647 spram_dataout01[8]
.sym 121648 spram_dataout11[8]
.sym 121649 array_muxed0[14]
.sym 121650 slave_sel_r[2]
.sym 121651 spram_dataout01[13]
.sym 121652 spram_dataout11[13]
.sym 121653 array_muxed0[14]
.sym 121654 slave_sel_r[2]
.sym 121660 $PACKER_VCC_NET
.sym 121661 basesoc_uart_phy_tx_bitcount[0]
.sym 121663 $abc$36456$n2759
.sym 121664 $abc$36456$n3980
.sym 121687 $abc$36456$n7
.sym 121711 spiflash_clk1
.sym 121712 csrbank2_bitbang0_w[1]
.sym 121713 csrbank2_bitbang_en0_w
.sym 121735 $abc$36456$n2759
.sym 121771 basesoc_uart_tx_fifo_consume[1]
.sym 121784 basesoc_uart_phy_rx_bitcount[0]
.sym 121789 basesoc_uart_phy_rx_bitcount[1]
.sym 121793 basesoc_uart_phy_rx_bitcount[2]
.sym 121794 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 121797 basesoc_uart_phy_rx_bitcount[3]
.sym 121798 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 121807 basesoc_uart_phy_rx_busy
.sym 121808 $abc$36456$n3910
.sym 121811 basesoc_uart_phy_rx_busy
.sym 121812 $abc$36456$n3908
.sym 121819 basesoc_uart_phy_rx_bitcount[0]
.sym 121820 $abc$36456$n3264_1
.sym 121821 $abc$36456$n3269
.sym 121822 sys_rst
.sym 121827 sys_rst
.sym 121828 $abc$36456$n3264_1
.sym 121829 $abc$36456$n3269
.sym 121832 $PACKER_VCC_NET
.sym 121833 basesoc_uart_phy_rx_bitcount[0]
.sym 121839 basesoc_uart_phy_rx_busy
.sym 121840 $abc$36456$n3904
.sym 121847 $abc$36456$n2819
.sym 121851 $abc$36456$n3280
.sym 121852 sys_rst
.sym 121853 $abc$36456$n2819
.sym 121855 basesoc_uart_rx_fifo_level0[4]
.sym 121856 $abc$36456$n3292
.sym 121857 basesoc_uart_phy_source_valid
.sym 121859 basesoc_uart_rx_fifo_readable
.sym 121860 basesoc_uart_rx_old_trigger
.sym 121875 basesoc_uart_rx_fifo_level0[4]
.sym 121876 $abc$36456$n3292
.sym 121877 $abc$36456$n3280
.sym 121878 basesoc_uart_rx_fifo_readable
.sym 121887 $abc$36456$n190
.sym 121895 sys_rst
.sym 121896 basesoc_uart_rx_fifo_wrport_we
.sym 121899 sys_rst
.sym 121900 $abc$36456$n6347
.sym 121901 $abc$36456$n2831_1
.sym 121907 sys_rst
.sym 121908 $abc$36456$n6321
.sym 121909 $abc$36456$n2831_1
.sym 121912 basesoc_uart_rx_fifo_produce[0]
.sym 121917 basesoc_uart_rx_fifo_produce[1]
.sym 121921 basesoc_uart_rx_fifo_produce[2]
.sym 121922 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 121925 basesoc_uart_rx_fifo_produce[3]
.sym 121926 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 121927 $abc$36456$n194
.sym 121935 $abc$36456$n192
.sym 121940 $PACKER_VCC_NET
.sym 121941 basesoc_uart_rx_fifo_produce[0]
.sym 121943 $abc$36456$n2838
.sym 121944 $abc$36456$n2881_1
.sym 121945 $abc$36456$n190
.sym 121946 $abc$36456$n196
.sym 121947 $abc$36456$n198
.sym 121951 $abc$36456$n202
.sym 121955 count[0]
.sym 121956 $abc$36456$n200
.sym 121957 $abc$36456$n202
.sym 121958 $abc$36456$n198
.sym 121959 sys_rst
.sym 121960 $abc$36456$n6343
.sym 121961 $abc$36456$n2831_1
.sym 121963 sys_rst
.sym 121964 $abc$36456$n6327
.sym 121965 $abc$36456$n2831_1
.sym 121967 $abc$36456$n190
.sym 121968 $abc$36456$n192
.sym 121969 $abc$36456$n194
.sym 121970 $abc$36456$n196
.sym 121971 $abc$36456$n2834_1
.sym 121972 $abc$36456$n2838
.sym 121973 $abc$36456$n2839
.sym 121975 picorv32.mem_wordsize[0]
.sym 121976 basesoc_picorv323[1]
.sym 121977 basesoc_picorv328[9]
.sym 121978 picorv32.mem_wordsize[2]
.sym 121979 basesoc_picorv328[20]
.sym 121980 picorv32.mem_wordsize[2]
.sym 121981 picorv32.mem_wordsize[0]
.sym 121982 basesoc_picorv323[4]
.sym 121983 basesoc_picorv328[17]
.sym 121984 picorv32.mem_wordsize[2]
.sym 121985 picorv32.mem_wordsize[0]
.sym 121986 basesoc_picorv323[1]
.sym 121991 picorv32.mem_wordsize[0]
.sym 121992 basesoc_picorv328[25]
.sym 121993 $abc$36456$n4283_1
.sym 121995 $abc$36456$n2832
.sym 121996 $abc$36456$n2841_1
.sym 121999 basesoc_picorv328[22]
.sym 122000 picorv32.mem_wordsize[2]
.sym 122001 picorv32.mem_wordsize[0]
.sym 122002 basesoc_picorv323[6]
.sym 122003 basesoc_picorv328[23]
.sym 122004 picorv32.mem_wordsize[2]
.sym 122005 picorv32.mem_wordsize[0]
.sym 122006 basesoc_picorv323[7]
.sym 122007 basesoc_picorv328[19]
.sym 122008 picorv32.mem_wordsize[2]
.sym 122009 picorv32.mem_wordsize[0]
.sym 122010 basesoc_picorv323[3]
.sym 122015 basesoc_picorv328[18]
.sym 122016 picorv32.mem_wordsize[2]
.sym 122017 picorv32.mem_wordsize[0]
.sym 122018 basesoc_picorv323[2]
.sym 122019 basesoc_picorv328[21]
.sym 122020 picorv32.mem_wordsize[2]
.sym 122021 picorv32.mem_wordsize[0]
.sym 122022 basesoc_picorv323[5]
.sym 122023 picorv32.mem_wordsize[0]
.sym 122024 basesoc_picorv328[30]
.sym 122025 $abc$36456$n4293_1
.sym 122027 picorv32.mem_wordsize[0]
.sym 122028 basesoc_picorv323[6]
.sym 122029 basesoc_picorv328[14]
.sym 122030 picorv32.mem_wordsize[2]
.sym 122031 basesoc_picorv32_trap
.sym 122032 $abc$36456$n3405
.sym 122039 picorv32.mem_wordsize[2]
.sym 122040 basesoc_picorv328[11]
.sym 122041 $abc$36456$n4287_1
.sym 122043 picorv32.mem_wordsize[2]
.sym 122044 basesoc_picorv323[3]
.sym 122045 basesoc_picorv328[27]
.sym 122046 picorv32.mem_wordsize[0]
.sym 122047 picorv32.mem_wordsize[0]
.sym 122048 basesoc_picorv328[31]
.sym 122049 $abc$36456$n4295_1
.sym 122055 picorv32.mem_wordsize[2]
.sym 122056 basesoc_picorv328[13]
.sym 122057 $abc$36456$n4291_1
.sym 122059 picorv32.mem_wordsize[2]
.sym 122060 basesoc_picorv323[5]
.sym 122061 basesoc_picorv328[29]
.sym 122062 picorv32.mem_wordsize[0]
.sym 122063 picorv32.mem_wordsize[0]
.sym 122064 basesoc_picorv323[7]
.sym 122065 basesoc_picorv328[15]
.sym 122066 picorv32.mem_wordsize[2]
.sym 122067 picorv32.mem_wordsize[0]
.sym 122068 basesoc_picorv328[26]
.sym 122069 $abc$36456$n4285_1
.sym 122072 basesoc_picorv323[0]
.sym 122073 $abc$36456$n6782
.sym 122076 basesoc_picorv323[1]
.sym 122077 $abc$36456$n5754
.sym 122080 basesoc_picorv323[2]
.sym 122081 $abc$36456$n6794
.sym 122084 basesoc_picorv323[3]
.sym 122085 $abc$36456$n6783
.sym 122088 basesoc_picorv323[4]
.sym 122089 $abc$36456$n6795
.sym 122092 basesoc_picorv323[5]
.sym 122093 $abc$36456$n6796
.sym 122096 basesoc_picorv323[6]
.sym 122097 $abc$36456$n6784
.sym 122100 basesoc_picorv323[7]
.sym 122101 $abc$36456$n6797
.sym 122104 basesoc_picorv328[8]
.sym 122105 $abc$36456$n6785
.sym 122108 basesoc_picorv328[9]
.sym 122109 $abc$36456$n6798
.sym 122112 basesoc_picorv328[10]
.sym 122113 $abc$36456$n6786
.sym 122116 basesoc_picorv328[11]
.sym 122117 $abc$36456$n6787
.sym 122120 basesoc_picorv328[12]
.sym 122121 $abc$36456$n6788
.sym 122124 basesoc_picorv328[13]
.sym 122125 $abc$36456$n6799
.sym 122128 basesoc_picorv328[14]
.sym 122129 $abc$36456$n6812
.sym 122132 basesoc_picorv328[15]
.sym 122133 $abc$36456$n6800
.sym 122136 basesoc_picorv328[16]
.sym 122137 $abc$36456$n6801
.sym 122140 basesoc_picorv328[17]
.sym 122141 $abc$36456$n6789
.sym 122144 basesoc_picorv328[18]
.sym 122145 $abc$36456$n6802
.sym 122148 basesoc_picorv328[19]
.sym 122149 $abc$36456$n6803
.sym 122152 basesoc_picorv328[20]
.sym 122153 $abc$36456$n6804
.sym 122156 basesoc_picorv328[21]
.sym 122157 $abc$36456$n6790
.sym 122160 basesoc_picorv328[22]
.sym 122161 $abc$36456$n6805
.sym 122164 basesoc_picorv328[23]
.sym 122165 $abc$36456$n6806
.sym 122168 basesoc_picorv328[24]
.sym 122169 $abc$36456$n6807
.sym 122172 basesoc_picorv328[25]
.sym 122173 $abc$36456$n6808
.sym 122176 basesoc_picorv328[26]
.sym 122177 $abc$36456$n6791
.sym 122180 basesoc_picorv328[27]
.sym 122181 $abc$36456$n6809
.sym 122184 basesoc_picorv328[28]
.sym 122185 $abc$36456$n6792
.sym 122188 basesoc_picorv328[29]
.sym 122189 $abc$36456$n6810
.sym 122192 basesoc_picorv328[30]
.sym 122193 $abc$36456$n6811
.sym 122196 $PACKER_VCC_NET
.sym 122198 $nextpnr_ICESTORM_LC_11$I3
.sym 122200 basesoc_picorv328[31]
.sym 122201 $abc$36456$n6793
.sym 122202 $nextpnr_ICESTORM_LC_11$COUT
.sym 122206 $nextpnr_ICESTORM_LC_12$I3
.sym 122207 picorv32.instr_xor
.sym 122208 picorv32.instr_xori
.sym 122211 picorv32.instr_bge
.sym 122212 picorv32.is_slti_blt_slt
.sym 122213 $abc$36456$n3179
.sym 122214 $abc$36456$n3205
.sym 122215 picorv32.instr_bgeu
.sym 122216 picorv32.instr_beq
.sym 122217 $abc$36456$n3206
.sym 122218 $abc$36456$n3180
.sym 122219 $abc$36456$n6822
.sym 122220 $abc$36456$n3207
.sym 122221 picorv32.instr_bne
.sym 122222 picorv32.instr_bgeu
.sym 122223 $abc$36456$n3180
.sym 122224 $abc$36456$n7368
.sym 122225 $abc$36456$n7369
.sym 122226 $abc$36456$n7371
.sym 122227 picorv32.cpu_state[1]
.sym 122231 picorv32.mem_rdata_q[14]
.sym 122232 picorv32.mem_rdata_q[12]
.sym 122233 picorv32.mem_rdata_q[13]
.sym 122234 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122235 $abc$36456$n3007
.sym 122236 $abc$36456$n3008_1
.sym 122237 $abc$36456$n3009
.sym 122238 $abc$36456$n3010_1
.sym 122239 picorv32.instr_bge
.sym 122240 picorv32.instr_beq
.sym 122241 picorv32.instr_sll
.sym 122242 picorv32.instr_slli
.sym 122243 picorv32.instr_sll
.sym 122244 picorv32.instr_slli
.sym 122247 $abc$36456$n3495
.sym 122248 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122251 picorv32.mem_rdata_q[12]
.sym 122252 picorv32.mem_rdata_q[13]
.sym 122253 picorv32.is_alu_reg_imm
.sym 122254 picorv32.mem_rdata_q[14]
.sym 122255 $abc$36456$n3487
.sym 122256 $abc$36456$n3495
.sym 122263 $abc$36456$n3472_1
.sym 122264 picorv32.is_alu_reg_reg
.sym 122267 picorv32.instr_blt
.sym 122268 picorv32.instr_bgeu
.sym 122269 picorv32.instr_bne
.sym 122270 picorv32.instr_waitirq
.sym 122271 $abc$36456$n3476
.sym 122272 picorv32.is_alu_reg_reg
.sym 122275 picorv32.mem_rdata_q[14]
.sym 122276 picorv32.mem_rdata_q[12]
.sym 122277 picorv32.mem_rdata_q[13]
.sym 122278 picorv32.is_alu_reg_reg
.sym 122279 picorv32.mem_rdata_q[12]
.sym 122280 picorv32.mem_rdata_q[13]
.sym 122281 picorv32.mem_rdata_q[14]
.sym 122282 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122283 $abc$36456$n3473
.sym 122284 $abc$36456$n3497
.sym 122287 $abc$36456$n3475_1
.sym 122288 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122291 $abc$36456$n3473
.sym 122292 $abc$36456$n3475_1
.sym 122295 $abc$36456$n3495
.sym 122296 picorv32.is_sb_sh_sw
.sym 122299 picorv32.mem_rdata_q[14]
.sym 122300 picorv32.mem_rdata_q[12]
.sym 122301 picorv32.mem_rdata_q[13]
.sym 122302 picorv32.is_sb_sh_sw
.sym 122303 picorv32.mem_rdata_q[13]
.sym 122304 picorv32.mem_rdata_q[12]
.sym 122305 $abc$36456$n3476
.sym 122306 $abc$36456$n3472_1
.sym 122307 $abc$36456$n3006_1
.sym 122308 $abc$36456$n3011
.sym 122309 $abc$36456$n3012_1
.sym 122310 $abc$36456$n3013
.sym 122311 $abc$36456$n3471_1
.sym 122312 picorv32.is_alu_reg_reg
.sym 122315 picorv32.instr_sh
.sym 122316 picorv32.instr_sb
.sym 122317 picorv32.instr_lh
.sym 122318 picorv32.instr_lb
.sym 122319 $abc$36456$n3178
.sym 122320 picorv32.cpu_state[3]
.sym 122321 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122323 $abc$36456$n3471_1
.sym 122324 picorv32.is_alu_reg_imm
.sym 122327 picorv32.mem_wordsize[2]
.sym 122328 $abc$36456$n3029_1
.sym 122329 $abc$36456$n3038
.sym 122330 $abc$36456$n3036_1
.sym 122331 $abc$36456$n3037
.sym 122332 picorv32.instr_sh
.sym 122335 picorv32.instr_sh
.sym 122336 picorv32.instr_sb
.sym 122337 $abc$36456$n3037
.sym 122338 $abc$36456$n3080
.sym 122339 picorv32.mem_wordsize[0]
.sym 122340 $abc$36456$n3029_1
.sym 122341 $abc$36456$n3091
.sym 122342 $abc$36456$n3090
.sym 122343 $abc$36456$n3031_1
.sym 122344 picorv32.cpu_state[0]
.sym 122345 $abc$36456$n3032_1
.sym 122346 $abc$36456$n232
.sym 122347 $abc$36456$n737
.sym 122348 $abc$36456$n3014
.sym 122349 $abc$36456$n3016
.sym 122350 $abc$36456$n3005_1
.sym 122351 picorv32.instr_slti
.sym 122352 picorv32.instr_blt
.sym 122353 picorv32.instr_slt
.sym 122355 $abc$36456$n737
.sym 122359 picorv32.mem_rdata_q[14]
.sym 122360 picorv32.mem_rdata_q[12]
.sym 122361 picorv32.mem_rdata_q[13]
.sym 122362 picorv32.is_alu_reg_imm
.sym 122363 $abc$36456$n3487
.sym 122364 $abc$36456$n3475_1
.sym 122367 picorv32.is_slli_srli_srai
.sym 122368 picorv32.cpu_state[2]
.sym 122369 $abc$36456$n3021
.sym 122370 $abc$36456$n232
.sym 122371 picorv32.mem_rdata_q[14]
.sym 122372 $abc$36456$n3487
.sym 122373 picorv32.mem_rdata_q[12]
.sym 122374 picorv32.mem_rdata_q[13]
.sym 122375 picorv32.mem_rdata_q[14]
.sym 122376 picorv32.mem_rdata_q[12]
.sym 122377 picorv32.mem_rdata_q[13]
.sym 122378 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122379 picorv32.instr_slti
.sym 122380 picorv32.instr_sltiu
.sym 122381 picorv32.instr_slt
.sym 122382 picorv32.instr_sltu
.sym 122383 picorv32.instr_addi
.sym 122384 picorv32.instr_add
.sym 122385 picorv32.instr_sub
.sym 122386 $abc$36456$n3015
.sym 122387 $abc$36456$n3004_1
.sym 122388 picorv32.is_slli_srli_srai
.sym 122389 $abc$36456$n3015
.sym 122391 $abc$36456$n3837
.sym 122392 $abc$36456$n3002
.sym 122393 $abc$36456$n3835_1
.sym 122394 picorv32.cpu_state[2]
.sym 122395 picorv32.is_lui_auipc_jal
.sym 122396 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 122397 picorv32.mem_do_prefetch
.sym 122398 $abc$36456$n3019
.sym 122399 picorv32.is_lui_auipc_jal
.sym 122400 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 122401 $abc$36456$n3003
.sym 122403 picorv32.mem_do_prefetch
.sym 122404 picorv32.mem_do_rinst
.sym 122405 picorv32.is_sb_sh_sw
.sym 122406 picorv32.is_sll_srl_sra
.sym 122407 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 122408 $abc$36456$n3026_1
.sym 122409 picorv32.is_lui_auipc_jal
.sym 122410 $abc$36456$n3107
.sym 122411 picorv32.mem_do_rinst
.sym 122412 $abc$36456$n3003
.sym 122413 $abc$36456$n3836_1
.sym 122415 $abc$36456$n3019
.sym 122416 picorv32.is_sb_sh_sw
.sym 122417 picorv32.is_sll_srl_sra
.sym 122418 $abc$36456$n3003
.sym 122419 $abc$36456$n3001
.sym 122420 picorv32.is_sll_srl_sra
.sym 122421 $abc$36456$n3020
.sym 122423 $abc$36456$n232
.sym 122424 $abc$36456$n3177
.sym 122431 $abc$36456$n232
.sym 122432 picorv32.cpu_state[0]
.sym 122435 $abc$36456$n232
.sym 122436 picorv32.cpu_state[2]
.sym 122439 picorv32.cpu_state[1]
.sym 122440 $abc$36456$n3424
.sym 122441 $abc$36456$n3177
.sym 122443 $abc$36456$n3177
.sym 122444 $abc$36456$n3050
.sym 122445 $abc$36456$n3424
.sym 122447 $abc$36456$n3834
.sym 122448 $abc$36456$n3818
.sym 122449 $abc$36456$n3838_1
.sym 122450 $abc$36456$n3050
.sym 122451 $abc$36456$n3048
.sym 122452 picorv32.cpu_state[3]
.sym 122467 picorv32.irq_active
.sym 122583 array_muxed0[14]
.sym 122584 array_muxed1[28]
.sym 122587 array_muxed2[3]
.sym 122588 array_muxed0[14]
.sym 122591 array_muxed0[14]
.sym 122592 array_muxed1[28]
.sym 122595 array_muxed2[2]
.sym 122596 array_muxed0[14]
.sym 122599 array_muxed0[14]
.sym 122600 array_muxed2[3]
.sym 122603 spram_dataout01[4]
.sym 122604 spram_dataout11[4]
.sym 122605 array_muxed0[14]
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout01[7]
.sym 122608 spram_dataout11[7]
.sym 122609 array_muxed0[14]
.sym 122610 slave_sel_r[2]
.sym 122611 array_muxed0[14]
.sym 122612 array_muxed2[2]
.sym 122615 array_muxed0[14]
.sym 122616 array_muxed1[17]
.sym 122619 array_muxed0[14]
.sym 122620 array_muxed1[26]
.sym 122623 array_muxed0[14]
.sym 122624 array_muxed1[23]
.sym 122627 array_muxed0[14]
.sym 122628 array_muxed1[23]
.sym 122631 array_muxed0[14]
.sym 122632 array_muxed1[29]
.sym 122635 array_muxed0[14]
.sym 122636 array_muxed1[17]
.sym 122639 array_muxed0[14]
.sym 122640 array_muxed1[29]
.sym 122643 array_muxed0[14]
.sym 122644 array_muxed1[26]
.sym 122671 $abc$36456$n7
.sym 122707 spiflash_i
.sym 122712 basesoc_uart_rx_fifo_level0[0]
.sym 122716 basesoc_uart_rx_fifo_level0[1]
.sym 122717 $PACKER_VCC_NET
.sym 122720 basesoc_uart_rx_fifo_level0[2]
.sym 122721 $PACKER_VCC_NET
.sym 122722 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 122724 basesoc_uart_rx_fifo_level0[3]
.sym 122725 $PACKER_VCC_NET
.sym 122726 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 122728 basesoc_uart_rx_fifo_level0[4]
.sym 122729 $PACKER_VCC_NET
.sym 122730 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 122731 spiflash_miso
.sym 122735 sys_rst
.sym 122736 spiflash_i
.sym 122743 $abc$36456$n6653
.sym 122744 $abc$36456$n6654
.sym 122745 basesoc_uart_rx_fifo_wrport_we
.sym 122752 basesoc_uart_rx_fifo_level0[0]
.sym 122754 $PACKER_VCC_NET
.sym 122755 $abc$36456$n6647
.sym 122756 $abc$36456$n6648
.sym 122757 basesoc_uart_rx_fifo_wrport_we
.sym 122759 $abc$36456$n6656
.sym 122760 $abc$36456$n6657
.sym 122761 basesoc_uart_rx_fifo_wrport_we
.sym 122763 sys_rst
.sym 122764 basesoc_uart_rx_fifo_do_read
.sym 122765 basesoc_uart_rx_fifo_wrport_we
.sym 122767 $abc$36456$n6650
.sym 122768 $abc$36456$n6651
.sym 122769 basesoc_uart_rx_fifo_wrport_we
.sym 122772 $PACKER_VCC_NET
.sym 122773 basesoc_uart_rx_fifo_level0[0]
.sym 122776 basesoc_uart_rx_fifo_level0[0]
.sym 122781 basesoc_uart_rx_fifo_level0[1]
.sym 122785 basesoc_uart_rx_fifo_level0[2]
.sym 122786 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 122789 basesoc_uart_rx_fifo_level0[3]
.sym 122790 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 122793 basesoc_uart_rx_fifo_level0[4]
.sym 122794 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 122795 basesoc_uart_phy_rx_bitcount[1]
.sym 122796 basesoc_uart_phy_rx_busy
.sym 122799 basesoc_uart_rx_fifo_level0[0]
.sym 122800 basesoc_uart_rx_fifo_level0[1]
.sym 122801 basesoc_uart_rx_fifo_level0[2]
.sym 122802 basesoc_uart_rx_fifo_level0[3]
.sym 122803 sys_rst
.sym 122804 basesoc_uart_rx_fifo_do_read
.sym 122805 basesoc_uart_rx_fifo_wrport_we
.sym 122806 basesoc_uart_rx_fifo_level0[0]
.sym 122807 $abc$36456$n2831_1
.sym 122808 $abc$36456$n6317
.sym 122840 count[0]
.sym 122844 count[1]
.sym 122845 $PACKER_VCC_NET
.sym 122848 count[2]
.sym 122849 $PACKER_VCC_NET
.sym 122850 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 122852 count[3]
.sym 122853 $PACKER_VCC_NET
.sym 122854 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 122856 count[4]
.sym 122857 $PACKER_VCC_NET
.sym 122858 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 122860 count[5]
.sym 122861 $PACKER_VCC_NET
.sym 122862 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 122864 count[6]
.sym 122865 $PACKER_VCC_NET
.sym 122866 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 122868 count[7]
.sym 122869 $PACKER_VCC_NET
.sym 122870 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 122872 count[8]
.sym 122873 $PACKER_VCC_NET
.sym 122874 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 122876 count[9]
.sym 122877 $PACKER_VCC_NET
.sym 122878 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 122880 count[10]
.sym 122881 $PACKER_VCC_NET
.sym 122882 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 122884 count[11]
.sym 122885 $PACKER_VCC_NET
.sym 122886 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 122888 count[12]
.sym 122889 $PACKER_VCC_NET
.sym 122890 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 122892 count[13]
.sym 122893 $PACKER_VCC_NET
.sym 122894 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 122896 count[14]
.sym 122897 $PACKER_VCC_NET
.sym 122898 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 122900 count[15]
.sym 122901 $PACKER_VCC_NET
.sym 122902 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 122904 count[16]
.sym 122905 $PACKER_VCC_NET
.sym 122906 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 122908 count[17]
.sym 122909 $PACKER_VCC_NET
.sym 122910 $auto$alumacc.cc:474:replace_alu$6455.C[17]
.sym 122912 count[18]
.sym 122913 $PACKER_VCC_NET
.sym 122914 $auto$alumacc.cc:474:replace_alu$6455.C[18]
.sym 122916 count[19]
.sym 122917 $PACKER_VCC_NET
.sym 122918 $auto$alumacc.cc:474:replace_alu$6455.C[19]
.sym 122919 $abc$36456$n200
.sym 122923 sys_rst
.sym 122924 $abc$36456$n6341
.sym 122925 $abc$36456$n2831_1
.sym 122927 sys_rst
.sym 122928 $abc$36456$n6345
.sym 122929 $abc$36456$n2831_1
.sym 122931 sys_rst
.sym 122932 $abc$36456$n6337
.sym 122933 $abc$36456$n2831_1
.sym 122935 $abc$36456$n2831_1
.sym 122936 $abc$36456$n6309
.sym 122940 count[0]
.sym 122942 $PACKER_VCC_NET
.sym 122951 sys_rst
.sym 122952 $abc$36456$n2831_1
.sym 122953 count[0]
.sym 122959 $abc$36456$n196
.sym 122967 basesoc_picorv32_trap
.sym 122968 $abc$36456$n3408_1
.sym 122971 $abc$36456$n2885_1
.sym 122972 picorv32.mem_do_wdata
.sym 122973 $abc$36456$n3212
.sym 122974 $abc$36456$n232
.sym 122975 $abc$36456$n232
.sym 122976 $abc$36456$n2885_1
.sym 122977 picorv32.mem_do_wdata
.sym 122999 grant
.sym 123000 basesoc_picorv32_mem_instr
.sym 123001 basesoc_picorv32_mem_valid
.sym 123007 $abc$36456$n3006
.sym 123011 $abc$36456$n2832
.sym 123012 grant
.sym 123013 basesoc_picorv32_mem_instr
.sym 123023 grant
.sym 123024 basesoc_picorv32_mem_instr
.sym 123025 basesoc_picorv32_mem_valid
.sym 123027 $abc$36456$n232
.sym 123028 basesoc_picorv32_trap
.sym 123031 picorv32.mem_do_wdata
.sym 123032 $abc$36456$n2885_1
.sym 123033 $abc$36456$n3216
.sym 123034 $abc$36456$n3213
.sym 123039 $abc$36456$n2879
.sym 123040 picorv32.mem_state[1]
.sym 123041 picorv32.mem_state[0]
.sym 123042 $abc$36456$n3211
.sym 123043 picorv32.mem_state[0]
.sym 123044 picorv32.mem_state[1]
.sym 123045 $abc$36456$n3214
.sym 123046 $abc$36456$n2879
.sym 123051 picorv32.mem_do_wdata
.sym 123052 $abc$36456$n3212
.sym 123053 $abc$36456$n3214
.sym 123054 $abc$36456$n3213
.sym 123059 $abc$36456$n232
.sym 123060 basesoc_picorv32_trap
.sym 123063 picorv32.mem_do_wdata
.sym 123064 $abc$36456$n2885_1
.sym 123065 $abc$36456$n3212
.sym 123066 basesoc_picorv32_mem_valid
.sym 123071 picorv32.mem_state[1]
.sym 123072 picorv32.mem_do_rdata
.sym 123073 picorv32.mem_do_rinst
.sym 123074 picorv32.mem_state[0]
.sym 123075 $abc$36456$n2886
.sym 123076 $abc$36456$n3218
.sym 123077 $abc$36456$n232
.sym 123078 basesoc_picorv32_trap
.sym 123079 picorv32.mem_state[1]
.sym 123080 picorv32.mem_state[0]
.sym 123083 picorv32.mem_do_rinst
.sym 123084 $abc$36456$n2886
.sym 123087 $abc$36456$n3218
.sym 123088 picorv32.mem_state[1]
.sym 123089 picorv32.mem_state[0]
.sym 123090 $abc$36456$n3219
.sym 123091 picorv32.mem_state[1]
.sym 123092 picorv32.mem_state[0]
.sym 123099 picorv32.mem_do_rinst
.sym 123100 picorv32.mem_do_wdata
.sym 123101 picorv32.mem_do_rdata
.sym 123102 $abc$36456$n2885_1
.sym 123107 $abc$36456$n3894
.sym 123115 $abc$36456$n2886
.sym 123116 picorv32.mem_do_rinst
.sym 123117 $abc$36456$n2879
.sym 123118 $abc$36456$n2884
.sym 123119 picorv32.mem_do_rinst
.sym 123120 picorv32.mem_do_rdata
.sym 123121 picorv32.mem_do_prefetch
.sym 123122 $abc$36456$n2885_1
.sym 123123 picorv32.mem_do_prefetch
.sym 123124 picorv32.mem_do_rinst
.sym 123135 picorv32.mem_rdata_latched[12]
.sym 123159 picorv32.instr_or
.sym 123160 picorv32.instr_ori
.sym 123163 $abc$36456$n3487
.sym 123164 picorv32.mem_rdata_q[14]
.sym 123165 picorv32.mem_rdata_q[12]
.sym 123166 picorv32.mem_rdata_q[13]
.sym 123167 picorv32.instr_and
.sym 123168 picorv32.instr_andi
.sym 123175 picorv32.instr_and
.sym 123176 picorv32.instr_or
.sym 123177 picorv32.instr_xor
.sym 123178 picorv32.instr_andi
.sym 123179 picorv32.is_alu_reg_imm
.sym 123180 picorv32.mem_rdata_q[14]
.sym 123181 picorv32.mem_rdata_q[12]
.sym 123182 picorv32.mem_rdata_q[13]
.sym 123183 picorv32.mem_rdata_q[12]
.sym 123184 picorv32.mem_rdata_q[13]
.sym 123185 $abc$36456$n3487
.sym 123186 picorv32.mem_rdata_q[14]
.sym 123187 picorv32.mem_rdata_q[12]
.sym 123188 picorv32.mem_rdata_q[14]
.sym 123189 picorv32.is_alu_reg_imm
.sym 123190 picorv32.mem_rdata_q[13]
.sym 123191 picorv32.mem_rdata_q[14]
.sym 123192 picorv32.mem_rdata_q[13]
.sym 123193 picorv32.mem_rdata_q[12]
.sym 123195 picorv32.instr_ori
.sym 123196 picorv32.instr_xori
.sym 123197 picorv32.instr_sw
.sym 123198 picorv32.instr_bltu
.sym 123199 $abc$36456$n3476
.sym 123200 $abc$36456$n3495
.sym 123201 picorv32.is_alu_reg_imm
.sym 123211 picorv32.mem_rdata_q[14]
.sym 123212 picorv32.mem_rdata_q[12]
.sym 123213 picorv32.mem_rdata_q[13]
.sym 123214 picorv32.is_sb_sh_sw
.sym 123223 $abc$36456$n232
.sym 123224 $abc$36456$n2878
.sym 123231 picorv32.mem_rdata_q[12]
.sym 123232 picorv32.mem_rdata_q[14]
.sym 123233 picorv32.mem_rdata_q[13]
.sym 123234 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123255 picorv32.mem_do_prefetch
.sym 123256 $abc$36456$n2877_1
.sym 123257 picorv32.mem_do_rdata
.sym 123263 $abc$36456$n3495
.sym 123264 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123275 picorv32.mem_rdata_q[14]
.sym 123276 picorv32.mem_rdata_q[12]
.sym 123277 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123278 picorv32.mem_rdata_q[13]
.sym 123283 picorv32.mem_rdata_q[14]
.sym 123284 picorv32.mem_rdata_q[12]
.sym 123285 picorv32.mem_rdata_q[13]
.sym 123286 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123287 $abc$36456$n3031_1
.sym 123288 $abc$36456$n3040
.sym 123291 picorv32.cpu_state[0]
.sym 123292 picorv32.is_lbu_lhu_lw
.sym 123293 picorv32.latched_is_lu
.sym 123294 $abc$36456$n3032_1
.sym 123295 picorv32.instr_lh
.sym 123296 picorv32.instr_lhu
.sym 123297 $abc$36456$n232
.sym 123298 $abc$36456$n5172
.sym 123299 picorv32.instr_lhu
.sym 123300 picorv32.instr_lbu
.sym 123301 picorv32.instr_lw
.sym 123303 $abc$36456$n5172
.sym 123304 $abc$36456$n3050
.sym 123307 picorv32.cpu_state[0]
.sym 123308 picorv32.instr_lh
.sym 123309 picorv32.latched_is_lh
.sym 123310 $abc$36456$n3032_1
.sym 123311 picorv32.instr_lhu
.sym 123312 picorv32.instr_lbu
.sym 123313 picorv32.instr_lh
.sym 123314 picorv32.instr_lb
.sym 123315 $abc$36456$n232
.sym 123316 $abc$36456$n5172
.sym 123317 $abc$36456$n3092_1
.sym 123319 picorv32.mem_do_prefetch
.sym 123320 $abc$36456$n2877_1
.sym 123323 picorv32.cpu_state[0]
.sym 123324 $abc$36456$n3032_1
.sym 123327 $abc$36456$n3475_1
.sym 123328 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123331 picorv32.mem_rdata_q[12]
.sym 123332 picorv32.mem_rdata_q[13]
.sym 123333 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123334 picorv32.mem_rdata_q[14]
.sym 123339 $abc$36456$n3031_1
.sym 123340 $abc$36456$n3048
.sym 123341 $abc$36456$n3032_1
.sym 123343 $abc$36456$n3004_1
.sym 123344 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123347 picorv32.mem_rdata_q[13]
.sym 123348 picorv32.mem_rdata_q[12]
.sym 123349 picorv32.mem_rdata_q[14]
.sym 123351 $abc$36456$n3001
.sym 123352 picorv32.is_sb_sh_sw
.sym 123353 $abc$36456$n3439
.sym 123355 $abc$36456$n3107
.sym 123356 $abc$36456$n3019
.sym 123357 $abc$36456$n3436
.sym 123359 $abc$36456$n3437
.sym 123360 $abc$36456$n232
.sym 123361 picorv32.cpu_state[6]
.sym 123363 picorv32.cpu_state[5]
.sym 123364 picorv32.cpu_state[6]
.sym 123365 picorv32.mem_do_prefetch
.sym 123367 picorv32.mem_rdata_latched[14]
.sym 123371 $abc$36456$n3019
.sym 123372 $abc$36456$n3107
.sym 123373 $abc$36456$n3002
.sym 123375 $abc$36456$n3437
.sym 123376 $abc$36456$n232
.sym 123377 picorv32.cpu_state[5]
.sym 123379 $abc$36456$n3050
.sym 123380 picorv32.cpu_state[3]
.sym 123381 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123382 $abc$36456$n3025
.sym 123387 $abc$36456$n232
.sym 123388 $abc$36456$n2878
.sym 123395 $abc$36456$n232
.sym 123396 picorv32.cpu_state[0]
.sym 123403 picorv32.cpu_state[3]
.sym 123404 $abc$36456$n3086_1
.sym 123405 $abc$36456$n2878
.sym 123407 picorv32.latched_stalu
.sym 123408 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123409 picorv32.cpu_state[3]
.sym 123543 spram_dataout01[10]
.sym 123544 spram_dataout11[10]
.sym 123545 array_muxed0[14]
.sym 123546 slave_sel_r[2]
.sym 123547 spram_dataout01[1]
.sym 123548 spram_dataout11[1]
.sym 123549 array_muxed0[14]
.sym 123550 slave_sel_r[2]
.sym 123551 array_muxed0[14]
.sym 123552 array_muxed1[30]
.sym 123555 spram_dataout01[5]
.sym 123556 spram_dataout11[5]
.sym 123557 array_muxed0[14]
.sym 123558 slave_sel_r[2]
.sym 123559 spram_dataout01[2]
.sym 123560 spram_dataout11[2]
.sym 123561 array_muxed0[14]
.sym 123562 slave_sel_r[2]
.sym 123563 array_muxed0[14]
.sym 123564 array_muxed1[30]
.sym 123567 spram_dataout01[14]
.sym 123568 spram_dataout11[14]
.sym 123569 array_muxed0[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout11[0]
.sym 123572 spram_dataout01[0]
.sym 123573 array_muxed0[14]
.sym 123574 slave_sel_r[2]
.sym 123575 array_muxed0[14]
.sym 123576 array_muxed1[25]
.sym 123579 array_muxed0[14]
.sym 123580 array_muxed1[25]
.sym 123583 spram_dataout01[6]
.sym 123584 spram_dataout11[6]
.sym 123585 array_muxed0[14]
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout01[3]
.sym 123588 spram_dataout11[3]
.sym 123589 array_muxed0[14]
.sym 123590 slave_sel_r[2]
.sym 123591 array_muxed0[14]
.sym 123592 array_muxed1[20]
.sym 123595 spram_dataout01[15]
.sym 123596 spram_dataout11[15]
.sym 123597 array_muxed0[14]
.sym 123598 slave_sel_r[2]
.sym 123599 spram_dataout01[9]
.sym 123600 spram_dataout11[9]
.sym 123601 array_muxed0[14]
.sym 123602 slave_sel_r[2]
.sym 123603 array_muxed0[14]
.sym 123604 array_muxed1[20]
.sym 123607 array_muxed0[14]
.sym 123608 array_muxed1[19]
.sym 123611 array_muxed0[14]
.sym 123612 array_muxed1[24]
.sym 123615 array_muxed0[14]
.sym 123616 array_muxed1[19]
.sym 123619 array_muxed0[14]
.sym 123620 array_muxed1[21]
.sym 123623 array_muxed0[14]
.sym 123624 array_muxed1[27]
.sym 123627 array_muxed0[14]
.sym 123628 array_muxed1[21]
.sym 123631 array_muxed0[14]
.sym 123632 array_muxed1[27]
.sym 123635 array_muxed0[14]
.sym 123636 array_muxed1[24]
.sym 123655 array_muxed0[14]
.sym 123656 array_muxed1[31]
.sym 123663 array_muxed0[14]
.sym 123664 array_muxed1[31]
.sym 123743 basesoc_uart_rx_fifo_level0[1]
.sym 123799 count[1]
.sym 123800 count[2]
.sym 123801 count[3]
.sym 123802 count[4]
.sym 123803 count[5]
.sym 123804 count[7]
.sym 123805 count[8]
.sym 123806 count[10]
.sym 123807 count[2]
.sym 123808 count[3]
.sym 123809 count[5]
.sym 123810 count[10]
.sym 123811 $abc$36456$n2831_1
.sym 123812 $abc$36456$n6323
.sym 123815 $abc$36456$n2831_1
.sym 123816 $abc$36456$n6313
.sym 123819 $abc$36456$n2831_1
.sym 123820 $abc$36456$n6319
.sym 123823 $abc$36456$n2831_1
.sym 123824 $abc$36456$n6315
.sym 123827 count[1]
.sym 123828 count[4]
.sym 123829 count[7]
.sym 123830 count[8]
.sym 123831 $abc$36456$n2831_1
.sym 123832 $abc$36456$n6335
.sym 123835 $abc$36456$n2831_1
.sym 123836 $abc$36456$n6333
.sym 123839 $abc$36456$n2831_1
.sym 123840 $abc$36456$n6329
.sym 123843 $abc$36456$n2835
.sym 123844 $abc$36456$n2883
.sym 123845 $abc$36456$n192
.sym 123846 $abc$36456$n194
.sym 123847 $abc$36456$n2831_1
.sym 123848 $abc$36456$n6339
.sym 123851 $abc$36456$n2831_1
.sym 123852 $abc$36456$n6331
.sym 123855 count[11]
.sym 123856 count[12]
.sym 123857 count[13]
.sym 123858 count[15]
.sym 123859 $abc$36456$n2831_1
.sym 123860 $abc$36456$n6325
.sym 123863 count[1]
.sym 123864 $abc$36456$n2831_1
.sym 123883 $abc$36456$n2835
.sym 123884 $abc$36456$n2836
.sym 123885 $abc$36456$n2837
.sym 124255 $abc$36456$n5172
.sym 124279 picorv32.mem_rdata_q[14]
.sym 124280 picorv32.mem_rdata_q[12]
.sym 124281 $abc$36456$n3487
.sym 124282 picorv32.mem_rdata_q[13]
.sym 124283 picorv32.mem_rdata_q[14]
.sym 124284 picorv32.mem_rdata_q[12]
.sym 124285 picorv32.mem_rdata_q[13]
.sym 124286 $abc$36456$n3487
.sym 124287 picorv32.mem_rdata_q[14]
.sym 124288 picorv32.is_alu_reg_imm
.sym 124289 picorv32.mem_rdata_q[12]
.sym 124290 picorv32.mem_rdata_q[13]
.sym 124291 picorv32.mem_rdata_q[12]
.sym 124292 picorv32.mem_rdata_q[14]
.sym 124293 $abc$36456$n3487
.sym 124294 picorv32.mem_rdata_q[13]
.sym 124307 picorv32.mem_rdata_q[14]
.sym 124308 picorv32.mem_rdata_q[12]
.sym 124309 picorv32.is_alu_reg_imm
.sym 124310 picorv32.mem_rdata_q[13]
