$date
	Thu Feb 23 10:55:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$var integer 32 % i [31:0] $end
$scope module tflipflop $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 & d $end
$var wire 1 $ t $end
$var wire 1 ! q $end
$scope module dflipflop $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 & d $end
$var wire 1 ' en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
b0 %
1$
0#
1"
1!
$end
#10
0"
b1 %
#20
1&
0!
1"
b10 %
#30
0"
b11 %
#40
0&
1!
1"
b100 %
#50
0"
b101 %
#60
1&
0!
1"
b110 %
#70
0"
b111 %
#80
0&
1!
1"
b1000 %
#90
0"
b1001 %
#100
b1010 %
