<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_tim.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_tim.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__tim_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga72925da5eea8373d023dacce57285b4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMx_OR_RMP_SHIFT</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga72925da5eea8373d023dacce57285b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf875dfd413d513bbd2d97ea521603c0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMx_OR_RMP_MASK</b>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="separator:gaf875dfd413d513bbd2d97ea521603c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b624ad51d2b5d1989e48f6bd6539c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2_OR_RMP_MASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</a> &lt;&lt; TIMx_OR_RMP_SHIFT)</td></tr>
<tr class="separator:ga34b624ad51d2b5d1989e48f6bd6539c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685339f23109e041b8d862e927d288fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM5_OR_RMP_MASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</a> &lt;&lt; TIMx_OR_RMP_SHIFT)</td></tr>
<tr class="separator:ga685339f23109e041b8d862e927d288fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60d36a8f5b18c605b4bf23a47c84a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM11_OR_RMP_MASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e">TIM_OR_TI1_RMP</a> &lt;&lt; TIMx_OR_RMP_SHIFT)</td></tr>
<tr class="separator:gaff60d36a8f5b18c605b4bf23a47c84a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9c29ee9f8bd7fe7f671d98319b19bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_DELAY_1</b>&#160;&#160;&#160;((uint8_t)0x7FU)</td></tr>
<tr class="separator:ga7a9c29ee9f8bd7fe7f671d98319b19bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87959afec3b001b0dad60ba87fa2791"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_DELAY_2</b>&#160;&#160;&#160;((uint8_t)0x3FU)</td></tr>
<tr class="separator:gac87959afec3b001b0dad60ba87fa2791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0777dfa5c1f554e471bc2dd83e836ba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_DELAY_3</b>&#160;&#160;&#160;((uint8_t)0x1FU)</td></tr>
<tr class="separator:ga0777dfa5c1f554e471bc2dd83e836ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8224562a494a24b1fd4cc4b1c618e28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_DELAY_4</b>&#160;&#160;&#160;((uint8_t)0x1FU)</td></tr>
<tr class="separator:gaa8224562a494a24b1fd4cc4b1c618e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345a5f48847340aaa1299b831c8d160d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_RANGE_1</b>&#160;&#160;&#160;((uint8_t)0x00U)</td></tr>
<tr class="separator:ga345a5f48847340aaa1299b831c8d160d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72a2c222d3fae23219fabe5c97a0cab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_RANGE_2</b>&#160;&#160;&#160;((uint8_t)0x80U)</td></tr>
<tr class="separator:gae72a2c222d3fae23219fabe5c97a0cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2029890f3e4f5659d1854d3fa2e3a40a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_RANGE_3</b>&#160;&#160;&#160;((uint8_t)0xC0U)</td></tr>
<tr class="separator:ga2029890f3e4f5659d1854d3fa2e3a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f4870e3a3036959f19926d57d1348d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DT_RANGE_4</b>&#160;&#160;&#160;((uint8_t)0xE0U)</td></tr>
<tr class="separator:ga29f4870e3a3036959f19926d57d1348d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40322c422d50741ac303ba77678973d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(__CHANNEL__)</td></tr>
<tr class="memdesc:ga40322c422d50741ac303ba77678973d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert channel id into channel index.  <a href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">More...</a><br /></td></tr>
<tr class="separator:ga40322c422d50741ac303ba77678973d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34e63ce6e2dcff12485be5073234c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___private___macros.html#gaa34e63ce6e2dcff12485be5073234c75">TIM_CALC_DTS</a>(__TIMCLK__,  __CKD__)</td></tr>
<tr class="memdesc:gaa34e63ce6e2dcff12485be5073234c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the deadtime sampling period(in ps).  <a href="group___t_i_m___l_l___private___macros.html#gaa34e63ce6e2dcff12485be5073234c75">More...</a><br /></td></tr>
<tr class="separator:gaa34e63ce6e2dcff12485be5073234c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93b18e57ae2c66c90064b18e278c579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gaa93b18e57ae2c66c90064b18e278c579">LL_TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></td></tr>
<tr class="separator:gaa93b18e57ae2c66c90064b18e278c579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065dd249b522872f337b50fcf438b811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga065dd249b522872f337b50fcf438b811">LL_TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></td></tr>
<tr class="separator:ga065dd249b522872f337b50fcf438b811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89ea4c8f49a5ffab4aec2ab6ddf53b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gac89ea4c8f49a5ffab4aec2ab6ddf53b0">LL_TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></td></tr>
<tr class="separator:gac89ea4c8f49a5ffab4aec2ab6ddf53b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd94fe9f2a3eb25b1c1540113d0fd170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gacd94fe9f2a3eb25b1c1540113d0fd170">LL_TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></td></tr>
<tr class="separator:gacd94fe9f2a3eb25b1c1540113d0fd170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f039a9aa6593db8fbbe2d36b4f9675e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga5f039a9aa6593db8fbbe2d36b4f9675e">LL_TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></td></tr>
<tr class="separator:ga5f039a9aa6593db8fbbe2d36b4f9675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df948670dfc4a9c47ff8619e6b9143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga2df948670dfc4a9c47ff8619e6b9143d">LL_TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></td></tr>
<tr class="separator:ga2df948670dfc4a9c47ff8619e6b9143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e924187abce850099a9af22f9761e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga63e924187abce850099a9af22f9761e9">LL_TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></td></tr>
<tr class="separator:ga63e924187abce850099a9af22f9761e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab959d5cd28515a0ba31eddcac8627aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gab959d5cd28515a0ba31eddcac8627aca">LL_TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></td></tr>
<tr class="separator:gab959d5cd28515a0ba31eddcac8627aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec71cbc9cc8f1354e2695844f13918a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gaec71cbc9cc8f1354e2695844f13918a3">LL_TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></td></tr>
<tr class="separator:gaec71cbc9cc8f1354e2695844f13918a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0753a68a0a37ae4888801a49e3f995b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga0753a68a0a37ae4888801a49e3f995b6">LL_TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></td></tr>
<tr class="separator:ga0753a68a0a37ae4888801a49e3f995b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b759fea6224372ab9b14e2974e3b859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga7b759fea6224372ab9b14e2974e3b859">LL_TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></td></tr>
<tr class="separator:ga7b759fea6224372ab9b14e2974e3b859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b63310e4388357b1ef63979c9c640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga4b1b63310e4388357b1ef63979c9c640">LL_TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></td></tr>
<tr class="separator:ga4b1b63310e4388357b1ef63979c9c640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74373c30453d3cce2ff7546ec802f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga74373c30453d3cce2ff7546ec802f2a2">LL_TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></td></tr>
<tr class="separator:ga74373c30453d3cce2ff7546ec802f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbb12094d49f15f91ca08351c8fc58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga0dbb12094d49f15f91ca08351c8fc58f">LL_TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></td></tr>
<tr class="separator:ga0dbb12094d49f15f91ca08351c8fc58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7883dfbe0c0602bb66b2628be49a7acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga7883dfbe0c0602bb66b2628be49a7acb">LL_TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></td></tr>
<tr class="separator:ga7883dfbe0c0602bb66b2628be49a7acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c34c142ae40544b3c5bd6a925c57170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga8c34c142ae40544b3c5bd6a925c57170">LL_TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></td></tr>
<tr class="separator:ga8c34c142ae40544b3c5bd6a925c57170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03d9d07d418d6a10bdacb2c4b89bcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#gaf03d9d07d418d6a10bdacb2c4b89bcf3">LL_TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></td></tr>
<tr class="separator:gaf03d9d07d418d6a10bdacb2c4b89bcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b29ecfcb490c7e9a2233cd58b43d52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga8b29ecfcb490c7e9a2233cd58b43d52c">LL_TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></td></tr>
<tr class="separator:ga8b29ecfcb490c7e9a2233cd58b43d52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398d4c5805875ddfda5796dd1bc8fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#ga398d4c5805875ddfda5796dd1bc8fdf4">LL_TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></td></tr>
<tr class="separator:ga398d4c5805875ddfda5796dd1bc8fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7e2e05f470b8a1d030c67c810c83c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_t.html#gaff7e2e05f470b8a1d030c67c810c83c4">LL_TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></td></tr>
<tr class="separator:gaff7e2e05f470b8a1d030c67c810c83c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aa843d4552fb0f236b7db08c3dd226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___u_p_d_a_t_e_s_o_u_r_c_e.html#gae4aa843d4552fb0f236b7db08c3dd226">LL_TIM_UPDATESOURCE_REGULAR</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae4aa843d4552fb0f236b7db08c3dd226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abee0ec68dffa49ac6c77c1f531b32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___u_p_d_a_t_e_s_o_u_r_c_e.html#ga5abee0ec68dffa49ac6c77c1f531b32b">LL_TIM_UPDATESOURCE_COUNTER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></td></tr>
<tr class="separator:ga5abee0ec68dffa49ac6c77c1f531b32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057656f9edd7b5ecded37ef39804c0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_n_e_p_u_l_s_e_m_o_d_e.html#ga057656f9edd7b5ecded37ef39804c0ae">LL_TIM_ONEPULSEMODE_SINGLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></td></tr>
<tr class="separator:ga057656f9edd7b5ecded37ef39804c0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac90aa4741830726bbd03bfc384f19e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_n_e_p_u_l_s_e_m_o_d_e.html#gaac90aa4741830726bbd03bfc384f19e7">LL_TIM_ONEPULSEMODE_REPETITIVE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaac90aa4741830726bbd03bfc384f19e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdd1a8fc7b73247181eae22ae206957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga5fdd1a8fc7b73247181eae22ae206957">LL_TIM_COUNTERMODE_UP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5fdd1a8fc7b73247181eae22ae206957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1008b11b05c52249c5e7cd5cd4432161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga1008b11b05c52249c5e7cd5cd4432161">LL_TIM_COUNTERMODE_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></td></tr>
<tr class="separator:ga1008b11b05c52249c5e7cd5cd4432161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f6182e1185e2b330304b15d0e42d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#gac2f6182e1185e2b330304b15d0e42d73">LL_TIM_COUNTERMODE_CENTER_UP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a></td></tr>
<tr class="separator:gac2f6182e1185e2b330304b15d0e42d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3351ab3b15b8ffe030c24887c463e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#gae3351ab3b15b8ffe030c24887c463e30">LL_TIM_COUNTERMODE_CENTER_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a></td></tr>
<tr class="separator:gae3351ab3b15b8ffe030c24887c463e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071a9fd57f51c2df5747023b829d7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga5071a9fd57f51c2df5747023b829d7c1">LL_TIM_COUNTERMODE_CENTER_UP_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></td></tr>
<tr class="separator:ga5071a9fd57f51c2df5747023b829d7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b25d169753402e0d1829e79d85c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga914b25d169753402e0d1829e79d85c89">LL_TIM_CLOCKDIVISION_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga914b25d169753402e0d1829e79d85c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4700c12152a559576e41a64d57b9ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga7e4700c12152a559576e41a64d57b9ce">LL_TIM_CLOCKDIVISION_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a></td></tr>
<tr class="separator:ga7e4700c12152a559576e41a64d57b9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8aa6a57ae074e877da7e782cb5778e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga5c8aa6a57ae074e877da7e782cb5778e">LL_TIM_CLOCKDIVISION_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a></td></tr>
<tr class="separator:ga5c8aa6a57ae074e877da7e782cb5778e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2b912417891b762910be87a9e78ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_d_i_r_e_c_t_i_o_n.html#ga6d2b912417891b762910be87a9e78ff3">LL_TIM_COUNTERDIRECTION_UP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6d2b912417891b762910be87a9e78ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddb5835c29c3c1433c9cfa6dba0865a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_d_i_r_e_c_t_i_o_n.html#gaeddb5835c29c3c1433c9cfa6dba0865a">LL_TIM_COUNTERDIRECTION_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></td></tr>
<tr class="separator:gaeddb5835c29c3c1433c9cfa6dba0865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d643b7f5467b0405f6f370ab6f8b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_c_u_p_d_a_t_e_s_o_u_r_c_e.html#gab7d643b7f5467b0405f6f370ab6f8b53">LL_TIM_CCUPDATESOURCE_COMG_ONLY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab7d643b7f5467b0405f6f370ab6f8b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261400685040e49a974259c19b3b8b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_c_u_p_d_a_t_e_s_o_u_r_c_e.html#ga261400685040e49a974259c19b3b8b7b">LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></td></tr>
<tr class="separator:ga261400685040e49a974259c19b3b8b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb472bdc25c43bcf09f23a148916dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_c_d_m_a_r_e_q_u_e_s_t.html#ga2bb472bdc25c43bcf09f23a148916dd6">LL_TIM_CCDMAREQUEST_CC</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2bb472bdc25c43bcf09f23a148916dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183897b6711ec9dafd60179b4096d6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_c_d_m_a_r_e_q_u_e_s_t.html#ga183897b6711ec9dafd60179b4096d6c1">LL_TIM_CCDMAREQUEST_UPDATE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></td></tr>
<tr class="separator:ga183897b6711ec9dafd60179b4096d6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd2047c17196fdd5d2f8c425382e769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#gaffd2047c17196fdd5d2f8c425382e769">LL_TIM_LOCKLEVEL_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaffd2047c17196fdd5d2f8c425382e769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cacb5ca356f333d85578dbbe9a69525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#ga7cacb5ca356f333d85578dbbe9a69525">LL_TIM_LOCKLEVEL_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a></td></tr>
<tr class="separator:ga7cacb5ca356f333d85578dbbe9a69525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa94d471db881aabe73401c623c99d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#gafaa94d471db881aabe73401c623c99d0">LL_TIM_LOCKLEVEL_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a></td></tr>
<tr class="separator:gafaa94d471db881aabe73401c623c99d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863684f245aaca09fdcce48bdd886f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#ga863684f245aaca09fdcce48bdd886f92">LL_TIM_LOCKLEVEL_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></td></tr>
<tr class="separator:ga863684f245aaca09fdcce48bdd886f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad16c31e3393406636330fe77cba4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga2ad16c31e3393406636330fe77cba4ef">LL_TIM_CHANNEL_CH1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></td></tr>
<tr class="separator:ga2ad16c31e3393406636330fe77cba4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e15974f67b104fcf0fbdee24586adff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga0e15974f67b104fcf0fbdee24586adff">LL_TIM_CHANNEL_CH1N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></td></tr>
<tr class="separator:ga0e15974f67b104fcf0fbdee24586adff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab221d65fd739904ab6f87a6b4517b37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gab221d65fd739904ab6f87a6b4517b37f">LL_TIM_CHANNEL_CH2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></td></tr>
<tr class="separator:gab221d65fd739904ab6f87a6b4517b37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f6aea9df37644409132aa706c39166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga36f6aea9df37644409132aa706c39166">LL_TIM_CHANNEL_CH2N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></td></tr>
<tr class="separator:ga36f6aea9df37644409132aa706c39166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8976549b99e72752e4d514c2057cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gadf8976549b99e72752e4d514c2057cdc">LL_TIM_CHANNEL_CH3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></td></tr>
<tr class="separator:gadf8976549b99e72752e4d514c2057cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa659f907e989e5eb1e1e675193c488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga5aa659f907e989e5eb1e1e675193c488">LL_TIM_CHANNEL_CH3N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></td></tr>
<tr class="separator:ga5aa659f907e989e5eb1e1e675193c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7115ab12c4d454ca49bfed657fc4dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gaa7115ab12c4d454ca49bfed657fc4dd5">LL_TIM_CHANNEL_CH4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></td></tr>
<tr class="separator:gaa7115ab12c4d454ca49bfed657fc4dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62941831706d93d1129b0c80fa0c37fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga62941831706d93d1129b0c80fa0c37fa">LL_TIM_OCMODE_FROZEN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga62941831706d93d1129b0c80fa0c37fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fb573824d90e6b101e7a195110b542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga41fb573824d90e6b101e7a195110b542">LL_TIM_OCMODE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a></td></tr>
<tr class="separator:ga41fb573824d90e6b101e7a195110b542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556eef0b2487f0de80220259900ba2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga556eef0b2487f0de80220259900ba2e9">LL_TIM_OCMODE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a></td></tr>
<tr class="separator:ga556eef0b2487f0de80220259900ba2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ba947d422ad9052d5deb7a04eca930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gaa0ba947d422ad9052d5deb7a04eca930">LL_TIM_OCMODE_TOGGLE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:gaa0ba947d422ad9052d5deb7a04eca930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ea7daa329b6493d70ebe7a31329f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gad2ea7daa329b6493d70ebe7a31329f13">LL_TIM_OCMODE_FORCED_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a></td></tr>
<tr class="separator:gad2ea7daa329b6493d70ebe7a31329f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0111925f04ac20b809bd09783f8556e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga0111925f04ac20b809bd09783f8556e6">LL_TIM_OCMODE_FORCED_ACTIVE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga0111925f04ac20b809bd09783f8556e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe44eaa519d37ad2e2a8d34958770342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gabe44eaa519d37ad2e2a8d34958770342">LL_TIM_OCMODE_PWM1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>)</td></tr>
<tr class="separator:gabe44eaa519d37ad2e2a8d34958770342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8870cec5b9a6017c7cc90b6689849b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga6b8870cec5b9a6017c7cc90b6689849b">LL_TIM_OCMODE_PWM2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga6b8870cec5b9a6017c7cc90b6689849b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0ff43cb0ca030d00e3c01d7c16d23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_p_o_l_a_r_i_t_y.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">LL_TIM_OCPOLARITY_HIGH</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4c0ff43cb0ca030d00e3c01d7c16d23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56b67fbf892456b90fc2d9b471a41bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_p_o_l_a_r_i_t_y.html#gad56b67fbf892456b90fc2d9b471a41bf">LL_TIM_OCPOLARITY_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></td></tr>
<tr class="separator:gad56b67fbf892456b90fc2d9b471a41bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff6412f9073ed56766fed0493ea18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_i_d_l_e_s_t_a_t_e.html#ga6ff6412f9073ed56766fed0493ea18ea">LL_TIM_OCIDLESTATE_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6ff6412f9073ed56766fed0493ea18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1728aaeec63bb1bfea79c0ad0bac1030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_c_i_d_l_e_s_t_a_t_e.html#ga1728aaeec63bb1bfea79c0ad0bac1030">LL_TIM_OCIDLESTATE_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></td></tr>
<tr class="separator:ga1728aaeec63bb1bfea79c0ad0bac1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a44d92c36522fe4c7a0479b5e64cb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#ga7a44d92c36522fe4c7a0479b5e64cb82">LL_TIM_ACTIVEINPUT_DIRECTTI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga7a44d92c36522fe4c7a0479b5e64cb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0aec89ad6951702d6d6cc61f062342d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#gae0aec89ad6951702d6d6cc61f062342d">LL_TIM_ACTIVEINPUT_INDIRECTTI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:gae0aec89ad6951702d6d6cc61f062342d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb6fb2d293d52db606704d9c30cbfbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#ga2eb6fb2d293d52db606704d9c30cbfbb">LL_TIM_ACTIVEINPUT_TRC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga2eb6fb2d293d52db606704d9c30cbfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ffdcf7fa6382eb767429e111d8748c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga98ffdcf7fa6382eb767429e111d8748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433e87287a9ff11fcc9445194d60d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga433e87287a9ff11fcc9445194d60d495">LL_TIM_ICPSC_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga433e87287a9ff11fcc9445194d60d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac1e24ce12b4b343419be2477e5af71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga2ac1e24ce12b4b343419be2477e5af71">LL_TIM_ICPSC_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga2ac1e24ce12b4b343419be2477e5af71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d59bbc509569823b2935f0764d36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga589d59bbc509569823b2935f0764d36f">LL_TIM_ICPSC_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga589d59bbc509569823b2935f0764d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0bf45dca8110ede79d2640beb47f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1f0bf45dca8110ede79d2640beb47f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e78b447e6c08827578c28db2adac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga8c5e78b447e6c08827578c28db2adac4">LL_TIM_IC_FILTER_FDIV1_N2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga8c5e78b447e6c08827578c28db2adac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d5b1b71ac286d2373ba860b8197b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga12d5b1b71ac286d2373ba860b8197b78">LL_TIM_IC_FILTER_FDIV1_N4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:ga12d5b1b71ac286d2373ba860b8197b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba1aa28b6f057891cdc6f29f3f0374f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaaba1aa28b6f057891cdc6f29f3f0374f">LL_TIM_IC_FILTER_FDIV1_N8</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:gaaba1aa28b6f057891cdc6f29f3f0374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c181aa7bf3004e2ebb6f4e4dec1d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa0c181aa7bf3004e2ebb6f4e4dec1d5c">LL_TIM_IC_FILTER_FDIV2_N6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:gaa0c181aa7bf3004e2ebb6f4e4dec1d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff8ff5f444ff560c965b72eddb3d34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gadff8ff5f444ff560c965b72eddb3d34b">LL_TIM_IC_FILTER_FDIV2_N8</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:gadff8ff5f444ff560c965b72eddb3d34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b894b4ffb6be9ba7e629568cc3ca322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga4b894b4ffb6be9ba7e629568cc3ca322">LL_TIM_IC_FILTER_FDIV4_N6</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga4b894b4ffb6be9ba7e629568cc3ca322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cf0730b111a305cf9686e46d2b1dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa2cf0730b111a305cf9686e46d2b1dc1">LL_TIM_IC_FILTER_FDIV4_N8</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:gaa2cf0730b111a305cf9686e46d2b1dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf05c04f9462b7fba33adc0551b37d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gacf05c04f9462b7fba33adc0551b37d3d">LL_TIM_IC_FILTER_FDIV8_N6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:gacf05c04f9462b7fba33adc0551b37d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bac72a0e847685bf541d7ab4860b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga31bac72a0e847685bf541d7ab4860b0e">LL_TIM_IC_FILTER_FDIV8_N8</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga31bac72a0e847685bf541d7ab4860b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54f8c24350bb59e2883697f3a4873a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gab54f8c24350bb59e2883697f3a4873a3">LL_TIM_IC_FILTER_FDIV16_N5</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:gab54f8c24350bb59e2883697f3a4873a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dcca3d8594d3a0c203c1154b457e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga28dcca3d8594d3a0c203c1154b457e3b">LL_TIM_IC_FILTER_FDIV16_N6</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga28dcca3d8594d3a0c203c1154b457e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363234c583648de0a5541a1553f6b811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga363234c583648de0a5541a1553f6b811">LL_TIM_IC_FILTER_FDIV16_N8</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga363234c583648de0a5541a1553f6b811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6dc8a3cefe81c457d920526fc618f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa6dc8a3cefe81c457d920526fc618f46">LL_TIM_IC_FILTER_FDIV32_N5</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:gaa6dc8a3cefe81c457d920526fc618f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541a313493b9a46c766d152589ed1d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga541a313493b9a46c766d152589ed1d85">LL_TIM_IC_FILTER_FDIV32_N6</a>&#160;&#160;&#160;((<a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga541a313493b9a46c766d152589ed1d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c3085f9207916b5895f9fb2f6b4f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gae0c3085f9207916b5895f9fb2f6b4f81">LL_TIM_IC_FILTER_FDIV32_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:gae0c3085f9207916b5895f9fb2f6b4f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322254600473466ffc0eb1583e1d8c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga322254600473466ffc0eb1583e1d8c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e516debfdb351a755d1c60fb7a3d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga92e516debfdb351a755d1c60fb7a3d1b">LL_TIM_IC_POLARITY_FALLING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></td></tr>
<tr class="separator:ga92e516debfdb351a755d1c60fb7a3d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969ed6c4263d669304efa01495041ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga969ed6c4263d669304efa01495041ea1">LL_TIM_IC_POLARITY_BOTHEDGE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>)</td></tr>
<tr class="separator:ga969ed6c4263d669304efa01495041ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ba7250239271a6c93becad4120238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#ga34ba7250239271a6c93becad4120238e">LL_TIM_CLOCKSOURCE_INTERNAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga34ba7250239271a6c93becad4120238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1102d819dbc909c0385fc52e59d8351c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#ga1102d819dbc909c0385fc52e59d8351c">LL_TIM_CLOCKSOURCE_EXT_MODE1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>)</td></tr>
<tr class="separator:ga1102d819dbc909c0385fc52e59d8351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef610d877afae1dc3ee35aab48cace2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#gabef610d877afae1dc3ee35aab48cace2">LL_TIM_CLOCKSOURCE_EXT_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></td></tr>
<tr class="separator:gabef610d877afae1dc3ee35aab48cace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eae08d0d51e104707f832355d05205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#ga53eae08d0d51e104707f832355d05205">LL_TIM_ENCODERMODE_X2_TI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a></td></tr>
<tr class="separator:ga53eae08d0d51e104707f832355d05205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac504e4f0249be2881747041342787b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#gac504e4f0249be2881747041342787b99">LL_TIM_ENCODERMODE_X2_TI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a></td></tr>
<tr class="separator:gac504e4f0249be2881747041342787b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1058ffe31211183d0680c32288d73fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#gaa1058ffe31211183d0680c32288d73fb">LL_TIM_ENCODERMODE_X4_TI12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>)</td></tr>
<tr class="separator:gaa1058ffe31211183d0680c32288d73fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10c26b0f05efc3ef38d8a5f0289e8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">LL_TIM_TRGO_RESET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa10c26b0f05efc3ef38d8a5f0289e8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e2bc4e28ae8ff1ebc982831a8a4d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">LL_TIM_TRGO_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a></td></tr>
<tr class="separator:ga94e2bc4e28ae8ff1ebc982831a8a4d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41786dd75a7b6b011be308c1c768b8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga41786dd75a7b6b011be308c1c768b8db">LL_TIM_TRGO_UPDATE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a></td></tr>
<tr class="separator:ga41786dd75a7b6b011be308c1c768b8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fc81fe69892117a9fed9d386e4049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga62fc81fe69892117a9fed9d386e4049e">LL_TIM_TRGO_CC1IF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>)</td></tr>
<tr class="separator:ga62fc81fe69892117a9fed9d386e4049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9fcd1afd730ce4a2a66b86a2a8fd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">LL_TIM_TRGO_OC1REF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a></td></tr>
<tr class="separator:ga2c9fcd1afd730ce4a2a66b86a2a8fd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665fad9a32880a12466d855774333c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga665fad9a32880a12466d855774333c02">LL_TIM_TRGO_OC2REF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>)</td></tr>
<tr class="separator:ga665fad9a32880a12466d855774333c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe53aaf56f580dc459f4601e23a0e4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#gabe53aaf56f580dc459f4601e23a0e4e5">LL_TIM_TRGO_OC3REF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>)</td></tr>
<tr class="separator:gabe53aaf56f580dc459f4601e23a0e4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0503bbd05e1b29b038a48bfa2147e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga0d0503bbd05e1b29b038a48bfa2147e5">LL_TIM_TRGO_OC4REF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>)</td></tr>
<tr class="separator:ga0d0503bbd05e1b29b038a48bfa2147e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9033e5693d79f112cb2857871c49eea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#ga9033e5693d79f112cb2857871c49eea7">LL_TIM_SLAVEMODE_DISABLED</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9033e5693d79f112cb2857871c49eea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8974e35c8295d9cb4025691cde1b3f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#ga8974e35c8295d9cb4025691cde1b3f21">LL_TIM_SLAVEMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a></td></tr>
<tr class="separator:ga8974e35c8295d9cb4025691cde1b3f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3e59fdb0f709f1f1d5da93aecc9f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#gafa3e59fdb0f709f1f1d5da93aecc9f00">LL_TIM_SLAVEMODE_GATED</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>)</td></tr>
<tr class="separator:gafa3e59fdb0f709f1f1d5da93aecc9f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5ff74fe9383827117b4016e83eaba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#gab5b5ff74fe9383827117b4016e83eaba">LL_TIM_SLAVEMODE_TRIGGER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>)</td></tr>
<tr class="separator:gab5b5ff74fe9383827117b4016e83eaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf2befd95431f38482c85669bf32ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#gaddf2befd95431f38482c85669bf32ad0">LL_TIM_TS_ITR0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaddf2befd95431f38482c85669bf32ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d9ed3de47cae4f52d152352fd2dc0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#gac8d9ed3de47cae4f52d152352fd2dc0b">LL_TIM_TS_ITR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a></td></tr>
<tr class="separator:gac8d9ed3de47cae4f52d152352fd2dc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ee683d3bbbcee84261b4d811b941b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#ga46ee683d3bbbcee84261b4d811b941b7">LL_TIM_TS_ITR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a></td></tr>
<tr class="separator:ga46ee683d3bbbcee84261b4d811b941b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b2adf51967f81c8c834fe0306b327a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#gab9b2adf51967f81c8c834fe0306b327a">LL_TIM_TS_ITR3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>)</td></tr>
<tr class="separator:gab9b2adf51967f81c8c834fe0306b327a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6372d04b4f7852f1ff25d7a3972baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#ga7b6372d04b4f7852f1ff25d7a3972baf">LL_TIM_TS_TI1F_ED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a></td></tr>
<tr class="separator:ga7b6372d04b4f7852f1ff25d7a3972baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551d08c93452c504148a679ffa66bd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#ga551d08c93452c504148a679ffa66bd51">LL_TIM_TS_TI1FP1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>)</td></tr>
<tr class="separator:ga551d08c93452c504148a679ffa66bd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ea3bc1c0c364f999039ff657dffd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#gac71ea3bc1c0c364f999039ff657dffd3">LL_TIM_TS_TI2FP2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>)</td></tr>
<tr class="separator:gac71ea3bc1c0c364f999039ff657dffd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54f7aba909d6a0ed19ec7e9f63190a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_s.html#gae54f7aba909d6a0ed19ec7e9f63190a1">LL_TIM_TS_ETRF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>)</td></tr>
<tr class="separator:gae54f7aba909d6a0ed19ec7e9f63190a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0593d92af0390d1c0fbf27e57f2aa554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_o_l_a_r_i_t_y.html#ga0593d92af0390d1c0fbf27e57f2aa554">LL_TIM_ETR_POLARITY_NONINVERTED</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0593d92af0390d1c0fbf27e57f2aa554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6f17d4d214d210ac4608813b191680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_o_l_a_r_i_t_y.html#ga1e6f17d4d214d210ac4608813b191680">LL_TIM_ETR_POLARITY_INVERTED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></td></tr>
<tr class="separator:ga1e6f17d4d214d210ac4608813b191680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c77f2d464d24083b520b384a8c4954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga91c77f2d464d24083b520b384a8c4954">LL_TIM_ETR_PRESCALER_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga91c77f2d464d24083b520b384a8c4954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeee4ef166015af103ee9318ff72b44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#gaeeee4ef166015af103ee9318ff72b44b">LL_TIM_ETR_PRESCALER_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a></td></tr>
<tr class="separator:gaeeee4ef166015af103ee9318ff72b44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d47c4809adb13da4be80b970d0e84e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga0d47c4809adb13da4be80b970d0e84e1">LL_TIM_ETR_PRESCALER_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a></td></tr>
<tr class="separator:ga0d47c4809adb13da4be80b970d0e84e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae7816d8ac4ffd0f13370d2edec8654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga1ae7816d8ac4ffd0f13370d2edec8654">LL_TIM_ETR_PRESCALER_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></td></tr>
<tr class="separator:ga1ae7816d8ac4ffd0f13370d2edec8654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d361c714f6d78312454f7baebec4c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0d361c714f6d78312454f7baebec4c03">LL_TIM_ETR_FILTER_FDIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d361c714f6d78312454f7baebec4c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48beaef700581cd9b6a1ae7368dc03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga48beaef700581cd9b6a1ae7368dc03f8">LL_TIM_ETR_FILTER_FDIV1_N2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a></td></tr>
<tr class="separator:ga48beaef700581cd9b6a1ae7368dc03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4805037bfb300b64d508419c2a154307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga4805037bfb300b64d508419c2a154307">LL_TIM_ETR_FILTER_FDIV1_N4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a></td></tr>
<tr class="separator:ga4805037bfb300b64d508419c2a154307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7d2a70cea3a5e7d2a9c59a8fa7694e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0c7d2a70cea3a5e7d2a9c59a8fa7694e">LL_TIM_ETR_FILTER_FDIV1_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:ga0c7d2a70cea3a5e7d2a9c59a8fa7694e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4d72fc25a2bb40a5e0ef09013f923d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga1e4d72fc25a2bb40a5e0ef09013f923d">LL_TIM_ETR_FILTER_FDIV2_N6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a></td></tr>
<tr class="separator:ga1e4d72fc25a2bb40a5e0ef09013f923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3ef73733a029ead956b83fac20533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0af3ef73733a029ead956b83fac20533">LL_TIM_ETR_FILTER_FDIV2_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:ga0af3ef73733a029ead956b83fac20533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7266f0b3bb716f919ef8b683b0542e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga7266f0b3bb716f919ef8b683b0542e9f">LL_TIM_ETR_FILTER_FDIV4_N6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>)</td></tr>
<tr class="separator:ga7266f0b3bb716f919ef8b683b0542e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb213fd26acf6a55562a3cd0ff83f2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gabb213fd26acf6a55562a3cd0ff83f2ab">LL_TIM_ETR_FILTER_FDIV4_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:gabb213fd26acf6a55562a3cd0ff83f2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6351d90b10896e2b27aa14964ffc6c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga6351d90b10896e2b27aa14964ffc6c75">LL_TIM_ETR_FILTER_FDIV8_N6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a></td></tr>
<tr class="separator:ga6351d90b10896e2b27aa14964ffc6c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88045364bd2ffa28ff3c1138de61d297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga88045364bd2ffa28ff3c1138de61d297">LL_TIM_ETR_FILTER_FDIV8_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:ga88045364bd2ffa28ff3c1138de61d297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9c1fa1d515f4bf054d3efc048301de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga1f9c1fa1d515f4bf054d3efc048301de">LL_TIM_ETR_FILTER_FDIV16_N5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>)</td></tr>
<tr class="separator:ga1f9c1fa1d515f4bf054d3efc048301de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bd822fd92b7ea2f7a918c99bd0d4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gaf4bd822fd92b7ea2f7a918c99bd0d4dc">LL_TIM_ETR_FILTER_FDIV16_N6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:gaf4bd822fd92b7ea2f7a918c99bd0d4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb70d4b6d41237577c385842839420e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gafb70d4b6d41237577c385842839420e4">LL_TIM_ETR_FILTER_FDIV16_N8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>)</td></tr>
<tr class="separator:gafb70d4b6d41237577c385842839420e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc217f41cd6c3a55993ab27d19a48cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gafc217f41cd6c3a55993ab27d19a48cb5">LL_TIM_ETR_FILTER_FDIV32_N5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>)</td></tr>
<tr class="separator:gafc217f41cd6c3a55993ab27d19a48cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e185b8da0b2f3ba10de8718f645364f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0e185b8da0b2f3ba10de8718f645364f">LL_TIM_ETR_FILTER_FDIV32_N6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>)</td></tr>
<tr class="separator:ga0e185b8da0b2f3ba10de8718f645364f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93720a3f0c7f46a9464f4543ff56a4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga93720a3f0c7f46a9464f4543ff56a4a7">LL_TIM_ETR_FILTER_FDIV32_N8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></td></tr>
<tr class="separator:ga93720a3f0c7f46a9464f4543ff56a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf696302efb413593e69af083fde06e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___b_r_e_a_k___p_o_l_a_r_i_t_y.html#gaf696302efb413593e69af083fde06e0a">LL_TIM_BREAK_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf696302efb413593e69af083fde06e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49face12bd736ef902ac3d3f14664378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___b_r_e_a_k___p_o_l_a_r_i_t_y.html#ga49face12bd736ef902ac3d3f14664378">LL_TIM_BREAK_POLARITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></td></tr>
<tr class="separator:ga49face12bd736ef902ac3d3f14664378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fae3b779f8513032a0215679df6405e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_s_s_i.html#ga6fae3b779f8513032a0215679df6405e">LL_TIM_OSSI_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6fae3b779f8513032a0215679df6405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8a4fd8934d52eeeeee155c5f096e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_s_s_i.html#ga4a8a4fd8934d52eeeeee155c5f096e96">LL_TIM_OSSI_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></td></tr>
<tr class="separator:ga4a8a4fd8934d52eeeeee155c5f096e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4830187628e7f9420acc05b72bfafc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_s_s_r.html#gab4830187628e7f9420acc05b72bfafc4">LL_TIM_OSSR_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab4830187628e7f9420acc05b72bfafc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b8aae25873ca9d30943aa9d35a2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___o_s_s_r.html#ga8d2b8aae25873ca9d30943aa9d35a2fe">LL_TIM_OSSR_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></td></tr>
<tr class="separator:ga8d2b8aae25873ca9d30943aa9d35a2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec23b17438a9ca018f83aebe2f5a65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga0ec23b17438a9ca018f83aebe2f5a65a">LL_TIM_DMABURST_BASEADDR_CR1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0ec23b17438a9ca018f83aebe2f5a65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576dd87bf9161b17b3cf6eec8a751e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga576dd87bf9161b17b3cf6eec8a751e0a">LL_TIM_DMABURST_BASEADDR_CR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a></td></tr>
<tr class="separator:ga576dd87bf9161b17b3cf6eec8a751e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedc6a0291cad82d8a7b09b8590757b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gafedc6a0291cad82d8a7b09b8590757b4">LL_TIM_DMABURST_BASEADDR_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a></td></tr>
<tr class="separator:gafedc6a0291cad82d8a7b09b8590757b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf666a272972b54fc3b292cd7500f8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gadf666a272972b54fc3b292cd7500f8c4">LL_TIM_DMABURST_BASEADDR_DIER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gadf666a272972b54fc3b292cd7500f8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871dfeea2a3a19249e8060064b838d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga871dfeea2a3a19249e8060064b838d47">LL_TIM_DMABURST_BASEADDR_SR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a></td></tr>
<tr class="separator:ga871dfeea2a3a19249e8060064b838d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba21ee27c1ae9213ae5b06beb4c66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">LL_TIM_DMABURST_BASEADDR_EGR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga7eba21ee27c1ae9213ae5b06beb4c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d7453bef5469d0e70fc28e3a39cc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gae6d7453bef5469d0e70fc28e3a39cc47">LL_TIM_DMABURST_BASEADDR_CCMR1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:gae6d7453bef5469d0e70fc28e3a39cc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242372ab048e82422f90395fa49adc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga242372ab048e82422f90395fa49adc65">LL_TIM_DMABURST_BASEADDR_CCMR2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga242372ab048e82422f90395fa49adc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab085aa1ae75d0c2b7022cd7ce040aa59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gab085aa1ae75d0c2b7022cd7ce040aa59">LL_TIM_DMABURST_BASEADDR_CCER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a></td></tr>
<tr class="separator:gab085aa1ae75d0c2b7022cd7ce040aa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f01c6a2c698e9f93593227742354c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga36f01c6a2c698e9f93593227742354c7">LL_TIM_DMABURST_BASEADDR_CNT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga36f01c6a2c698e9f93593227742354c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf6c2763bf9b64a0a3773f5d6f5c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">LL_TIM_DMABURST_BASEADDR_PSC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:ga9cf6c2763bf9b64a0a3773f5d6f5c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c2906d41dba15781631b60bb1ed796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gad4c2906d41dba15781631b60bb1ed796">LL_TIM_DMABURST_BASEADDR_ARR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gad4c2906d41dba15781631b60bb1ed796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c58504736fbbaf404e0b5afac6813bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8c58504736fbbaf404e0b5afac6813bf">LL_TIM_DMABURST_BASEADDR_RCR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>)</td></tr>
<tr class="separator:ga8c58504736fbbaf404e0b5afac6813bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba28346cb3fe179728e3ad9721475cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaba28346cb3fe179728e3ad9721475cca">LL_TIM_DMABURST_BASEADDR_CCR1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gaba28346cb3fe179728e3ad9721475cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc187c177da766d8c63f63335ff0794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaefc187c177da766d8c63f63335ff0794">LL_TIM_DMABURST_BASEADDR_CCR2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:gaefc187c177da766d8c63f63335ff0794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721232c3556eceff5a78ca651d32e35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga721232c3556eceff5a78ca651d32e35f">LL_TIM_DMABURST_BASEADDR_CCR3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga721232c3556eceff5a78ca651d32e35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b68c3570e647243e1824218db2c0d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga3b68c3570e647243e1824218db2c0d34">LL_TIM_DMABURST_BASEADDR_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a></td></tr>
<tr class="separator:ga3b68c3570e647243e1824218db2c0d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc934216e27984292138573706e8770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8fc934216e27984292138573706e8770">LL_TIM_DMABURST_BASEADDR_BDTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga8fc934216e27984292138573706e8770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dee50b791c1730b8af3a4506adafb05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_TIM_DMABURST_BASEADDR_OR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga8dee50b791c1730b8af3a4506adafb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774536a8640a026a11e19d437979b9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga774536a8640a026a11e19d437979b9fa">LL_TIM_DMABURST_LENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga774536a8640a026a11e19d437979b9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6f2b75558bd5aaea60ea21e72fadac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaeb6f2b75558bd5aaea60ea21e72fadac">LL_TIM_DMABURST_LENGTH_2TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a></td></tr>
<tr class="separator:gaeb6f2b75558bd5aaea60ea21e72fadac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c2952a189d2cf25791313b5ab92ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac0c2952a189d2cf25791313b5ab92ed8">LL_TIM_DMABURST_LENGTH_3TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a></td></tr>
<tr class="separator:gac0c2952a189d2cf25791313b5ab92ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651e940e37c6069fed3bec13eaed3e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga651e940e37c6069fed3bec13eaed3e88">LL_TIM_DMABURST_LENGTH_4TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga651e940e37c6069fed3bec13eaed3e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e52cb8207a18b47c5f5a0f95b200cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga84e52cb8207a18b47c5f5a0f95b200cc">LL_TIM_DMABURST_LENGTH_5TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a></td></tr>
<tr class="separator:ga84e52cb8207a18b47c5f5a0f95b200cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf46771ea4dac5a1956d6f2fba572599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaaf46771ea4dac5a1956d6f2fba572599">LL_TIM_DMABURST_LENGTH_6TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gaaf46771ea4dac5a1956d6f2fba572599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b5351150b8169c9a51bb77b96850f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaf7b5351150b8169c9a51bb77b96850f4">LL_TIM_DMABURST_LENGTH_7TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:gaf7b5351150b8169c9a51bb77b96850f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac611d74fbb70cb2de050cec58ab37fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac611d74fbb70cb2de050cec58ab37fc9">LL_TIM_DMABURST_LENGTH_8TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gac611d74fbb70cb2de050cec58ab37fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eaf43500fdca291f9ad013da7a2336d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga4eaf43500fdca291f9ad013da7a2336d">LL_TIM_DMABURST_LENGTH_9TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a></td></tr>
<tr class="separator:ga4eaf43500fdca291f9ad013da7a2336d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae548da08d26c27a83e317268a92df7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae548da08d26c27a83e317268a92df7fb">LL_TIM_DMABURST_LENGTH_10TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gae548da08d26c27a83e317268a92df7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd4ad3cc3414e1f6e824d9b2e0a1eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">LL_TIM_DMABURST_LENGTH_11TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:gabdd4ad3cc3414e1f6e824d9b2e0a1eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbe38d1f20850842f3dd0e289447a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaadbe38d1f20850842f3dd0e289447a84">LL_TIM_DMABURST_LENGTH_12TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gaadbe38d1f20850842f3dd0e289447a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a086a8877e251077ff7e115b23c20d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga3a086a8877e251077ff7e115b23c20d9">LL_TIM_DMABURST_LENGTH_13TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>)</td></tr>
<tr class="separator:ga3a086a8877e251077ff7e115b23c20d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43c417b698b0dbf56bb34c43e8ab70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga1a43c417b698b0dbf56bb34c43e8ab70">LL_TIM_DMABURST_LENGTH_14TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga1a43c417b698b0dbf56bb34c43e8ab70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e08610e4be903acf5c8ac19ae45b229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga6e08610e4be903acf5c8ac19ae45b229">LL_TIM_DMABURST_LENGTH_15TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:ga6e08610e4be903acf5c8ac19ae45b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b0ba04cce043dc49e3e90fd5352478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga76b0ba04cce043dc49e3e90fd5352478">LL_TIM_DMABURST_LENGTH_16TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga76b0ba04cce043dc49e3e90fd5352478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01d6b98eb22cdcd6c9a5a9dd5117f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">LL_TIM_DMABURST_LENGTH_17TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a></td></tr>
<tr class="separator:gae01d6b98eb22cdcd6c9a5a9dd5117f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484504dd19886c92525ee1a13213fae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga484504dd19886c92525ee1a13213fae2">LL_TIM_DMABURST_LENGTH_18TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga484504dd19886c92525ee1a13213fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89b80a2b1944633801d040359a14880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#gad89b80a2b1944633801d040359a14880">LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO</a>&#160;&#160;&#160;TIM2_OR_RMP_MASK</td></tr>
<tr class="separator:gad89b80a2b1944633801d040359a14880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e8e1285ee5121089b67c7e1dfee5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#ga32e8e1285ee5121089b67c7e1dfee5c5">LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</a> | TIM2_OR_RMP_MASK)</td></tr>
<tr class="separator:ga32e8e1285ee5121089b67c7e1dfee5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0ecfcf197f0c4a76ec4351bbca3fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#ga3b0ecfcf197f0c4a76ec4351bbca3fae">LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</a> | TIM2_OR_RMP_MASK)</td></tr>
<tr class="separator:ga3b0ecfcf197f0c4a76ec4351bbca3fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd237cc4325df4e482295e7d9a5a3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga3bd237cc4325df4e482295e7d9a5a3fa">LL_TIM_TIM5_TI4_RMP_GPIO</a>&#160;&#160;&#160;TIM5_OR_RMP_MASK</td></tr>
<tr class="separator:ga3bd237cc4325df4e482295e7d9a5a3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac3fc43b48f06974e4c938326acba7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga8ac3fc43b48f06974e4c938326acba7d">LL_TIM_TIM5_TI4_RMP_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a> | TIM5_OR_RMP_MASK)</td></tr>
<tr class="separator:ga8ac3fc43b48f06974e4c938326acba7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea7ef34adc08a9c8491970d7ca61dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga01ea7ef34adc08a9c8491970d7ca61dd">LL_TIM_TIM5_TI4_RMP_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a> | TIM5_OR_RMP_MASK)</td></tr>
<tr class="separator:ga01ea7ef34adc08a9c8491970d7ca61dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cb48a58b6e3a9aa463a5911eb31b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga02cb48a58b6e3a9aa463a5911eb31b5a">LL_TIM_TIM5_TI4_RMP_RTC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</a> | TIM5_OR_RMP_MASK)</td></tr>
<tr class="separator:ga02cb48a58b6e3a9aa463a5911eb31b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3695537fc822ac4de16aa84f8f123de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga3695537fc822ac4de16aa84f8f123de5">LL_TIM_TIM11_TI1_RMP_GPIO</a>&#160;&#160;&#160;TIM11_OR_RMP_MASK</td></tr>
<tr class="separator:ga3695537fc822ac4de16aa84f8f123de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3208f9e914e48061f3c0ca7cfbda9202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga3208f9e914e48061f3c0ca7cfbda9202">LL_TIM_TIM11_TI1_RMP_GPIO1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5">TIM_OR_TI1_RMP_0</a> | TIM11_OR_RMP_MASK)</td></tr>
<tr class="separator:ga3208f9e914e48061f3c0ca7cfbda9202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789ce012b9a091da98ef4f5e6de84c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga789ce012b9a091da98ef4f5e6de84c9e">LL_TIM_TIM11_TI1_RMP_GPIO2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e">TIM_OR_TI1_RMP</a>   | TIM11_OR_RMP_MASK)</td></tr>
<tr class="separator:ga789ce012b9a091da98ef4f5e6de84c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134b8e0a3c1d53e785df961c9c1eceb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga134b8e0a3c1d53e785df961c9c1eceb1">LL_TIM_TIM11_TI1_RMP_HSE_RTC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">TIM_OR_TI1_RMP_1</a> | TIM11_OR_RMP_MASK)</td></tr>
<tr class="separator:ga134b8e0a3c1d53e785df961c9c1eceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c0f72d2bb26b6582cd53cd47130acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad7c0f72d2bb26b6582cd53cd47130acd">LL_TIM_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:gad7c0f72d2bb26b6582cd53cd47130acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in TIM register.  <a href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad7c0f72d2bb26b6582cd53cd47130acd">More...</a><br /></td></tr>
<tr class="separator:gad7c0f72d2bb26b6582cd53cd47130acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab876ea9d50f5ebcade57bca1aacc298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gab876ea9d50f5ebcade57bca1aacc298d">LL_TIM_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:gab876ea9d50f5ebcade57bca1aacc298d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in TIM register.  <a href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gab876ea9d50f5ebcade57bca1aacc298d">More...</a><br /></td></tr>
<tr class="separator:gab876ea9d50f5ebcade57bca1aacc298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab15c6c654a9bf7da9b83dd9f73194f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1">__LL_TIM_CALC_DEADTIME</a>(__TIMCLK__,  __CKD__,  __DT__)</td></tr>
<tr class="memdesc:gaab15c6c654a9bf7da9b83dd9f73194f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.  <a href="group___t_i_m___l_l___e_m___exported___macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1">More...</a><br /></td></tr>
<tr class="separator:gaab15c6c654a9bf7da9b83dd9f73194f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c867c7215bb42fc19b68db4c91a45c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#ga2c867c7215bb42fc19b68db4c91a45c6">__LL_TIM_CALC_PSC</a>(__TIMCLK__,  __CNTCLK__)&#160;&#160;&#160;   ((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U</td></tr>
<tr class="memdesc:ga2c867c7215bb42fc19b68db4c91a45c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the prescaler value to achieve the required counter clock frequency.  <a href="group___t_i_m___l_l___e_m___exported___macros.html#ga2c867c7215bb42fc19b68db4c91a45c6">More...</a><br /></td></tr>
<tr class="separator:ga2c867c7215bb42fc19b68db4c91a45c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bff941a6aa5e21a7dd6b26c88357e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53">__LL_TIM_CALC_ARR</a>(__TIMCLK__,  __PSC__,  __FREQ__)&#160;&#160;&#160;     (((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U</td></tr>
<tr class="memdesc:ga9bff941a6aa5e21a7dd6b26c88357e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required output signal frequency.  <a href="group___t_i_m___l_l___e_m___exported___macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53">More...</a><br /></td></tr>
<tr class="separator:ga9bff941a6aa5e21a7dd6b26c88357e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab877d6fb5d7681a6b3f86790720f0732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#gab877d6fb5d7681a6b3f86790720f0732">__LL_TIM_CALC_DELAY</a>(__TIMCLK__,  __PSC__,  __DELAY__)</td></tr>
<tr class="memdesc:gab877d6fb5d7681a6b3f86790720f0732"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay.  <a href="group___t_i_m___l_l___e_m___exported___macros.html#gab877d6fb5d7681a6b3f86790720f0732">More...</a><br /></td></tr>
<tr class="separator:gab877d6fb5d7681a6b3f86790720f0732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1043a9fb32346eac040697bd96c76d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#ga1043a9fb32346eac040697bd96c76d77">__LL_TIM_CALC_PULSE</a>(__TIMCLK__,  __PSC__,  __DELAY__,  __PULSE__)</td></tr>
<tr class="memdesc:ga1043a9fb32346eac040697bd96c76d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode).  <a href="group___t_i_m___l_l___e_m___exported___macros.html#ga1043a9fb32346eac040697bd96c76d77">More...</a><br /></td></tr>
<tr class="separator:ga1043a9fb32346eac040697bd96c76d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf898d06b9206e650c03c6d5ff4a62c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_m___exported___macros.html#gaf898d06b9206e650c03c6d5ff4a62c36">__LL_TIM_GET_ICPSC_RATIO</a>(__ICPSC__)&#160;&#160;&#160;   ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</td></tr>
<tr class="memdesc:gaf898d06b9206e650c03c6d5ff4a62c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro retrieving the ratio of the input capture prescaler.  <a href="group___t_i_m___l_l___e_m___exported___macros.html#gaf898d06b9206e650c03c6d5ff4a62c36">More...</a><br /></td></tr>
<tr class="separator:gaf898d06b9206e650c03c6d5ff4a62c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga318e31d88952bb51211d9d4d38fa99d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga318e31d88952bb51211d9d4d38fa99d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timer counter. @rmtoll CR1 CEN LL_TIM_EnableCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">More...</a><br /></td></tr>
<tr class="separator:ga318e31d88952bb51211d9d4d38fa99d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8baf9f116fd17592ec2e9c9d502668"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaec8baf9f116fd17592ec2e9c9d502668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable timer counter. @rmtoll CR1 CEN LL_TIM_DisableCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">More...</a><br /></td></tr>
<tr class="separator:gaec8baf9f116fd17592ec2e9c9d502668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the timer counter is enabled. @rmtoll CR1 CEN LL_TIM_IsEnabledCounter.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">More...</a><br /></td></tr>
<tr class="separator:ga0e7d2abc91ea01ec980b3629d75dfb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c71e98613a68b50876e42ea6ea135f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6c71e98613a68b50876e42ea6ea135f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update event generation. @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">More...</a><br /></td></tr>
<tr class="separator:ga6c71e98613a68b50876e42ea6ea135f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update event generation. @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">More...</a><br /></td></tr>
<tr class="separator:ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab613e684fb8804f466482bf5988737bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gab613e684fb8804f466482bf5988737bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether update event generation is enabled. @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">More...</a><br /></td></tr>
<tr class="separator:gab613e684fb8804f466482bf5988737bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</td></tr>
<tr class="memdesc:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set update event source.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">More...</a><br /></td></tr>
<tr class="separator:ga766975b6fa1ec81340fc4dafd8b62fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed49a41fe48c5d77775a62065c9cae24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaed49a41fe48c5d77775a62065c9cae24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual event update source @rmtoll CR1 URS LL_TIM_GetUpdateSource.  <a href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">More...</a><br /></td></tr>
<tr class="separator:gaed49a41fe48c5d77775a62065c9cae24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</td></tr>
<tr class="memdesc:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set one pulse mode (one shot v.s. repetitive). @rmtoll CR1 OPM LL_TIM_SetOnePulseMode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">More...</a><br /></td></tr>
<tr class="separator:ga9c1cb0ec71af8eef765a97b6fbc5386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128c02be198e46b02bab3766fe62e11e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga128c02be198e46b02bab3766fe62e11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual one pulse mode. @rmtoll CR1 OPM LL_TIM_GetOnePulseMode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">More...</a><br /></td></tr>
<tr class="separator:ga128c02be198e46b02bab3766fe62e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbd129da8929563fe7de9a9b6e82105"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</td></tr>
<tr class="memdesc:ga3fbd129da8929563fe7de9a9b6e82105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the timer counter counting mode.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">More...</a><br /></td></tr>
<tr class="separator:ga3fbd129da8929563fe7de9a9b6e82105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual counter mode.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">More...</a><br /></td></tr>
<tr class="separator:gab2dc8faeb02ea4b0c454d08de47e6d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafbc988f132718a179ce4b3723d2895"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacafbc988f132718a179ce4b3723d2895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_EnableARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">More...</a><br /></td></tr>
<tr class="separator:gacafbc988f132718a179ce4b3723d2895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_DisableARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">More...</a><br /></td></tr>
<tr class="separator:ga6abd4a32611fe317bbaaa0caba3de87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9aafd172f8739708ddf925406a7d89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8b9aafd172f8739708ddf925406a7d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether auto-reload (ARR) preload is enabled. @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">More...</a><br /></td></tr>
<tr class="separator:ga8b9aafd172f8739708ddf925406a7d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</td></tr>
<tr class="memdesc:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">More...</a><br /></td></tr>
<tr class="separator:gab193c4bdaaae6a8240da69a2bfb88dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8481a1bb753c169a3bfcbcce729f57d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gae8481a1bb753c169a3bfcbcce729f57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">More...</a><br /></td></tr>
<tr class="separator:gae8481a1bb753c169a3bfcbcce729f57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</td></tr>
<tr class="memdesc:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">More...</a><br /></td></tr>
<tr class="separator:ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">More...</a><br /></td></tr>
<tr class="separator:ga479b30e126e7ce0b8fda8ee1b12da14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current direction of the counter @rmtoll CR1 DIR LL_TIM_GetDirection.  <a href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">More...</a><br /></td></tr>
<tr class="separator:gab598fef377dda255fa33ab0d2b5eb3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35cee843046e8f684efab3dd14b2583"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</td></tr>
<tr class="memdesc:gae35cee843046e8f684efab3dd14b2583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler value.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">More...</a><br /></td></tr>
<tr class="separator:gae35cee843046e8f684efab3dd14b2583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e350faadd6d2471bb3a476587535b02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga0e350faadd6d2471bb3a476587535b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the prescaler value. @rmtoll PSC PSC LL_TIM_GetPrescaler.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">More...</a><br /></td></tr>
<tr class="separator:ga0e350faadd6d2471bb3a476587535b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a604a4e89720f96044786c7336b9320"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</td></tr>
<tr class="memdesc:ga8a604a4e89720f96044786c7336b9320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the auto-reload value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">More...</a><br /></td></tr>
<tr class="separator:ga8a604a4e89720f96044786c7336b9320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the auto-reload value. @rmtoll ARR ARR LL_TIM_GetAutoReload.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">More...</a><br /></td></tr>
<tr class="separator:ga20cfdce8dac87b07bdf96c28fa719ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</td></tr>
<tr class="memdesc:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the repetition counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">More...</a><br /></td></tr>
<tr class="separator:gae0b0a7b2f767dc5560cac3431565c0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the repetition counter value.  <a href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">More...</a><br /></td></tr>
<tr class="separator:ga399207d4afe0eab8c4cfd87ee152c6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108aae76761471edd74ba61c76fc4edd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga108aae76761471edd74ba61c76fc4edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">More...</a><br /></td></tr>
<tr class="separator:ga108aae76761471edd74ba61c76fc4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">More...</a><br /></td></tr>
<tr class="separator:gaab2ad3429ca856e2735cabdccd1ffb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</td></tr>
<tr class="memdesc:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">More...</a><br /></td></tr>
<tr class="separator:ga5b4a0b562755ed0b96cec9de19b0376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26a920ae28bff910ddde8a10d3f431f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</td></tr>
<tr class="memdesc:gaa26a920ae28bff910ddde8a10d3f431f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">More...</a><br /></td></tr>
<tr class="separator:gaa26a920ae28bff910ddde8a10d3f431f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">More...</a><br /></td></tr>
<tr class="separator:gac96ac4dab22f7ef4289c59c6e8e01953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac014c43ca9b85f3e11624528f513c4bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</td></tr>
<tr class="memdesc:gac014c43ca9b85f3e11624528f513c4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the lock level to freeze the configuration of several capture/compare parameters.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">More...</a><br /></td></tr>
<tr class="separator:gac014c43ca9b85f3e11624528f513c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02677bd1c96fa4586fd3ade315fec06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:gaf02677bd1c96fa4586fd3ade315fec06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_EnableChannel<br  />
 CCER CC1NE LL_TIM_CC_EnableChannel<br  />
 CCER CC2E LL_TIM_CC_EnableChannel<br  />
 CCER CC2NE LL_TIM_CC_EnableChannel<br  />
 CCER CC3E LL_TIM_CC_EnableChannel<br  />
 CCER CC3NE LL_TIM_CC_EnableChannel<br  />
 CCER CC4E LL_TIM_CC_EnableChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">More...</a><br /></td></tr>
<tr class="separator:gaf02677bd1c96fa4586fd3ade315fec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48863beb14ff308c0c6a389d35a51d28"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:ga48863beb14ff308c0c6a389d35a51d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_DisableChannel<br  />
 CCER CC1NE LL_TIM_CC_DisableChannel<br  />
 CCER CC2E LL_TIM_CC_DisableChannel<br  />
 CCER CC2NE LL_TIM_CC_DisableChannel<br  />
 CCER CC3E LL_TIM_CC_DisableChannel<br  />
 CCER CC3NE LL_TIM_CC_DisableChannel<br  />
 CCER CC4E LL_TIM_CC_DisableChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">More...</a><br /></td></tr>
<tr class="separator:ga48863beb14ff308c0c6a389d35a51d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86fdbcda859d181fc177c3af26a529c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</td></tr>
<tr class="memdesc:gab86fdbcda859d181fc177c3af26a529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether channel(s) is(are) enabled. @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC1NE LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC2E LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC2NE LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC3E LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC3NE LL_TIM_CC_IsEnabledChannel<br  />
 CCER CC4E LL_TIM_CC_IsEnabledChannel.  <a href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">More...</a><br /></td></tr>
<tr class="separator:gab86fdbcda859d181fc177c3af26a529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bbc48d24d198bdd8794c78b805f898"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr class="memdesc:ga09bbc48d24d198bdd8794c78b805f898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an output channel. @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput<br  />
 CCMR1 CC2S LL_TIM_OC_ConfigOutput<br  />
 CCMR2 CC3S LL_TIM_OC_ConfigOutput<br  />
 CCMR2 CC4S LL_TIM_OC_ConfigOutput<br  />
 CCER CC1P LL_TIM_OC_ConfigOutput<br  />
 CCER CC2P LL_TIM_OC_ConfigOutput<br  />
 CCER CC3P LL_TIM_OC_ConfigOutput<br  />
 CCER CC4P LL_TIM_OC_ConfigOutput<br  />
 CR2 OIS1 LL_TIM_OC_ConfigOutput<br  />
 CR2 OIS2 LL_TIM_OC_ConfigOutput<br  />
 CR2 OIS3 LL_TIM_OC_ConfigOutput<br  />
 CR2 OIS4 LL_TIM_OC_ConfigOutput.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">More...</a><br /></td></tr>
<tr class="separator:ga09bbc48d24d198bdd8794c78b805f898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e509003056c6e203e62e7044cbec9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</td></tr>
<tr class="memdesc:gac8e509003056c6e203e62e7044cbec9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are derived. @rmtoll CCMR1 OC1M LL_TIM_OC_SetMode<br  />
 CCMR1 OC2M LL_TIM_OC_SetMode<br  />
 CCMR2 OC3M LL_TIM_OC_SetMode<br  />
 CCMR2 OC4M LL_TIM_OC_SetMode.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">More...</a><br /></td></tr>
<tr class="separator:gac8e509003056c6e203e62e7044cbec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec65171d31584f23491a20993c5f0df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga1ec65171d31584f23491a20993c5f0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output compare mode of an output channel. @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode<br  />
 CCMR1 OC2M LL_TIM_OC_GetMode<br  />
 CCMR2 OC3M LL_TIM_OC_GetMode<br  />
 CCMR2 OC4M LL_TIM_OC_GetMode.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">More...</a><br /></td></tr>
<tr class="separator:ga1ec65171d31584f23491a20993c5f0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb869e2f7ee4471327d652e197ee0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</td></tr>
<tr class="memdesc:ga251fb869e2f7ee4471327d652e197ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_SetPolarity<br  />
 CCER CC1NP LL_TIM_OC_SetPolarity<br  />
 CCER CC2P LL_TIM_OC_SetPolarity<br  />
 CCER CC2NP LL_TIM_OC_SetPolarity<br  />
 CCER CC3P LL_TIM_OC_SetPolarity<br  />
 CCER CC3NP LL_TIM_OC_SetPolarity<br  />
 CCER CC4P LL_TIM_OC_SetPolarity.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">More...</a><br /></td></tr>
<tr class="separator:ga251fb869e2f7ee4471327d652e197ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_GetPolarity<br  />
 CCER CC1NP LL_TIM_OC_GetPolarity<br  />
 CCER CC2P LL_TIM_OC_GetPolarity<br  />
 CCER CC2NP LL_TIM_OC_GetPolarity<br  />
 CCER CC3P LL_TIM_OC_GetPolarity<br  />
 CCER CC3NP LL_TIM_OC_GetPolarity<br  />
 CCER CC4P LL_TIM_OC_GetPolarity.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">More...</a><br /></td></tr>
<tr class="separator:ga9732c88a4a86951dd0c9ff1abb2c9099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</td></tr>
<tr class="memdesc:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IDLE state of an output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">More...</a><br /></td></tr>
<tr class="separator:gaf895bc94c33e3d78503903ef4a1cdc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IDLE state of an output channel @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState<br  />
 CR2 OIS1N LL_TIM_OC_GetIdleState<br  />
 CR2 OIS2 LL_TIM_OC_GetIdleState<br  />
 CR2 OIS2N LL_TIM_OC_GetIdleState<br  />
 CR2 OIS3 LL_TIM_OC_GetIdleState<br  />
 CR2 OIS3N LL_TIM_OC_GetIdleState<br  />
 CR2 OIS4 LL_TIM_OC_GetIdleState.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">More...</a><br /></td></tr>
<tr class="separator:gabdc3f36ed265eb5266f8fe7d0a3f4719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9fb40dd264528737f8fca503411d42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga5a9fb40dd264528737f8fca503411d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fast mode for the output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">More...</a><br /></td></tr>
<tr class="separator:ga5a9fb40dd264528737f8fca503411d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e0e27313224afbb74e9c341a61e10"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga6f6e0e27313224afbb74e9c341a61e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable fast mode for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast<br  />
 CCMR1 OC2FE LL_TIM_OC_DisableFast<br  />
 CCMR2 OC3FE LL_TIM_OC_DisableFast<br  />
 CCMR2 OC4FE LL_TIM_OC_DisableFast.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">More...</a><br /></td></tr>
<tr class="separator:ga6f6e0e27313224afbb74e9c341a61e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether fast mode is enabled for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnabledFast<br  />
 CCMR1 OC2FE LL_TIM_OC_IsEnabledFast<br  />
 CCMR2 OC3FE LL_TIM_OC_IsEnabledFast<br  />
 CCMR2 OC4FE LL_TIM_OC_IsEnabledFast<br  />
.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">More...</a><br /></td></tr>
<tr class="separator:ga093aa7d1ee69f26927ea6a7af8f069c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad069a0e5a314461188af6e95387533d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gad069a0e5a314461188af6e95387533d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_EnablePreload<br  />
 CCMR1 OC2PE LL_TIM_OC_EnablePreload<br  />
 CCMR2 OC3PE LL_TIM_OC_EnablePreload<br  />
 CCMR2 OC4PE LL_TIM_OC_EnablePreload.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">More...</a><br /></td></tr>
<tr class="separator:gad069a0e5a314461188af6e95387533d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917f983b80498e9917bc5a23a74bc487"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga917f983b80498e9917bc5a23a74bc487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_DisablePreload<br  />
 CCMR1 OC2PE LL_TIM_OC_DisablePreload<br  />
 CCMR2 OC3PE LL_TIM_OC_DisablePreload<br  />
 CCMR2 OC4PE LL_TIM_OC_DisablePreload.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">More...</a><br /></td></tr>
<tr class="separator:ga917f983b80498e9917bc5a23a74bc487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f5c6274acd6a875f7641e8c3aee589"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga89f5c6274acd6a875f7641e8c3aee589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload<br  />
 CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload<br  />
 CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload<br  />
 CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload<br  />
.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">More...</a><br /></td></tr>
<tr class="separator:ga89f5c6274acd6a875f7641e8c3aee589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clearing the output channel on an external event.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">More...</a><br /></td></tr>
<tr class="separator:ga55897c5f4540e7d2d24e4ce776201ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642af0399766a3fc8771f5796f5bbf63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga642af0399766a3fc8771f5796f5bbf63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clearing the output channel on an external event.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">More...</a><br /></td></tr>
<tr class="separator:ga642af0399766a3fc8771f5796f5bbf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15920a160e122f174e49c26a407848f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga15920a160e122f174e49c26a407848f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates clearing the output channel on an external event is enabled for the output channel.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">More...</a><br /></td></tr>
<tr class="separator:ga15920a160e122f174e49c26a407848f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c52cfd03520da1258e66916e9ae64d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</td></tr>
<tr class="memdesc:ga6c52cfd03520da1258e66916e9ae64d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge if the Ocx and OCxN signals).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">More...</a><br /></td></tr>
<tr class="separator:ga6c52cfd03520da1258e66916e9ae64d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ac40271e5e39c95fcf7084e909f259"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga38ac40271e5e39c95fcf7084e909f259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 1 (TIMx_CCR1).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">More...</a><br /></td></tr>
<tr class="separator:ga38ac40271e5e39c95fcf7084e909f259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 2 (TIMx_CCR2).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">More...</a><br /></td></tr>
<tr class="separator:ga9657891fe9a9de9bc8466dfb9fd7c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234c6b2ed7029808d23813acffcada4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga234c6b2ed7029808d23813acffcada4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 3 (TIMx_CCR3).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">More...</a><br /></td></tr>
<tr class="separator:ga234c6b2ed7029808d23813acffcada4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f00aefc876b37b52367e55fb61669f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</td></tr>
<tr class="memdesc:ga1f00aefc876b37b52367e55fb61669f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 4 (TIMx_CCR4).  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">More...</a><br /></td></tr>
<tr class="separator:ga1f00aefc876b37b52367e55fb61669f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR1) set for output channel 1.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">More...</a><br /></td></tr>
<tr class="separator:ga108efdbd049a0b420ce21b31cbb97b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR2) set for output channel 2.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">More...</a><br /></td></tr>
<tr class="separator:ga1843ab1e344bdfdfdb0c7b82700c3f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39680e13cd1a37df9417f7ab722b262f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga39680e13cd1a37df9417f7ab722b262f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR3) set for output channel 3.  <a href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">More...</a><br /></td></tr>
<tr class="separator:ga39680e13cd1a37df9417f7ab722b262f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR4) set for output channel 4.  <a href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">More...</a><br /></td></tr>
<tr class="separator:gaf37a447d19ec7d72a7511d9f22d4c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0002c4b126fdd8a6063f1a53155c129b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr class="memdesc:ga0002c4b126fdd8a6063f1a53155c129b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure input channel. @rmtoll CCMR1 CC1S LL_TIM_IC_Config<br  />
 CCMR1 IC1PSC LL_TIM_IC_Config<br  />
 CCMR1 IC1F LL_TIM_IC_Config<br  />
 CCMR1 CC2S LL_TIM_IC_Config<br  />
 CCMR1 IC2PSC LL_TIM_IC_Config<br  />
 CCMR1 IC2F LL_TIM_IC_Config<br  />
 CCMR2 CC3S LL_TIM_IC_Config<br  />
 CCMR2 IC3PSC LL_TIM_IC_Config<br  />
 CCMR2 IC3F LL_TIM_IC_Config<br  />
 CCMR2 CC4S LL_TIM_IC_Config<br  />
 CCMR2 IC4PSC LL_TIM_IC_Config<br  />
 CCMR2 IC4F LL_TIM_IC_Config<br  />
 CCER CC1P LL_TIM_IC_Config<br  />
 CCER CC1NP LL_TIM_IC_Config<br  />
 CCER CC2P LL_TIM_IC_Config<br  />
 CCER CC2NP LL_TIM_IC_Config<br  />
 CCER CC3P LL_TIM_IC_Config<br  />
 CCER CC3NP LL_TIM_IC_Config<br  />
 CCER CC4P LL_TIM_IC_Config<br  />
 CCER CC4NP LL_TIM_IC_Config.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">More...</a><br /></td></tr>
<tr class="separator:ga0002c4b126fdd8a6063f1a53155c129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</td></tr>
<tr class="memdesc:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the active input. @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput<br  />
 CCMR1 CC2S LL_TIM_IC_SetActiveInput<br  />
 CCMR2 CC3S LL_TIM_IC_SetActiveInput<br  />
 CCMR2 CC4S LL_TIM_IC_SetActiveInput.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">More...</a><br /></td></tr>
<tr class="separator:ga8534da665afa00f64e29f1cbdb0e28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28c684abaa9062ac0401e50f062e15e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gae28c684abaa9062ac0401e50f062e15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current active input. @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput<br  />
 CCMR1 CC2S LL_TIM_IC_GetActiveInput<br  />
 CCMR2 CC3S LL_TIM_IC_GetActiveInput<br  />
 CCMR2 CC4S LL_TIM_IC_GetActiveInput.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">More...</a><br /></td></tr>
<tr class="separator:gae28c684abaa9062ac0401e50f062e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9aeb4f769623cabf8f38c119efd59a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</td></tr>
<tr class="memdesc:gac9aeb4f769623cabf8f38c119efd59a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler of input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler<br  />
 CCMR1 IC2PSC LL_TIM_IC_SetPrescaler<br  />
 CCMR2 IC3PSC LL_TIM_IC_SetPrescaler<br  />
 CCMR2 IC4PSC LL_TIM_IC_SetPrescaler.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">More...</a><br /></td></tr>
<tr class="separator:gac9aeb4f769623cabf8f38c119efd59a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18b3156ce854649a1e5d83b0c64e349"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaa18b3156ce854649a1e5d83b0c64e349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current prescaler value acting on an input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescaler<br  />
 CCMR1 IC2PSC LL_TIM_IC_GetPrescaler<br  />
 CCMR2 IC3PSC LL_TIM_IC_GetPrescaler<br  />
 CCMR2 IC4PSC LL_TIM_IC_GetPrescaler.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">More...</a><br /></td></tr>
<tr class="separator:gaa18b3156ce854649a1e5d83b0c64e349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</td></tr>
<tr class="memdesc:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter<br  />
 CCMR1 IC2F LL_TIM_IC_SetFilter<br  />
 CCMR2 IC3F LL_TIM_IC_SetFilter<br  />
 CCMR2 IC4F LL_TIM_IC_SetFilter.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">More...</a><br /></td></tr>
<tr class="separator:ga1621f837bbf32c9bd8d84f7989220d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983f5e8e6c96485af41143bb6f8074c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga983f5e8e6c96485af41143bb6f8074c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter<br  />
 CCMR1 IC2F LL_TIM_IC_GetFilter<br  />
 CCMR2 IC3F LL_TIM_IC_GetFilter<br  />
 CCMR2 IC4F LL_TIM_IC_GetFilter.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">More...</a><br /></td></tr>
<tr class="separator:ga983f5e8e6c96485af41143bb6f8074c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd12b3d6ac379be1223b0a3da98de507"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</td></tr>
<tr class="memdesc:gabd12b3d6ac379be1223b0a3da98de507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_SetPolarity<br  />
 CCER CC1NP LL_TIM_IC_SetPolarity<br  />
 CCER CC2P LL_TIM_IC_SetPolarity<br  />
 CCER CC2NP LL_TIM_IC_SetPolarity<br  />
 CCER CC3P LL_TIM_IC_SetPolarity<br  />
 CCER CC3NP LL_TIM_IC_SetPolarity<br  />
 CCER CC4P LL_TIM_IC_SetPolarity<br  />
 CCER CC4NP LL_TIM_IC_SetPolarity.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">More...</a><br /></td></tr>
<tr class="separator:gabd12b3d6ac379be1223b0a3da98de507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_GetPolarity<br  />
 CCER CC1NP LL_TIM_IC_GetPolarity<br  />
 CCER CC2P LL_TIM_IC_GetPolarity<br  />
 CCER CC2NP LL_TIM_IC_GetPolarity<br  />
 CCER CC3P LL_TIM_IC_GetPolarity<br  />
 CCER CC3NP LL_TIM_IC_GetPolarity<br  />
 CCER CC4P LL_TIM_IC_GetPolarity<br  />
 CCER CC4NP LL_TIM_IC_GetPolarity.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">More...</a><br /></td></tr>
<tr class="separator:ga03b4334307b22cd4a4a3474136ffa4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).  <a href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">More...</a><br /></td></tr>
<tr class="separator:gadb89167d0cb4d7b66e610fa5babe8f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47cb23ca4b9d87bda152ded33a81a69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac47cb23ca4b9d87bda152ded33a81a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">More...</a><br /></td></tr>
<tr class="separator:gac47cb23ca4b9d87bda152ded33a81a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">More...</a><br /></td></tr>
<tr class="separator:ga33292fe4ac7f8b8026ffed2116a460e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54875cb4a4f8818609ef2c2e2649363b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga54875cb4a4f8818609ef2c2e2649363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 1.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">More...</a><br /></td></tr>
<tr class="separator:ga54875cb4a4f8818609ef2c2e2649363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 2.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">More...</a><br /></td></tr>
<tr class="separator:ga06f98c0dfc67c7497d0d6b25511dd633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83969548044531e6e31e1eb6a25c61c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad83969548044531e6e31e1eb6a25c61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 3.  <a href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">More...</a><br /></td></tr>
<tr class="separator:gad83969548044531e6e31e1eb6a25c61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 4.  <a href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">More...</a><br /></td></tr>
<tr class="separator:ga826a636ef1b1b1666e5d08271fbb0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock mode 2.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">More...</a><br /></td></tr>
<tr class="separator:gabb45b9b91f38df3b9161ce1ca882bcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea510994f63bf53ffe280b266f70fffa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaea510994f63bf53ffe280b266f70fffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock mode 2.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">More...</a><br /></td></tr>
<tr class="separator:gaea510994f63bf53ffe280b266f70fffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether external clock mode 2 is enabled.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">More...</a><br /></td></tr>
<tr class="separator:gabed99bf02aacd60bbf3ef224da59d7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</td></tr>
<tr class="memdesc:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock source of the counter clock.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">More...</a><br /></td></tr>
<tr class="separator:ga1bf8624f69647c54afbbe8ff1d62abce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0a7e36fc7442ac653d827709f2792"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</td></tr>
<tr class="memdesc:gaf7e0a7e36fc7442ac653d827709f2792"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the encoder interface mode.  <a href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">More...</a><br /></td></tr>
<tr class="separator:gaf7e0a7e36fc7442ac653d827709f2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921e4442342005c702a896c68723b403"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</td></tr>
<tr class="memdesc:ga921e4442342005c702a896c68723b403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger output (TRGO) used for timer synchronization .  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">More...</a><br /></td></tr>
<tr class="separator:ga921e4442342005c702a896c68723b403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ded39e7c38384f3ffea961990691b78"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</td></tr>
<tr class="memdesc:ga0ded39e7c38384f3ffea961990691b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the synchronization mode of a slave timer.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">More...</a><br /></td></tr>
<tr class="separator:ga0ded39e7c38384f3ffea961990691b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c76610a0b99f9cd161304bbad4ed265"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</td></tr>
<tr class="memdesc:ga9c76610a0b99f9cd161304bbad4ed265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the selects the trigger input to be used to synchronize the counter.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">More...</a><br /></td></tr>
<tr class="separator:ga9c76610a0b99f9cd161304bbad4ed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53411d505c32d8c7b747ed985e07921"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa53411d505c32d8c7b747ed985e07921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Master/Slave mode.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">More...</a><br /></td></tr>
<tr class="separator:gaa53411d505c32d8c7b747ed985e07921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ef88b89e92205e06f300f93b500950"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa2ef88b89e92205e06f300f93b500950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Master/Slave mode.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">More...</a><br /></td></tr>
<tr class="separator:gaa2ef88b89e92205e06f300f93b500950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68449735f5336d5b3c36d7981088662"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac68449735f5336d5b3c36d7981088662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the Master/Slave mode is enabled.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">More...</a><br /></td></tr>
<tr class="separator:gac68449735f5336d5b3c36d7981088662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</td></tr>
<tr class="memdesc:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the external trigger (ETR) input.  <a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">More...</a><br /></td></tr>
<tr class="separator:ga2a11b43a1c587bcde17bc9a43c81492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc14ecd018f11f33326c7d6377918349"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gafc14ecd018f11f33326c7d6377918349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the break function.  <a href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">More...</a><br /></td></tr>
<tr class="separator:gafc14ecd018f11f33326c7d6377918349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ace60a36187cbb09f043fb614061c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga96ace60a36187cbb09f043fb614061c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the break function. @rmtoll BDTR BKE LL_TIM_DisableBRK.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">More...</a><br /></td></tr>
<tr class="separator:ga96ace60a36187cbb09f043fb614061c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4621b56a98d0cb5de582db2d5eebe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity)</td></tr>
<tr class="memdesc:gaff4621b56a98d0cb5de582db2d5eebe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the break input.  <a href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">More...</a><br /></td></tr>
<tr class="separator:gaff4621b56a98d0cb5de582db2d5eebe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9be955727b0bb60e4c9ae111264f98"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</td></tr>
<tr class="memdesc:ga3f9be955727b0bb60e4c9ae111264f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">More...</a><br /></td></tr>
<tr class="separator:ga3f9be955727b0bb60e4c9ae111264f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc376efa3e9e87337740c934e7c0d625"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacc376efa3e9e87337740c934e7c0d625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable automatic output (MOE can be set by software or automatically when a break input is active).  <a href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">More...</a><br /></td></tr>
<tr class="separator:gacc376efa3e9e87337740c934e7c0d625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ef92969d1a4602d218b50ba0b4c050"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gae5ef92969d1a4602d218b50ba0b4c050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable automatic output (MOE can be set only by software).  <a href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">More...</a><br /></td></tr>
<tr class="separator:gae5ef92969d1a4602d218b50ba0b4c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether automatic output is enabled.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">More...</a><br /></td></tr>
<tr class="separator:ga62cb9135916f8ddba19a291c9d1d8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627a9caf995134e588f420f252cdc9af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga627a9caf995134e588f420f252cdc9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the outputs (set the MOE bit in TIMx_BDTR register).  <a href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">More...</a><br /></td></tr>
<tr class="separator:ga627a9caf995134e588f420f252cdc9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7fb930e5b32fc86c87ed113545858"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gae4a7fb930e5b32fc86c87ed113545858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the outputs (reset the MOE bit in TIMx_BDTR register).  <a href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">More...</a><br /></td></tr>
<tr class="separator:gae4a7fb930e5b32fc86c87ed113545858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340f224793c82029b130b728d032bde4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga340f224793c82029b130b728d032bde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether outputs are enabled.  <a href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">More...</a><br /></td></tr>
<tr class="separator:ga340f224793c82029b130b728d032bde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</td></tr>
<tr class="memdesc:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the timer DMA burst feature.  <a href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">More...</a><br /></td></tr>
<tr class="separator:ga5fc6b04cc18efd0eb9f68ab7994f87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad146eaa2994d6d84ba74c00291550a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</td></tr>
<tr class="memdesc:gaaad146eaa2994d6d84ba74c00291550a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remap TIM inputs (input channel, internal/external triggers).  <a href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">More...</a><br /></td></tr>
<tr class="separator:gaaad146eaa2994d6d84ba74c00291550a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the update interrupt flag (UIF). @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">More...</a><br /></td></tr>
<tr class="separator:ga0f78d59be8d5ddf2b148b7931828ce9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cebb045c8b25c9a8e337d458351d2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gae5cebb045c8b25c9a8e337d458351d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending). @rmtoll SR UIF LL_TIM_IsActiveFlag_UPDATE.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">More...</a><br /></td></tr>
<tr class="separator:gae5cebb045c8b25c9a8e337d458351d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 interrupt flag (CC1F). @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">More...</a><br /></td></tr>
<tr class="separator:gafbea7cc79b148ccf528fc8245c5a6e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9fec86fdfe791e57217b2784bea143"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga0d9fec86fdfe791e57217b2784bea143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending). @rmtoll SR CC1IF LL_TIM_IsActiveFlag_CC1.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">More...</a><br /></td></tr>
<tr class="separator:ga0d9fec86fdfe791e57217b2784bea143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 interrupt flag (CC2F). @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">More...</a><br /></td></tr>
<tr class="separator:gaae83f15c342da7c13dce5a4b863aa8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90001d914adaaa04c7f4d854f213bcc3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga90001d914adaaa04c7f4d854f213bcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending). @rmtoll SR CC2IF LL_TIM_IsActiveFlag_CC2.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">More...</a><br /></td></tr>
<tr class="separator:ga90001d914adaaa04c7f4d854f213bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 interrupt flag (CC3F). @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">More...</a><br /></td></tr>
<tr class="separator:ga3c1e296bf2bed7a6d3148eacd5a020e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52435cbe512012469db0657fb583229b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga52435cbe512012469db0657fb583229b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending). @rmtoll SR CC3IF LL_TIM_IsActiveFlag_CC3.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">More...</a><br /></td></tr>
<tr class="separator:ga52435cbe512012469db0657fb583229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32d5ed279e42195a9e3744c0be28183"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa32d5ed279e42195a9e3744c0be28183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 interrupt flag (CC4F). @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">More...</a><br /></td></tr>
<tr class="separator:gaa32d5ed279e42195a9e3744c0be28183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending). @rmtoll SR CC4IF LL_TIM_IsActiveFlag_CC4.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">More...</a><br /></td></tr>
<tr class="separator:ga3de62dc5832418a9213bbe48ea84f6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the commutation interrupt flag (COMIF). @rmtoll SR COMIF LL_TIM_ClearFlag_COM.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">More...</a><br /></td></tr>
<tr class="separator:ga3bc860e5a40a1ed16ec22e62be5c7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending). @rmtoll SR COMIF LL_TIM_IsActiveFlag_COM.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">More...</a><br /></td></tr>
<tr class="separator:ga93f6d029eedb1e4a20b6a02aa209021a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24358fa9e4928908dc1beaade027b20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa24358fa9e4928908dc1beaade027b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the trigger interrupt flag (TIF). @rmtoll SR TIF LL_TIM_ClearFlag_TRIG.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">More...</a><br /></td></tr>
<tr class="separator:gaa24358fa9e4928908dc1beaade027b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending). @rmtoll SR TIF LL_TIM_IsActiveFlag_TRIG.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">More...</a><br /></td></tr>
<tr class="separator:ga6d05d441a2000acbb5a83172f9edd7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe99302b2a1fa57beeda98723720eb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga2fe99302b2a1fa57beeda98723720eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the break interrupt flag (BIF). @rmtoll SR BIF LL_TIM_ClearFlag_BRK.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">More...</a><br /></td></tr>
<tr class="separator:ga2fe99302b2a1fa57beeda98723720eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7767832db13186071e1a4ccedcde38"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga2c7767832db13186071e1a4ccedcde38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). @rmtoll SR BIF LL_TIM_IsActiveFlag_BRK.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">More...</a><br /></td></tr>
<tr class="separator:ga2c7767832db13186071e1a4ccedcde38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebc1354d4191a6851089da044c6d22e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga4ebc1354d4191a6851089da044c6d22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). @rmtoll SR CC1OF LL_TIM_ClearFlag_CC1OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">More...</a><br /></td></tr>
<tr class="separator:ga4ebc1354d4191a6851089da044c6d22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3df531f853a021146458232f6622bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad3df531f853a021146458232f6622bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending). @rmtoll SR CC1OF LL_TIM_IsActiveFlag_CC1OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">More...</a><br /></td></tr>
<tr class="separator:gad3df531f853a021146458232f6622bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f60bfdd0a666aa19922d0037281eb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gab3f60bfdd0a666aa19922d0037281eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). @rmtoll SR CC2OF LL_TIM_ClearFlag_CC2OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">More...</a><br /></td></tr>
<tr class="separator:gab3f60bfdd0a666aa19922d0037281eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c66753c81da26165a2dc254070bc295"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga5c66753c81da26165a2dc254070bc295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending). @rmtoll SR CC2OF LL_TIM_IsActiveFlag_CC2OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">More...</a><br /></td></tr>
<tr class="separator:ga5c66753c81da26165a2dc254070bc295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). @rmtoll SR CC3OF LL_TIM_ClearFlag_CC3OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">More...</a><br /></td></tr>
<tr class="separator:gaa5a0ba30113cad24eba5dd6cb1c03094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending). @rmtoll SR CC3OF LL_TIM_IsActiveFlag_CC3OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">More...</a><br /></td></tr>
<tr class="separator:ga8d6cb6e38dc6b9e94f80e6c856856e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb1935ef4ff9da35d121043b0897dce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacbb1935ef4ff9da35d121043b0897dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). @rmtoll SR CC4OF LL_TIM_ClearFlag_CC4OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">More...</a><br /></td></tr>
<tr class="separator:gacbb1935ef4ff9da35d121043b0897dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending). @rmtoll SR CC4OF LL_TIM_IsActiveFlag_CC4OVR.  <a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">More...</a><br /></td></tr>
<tr class="separator:ga3ed63f1131b7110db42bd2b9e72b5047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55323e2354650785acd9593a0f84121d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga55323e2354650785acd9593a0f84121d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">More...</a><br /></td></tr>
<tr class="separator:ga55323e2354650785acd9593a0f84121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5c0c96c7fbabec1106f21206740391"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacc5c0c96c7fbabec1106f21206740391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">More...</a><br /></td></tr>
<tr class="separator:gacc5c0c96c7fbabec1106f21206740391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d75ea087d5ab5e187480f5368f4597"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga56d75ea087d5ab5e187480f5368f4597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update interrupt (UIE) is enabled. @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">More...</a><br /></td></tr>
<tr class="separator:ga56d75ea087d5ab5e187480f5368f4597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efef31d179bf56344501907b908672c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3efef31d179bf56344501907b908672c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">More...</a><br /></td></tr>
<tr class="separator:ga3efef31d179bf56344501907b908672c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">More...</a><br /></td></tr>
<tr class="separator:gab5118661984f2b79fc8d3cc2e7f8fc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. @rmtoll DIER CC1IE LL_TIM_IsEnabledIT_CC1.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">More...</a><br /></td></tr>
<tr class="separator:gaa63dc6329227f6cbec3563b7dba9d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654396ea8e783254fe9101c7eda6cea1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga654396ea8e783254fe9101c7eda6cea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">More...</a><br /></td></tr>
<tr class="separator:ga654396ea8e783254fe9101c7eda6cea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac332c72a1f42e67832554cff7778116c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac332c72a1f42e67832554cff7778116c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">More...</a><br /></td></tr>
<tr class="separator:gac332c72a1f42e67832554cff7778116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203425b9edbab60c11d2660cc0b4f66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga5203425b9edbab60c11d2660cc0b4f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. @rmtoll DIER CC2IE LL_TIM_IsEnabledIT_CC2.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">More...</a><br /></td></tr>
<tr class="separator:ga5203425b9edbab60c11d2660cc0b4f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">More...</a><br /></td></tr>
<tr class="separator:gade778ddb3ab157e0f3a3f9f2dc3128fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">More...</a><br /></td></tr>
<tr class="separator:ga3ee6ae399be6cdb5c51659dbdb16f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac451efd6d8aaafd0fb595b2170089aa3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac451efd6d8aaafd0fb595b2170089aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. @rmtoll DIER CC3IE LL_TIM_IsEnabledIT_CC3.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">More...</a><br /></td></tr>
<tr class="separator:gac451efd6d8aaafd0fb595b2170089aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14442323be48d03c0a5efd39fffb40a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad14442323be48d03c0a5efd39fffb40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">More...</a><br /></td></tr>
<tr class="separator:gad14442323be48d03c0a5efd39fffb40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7672084681c984d1fcb233ffae47c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga0a7672084681c984d1fcb233ffae47c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">More...</a><br /></td></tr>
<tr class="separator:ga0a7672084681c984d1fcb233ffae47c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. @rmtoll DIER CC4IE LL_TIM_IsEnabledIT_CC4.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">More...</a><br /></td></tr>
<tr class="separator:gaa4d79b71bc2ac31983c540fe8457ac67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_EnableIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">More...</a><br /></td></tr>
<tr class="separator:ga5aec16efafc832b0ba1fb360ecad39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9efe832de6e2936036d9433b8a662a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gabd9efe832de6e2936036d9433b8a662a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_DisableIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">More...</a><br /></td></tr>
<tr class="separator:gabd9efe832de6e2936036d9433b8a662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aed9e380dc71797d6f71689670d43eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga2aed9e380dc71797d6f71689670d43eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation interrupt (COMIE) is enabled. @rmtoll DIER COMIE LL_TIM_IsEnabledIT_COM.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">More...</a><br /></td></tr>
<tr class="separator:ga2aed9e380dc71797d6f71689670d43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823c032ca798f121458d03e7cea8c294"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga823c032ca798f121458d03e7cea8c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_EnableIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">More...</a><br /></td></tr>
<tr class="separator:ga823c032ca798f121458d03e7cea8c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6be8d0e9c064205969dcace918265d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac6be8d0e9c064205969dcace918265d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_DisableIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">More...</a><br /></td></tr>
<tr class="separator:gac6be8d0e9c064205969dcace918265d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466100b1f9021a78a0201c070fdd9329"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga466100b1f9021a78a0201c070fdd9329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TIE) is enabled. @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">More...</a><br /></td></tr>
<tr class="separator:ga466100b1f9021a78a0201c070fdd9329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_EnableIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">More...</a><br /></td></tr>
<tr class="separator:ga3ed2f825b2e0e712fe0854215c1cd092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065590c86499b3f24e995095233bb45e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga065590c86499b3f24e995095233bb45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_DisableIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">More...</a><br /></td></tr>
<tr class="separator:ga065590c86499b3f24e995095233bb45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615a013853f1948bbb89fe041fd96555"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga615a013853f1948bbb89fe041fd96555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the break interrupt (BIE) is enabled. @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK.  <a href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">More...</a><br /></td></tr>
<tr class="separator:ga615a013853f1948bbb89fe041fd96555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">More...</a><br /></td></tr>
<tr class="separator:ga8036bb7fd5b66cd0fe9d7e55c46223ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f14d0e7a300eeca6945072834571d1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga4f14d0e7a300eeca6945072834571d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">More...</a><br /></td></tr>
<tr class="separator:ga4f14d0e7a300eeca6945072834571d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gace0070f04eddddecf09d2cd83ce61dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">More...</a><br /></td></tr>
<tr class="separator:gace0070f04eddddecf09d2cd83ce61dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6f0bb4314c77155fdece28e96fa48d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">More...</a><br /></td></tr>
<tr class="separator:ga6f0bb4314c77155fdece28e96fa48d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">More...</a><br /></td></tr>
<tr class="separator:ga7ea602217d4f7e9f8678e751d9b9a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20945406729c874cccd64564d78c31f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga20945406729c874cccd64564d78c31f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">More...</a><br /></td></tr>
<tr class="separator:ga20945406729c874cccd64564d78c31f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad1fef8f9ca4336bc89f83271ce57476d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">More...</a><br /></td></tr>
<tr class="separator:gad1fef8f9ca4336bc89f83271ce57476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">More...</a><br /></td></tr>
<tr class="separator:ga5e2458ea6e472c6cf99dab9d5ef55190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cf77581130e42bcff3dcae4d092f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga337cf77581130e42bcff3dcae4d092f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">More...</a><br /></td></tr>
<tr class="separator:ga337cf77581130e42bcff3dcae4d092f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31980df1500604e3e2f1633b6023eb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaf31980df1500604e3e2f1633b6023eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">More...</a><br /></td></tr>
<tr class="separator:gaf31980df1500604e3e2f1633b6023eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">More...</a><br /></td></tr>
<tr class="separator:ga8e82ccc0aba82f74be63dd1e3bd53516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4fce5377a0dbf875b932c115170e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga58b4fce5377a0dbf875b932c115170e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">More...</a><br /></td></tr>
<tr class="separator:ga58b4fce5377a0dbf875b932c115170e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47df3f03efd3ec10aad998ebf524503c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga47df3f03efd3ec10aad998ebf524503c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">More...</a><br /></td></tr>
<tr class="separator:ga47df3f03efd3ec10aad998ebf524503c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764d0946aead12c5e166f005549e62d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga764d0946aead12c5e166f005549e62d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">More...</a><br /></td></tr>
<tr class="separator:ga764d0946aead12c5e166f005549e62d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">More...</a><br /></td></tr>
<tr class="separator:gacbf2f753c0035b2e1ce6d2239ce22636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">More...</a><br /></td></tr>
<tr class="separator:gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">More...</a><br /></td></tr>
<tr class="separator:ga6bc0fac00ffedef7d3148e873a33cc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41406b7c2feb3e4c589019ac3bc575f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gac41406b7c2feb3e4c589019ac3bc575f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">More...</a><br /></td></tr>
<tr class="separator:gac41406b7c2feb3e4c589019ac3bc575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">More...</a><br /></td></tr>
<tr class="separator:ga35966ad10eafb2fd6c5431ee966f83b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga337aa8135f7a24f251a012989b8b9e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">More...</a><br /></td></tr>
<tr class="separator:ga337aa8135f7a24f251a012989b8b9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce120b95cfac625e8cb9523b538b940"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga1ce120b95cfac625e8cb9523b538b940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG.  <a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">More...</a><br /></td></tr>
<tr class="separator:ga1ce120b95cfac625e8cb9523b538b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1320f002aed49137d7006d4aeba537c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad1320f002aed49137d7006d4aeba537c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate an update event. @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">More...</a><br /></td></tr>
<tr class="separator:gad1320f002aed49137d7006d4aeba537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef37f9a1e063118f19f556ee2fdfb883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gaef37f9a1e063118f19f556ee2fdfb883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 1 event. @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">More...</a><br /></td></tr>
<tr class="separator:gaef37f9a1e063118f19f556ee2fdfb883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 2 event. @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">More...</a><br /></td></tr>
<tr class="separator:ga4101ea584b83ad17e6ba7d28c258c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 3 event. @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">More...</a><br /></td></tr>
<tr class="separator:ga845dbd1a8e4cdc40f6a4df5c3703b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 4 event. @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">More...</a><br /></td></tr>
<tr class="separator:ga4ee06a9f491e0f0983e760ef32d2f863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate commutation event. @rmtoll EGR COMG LL_TIM_GenerateEvent_COM.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">More...</a><br /></td></tr>
<tr class="separator:ga224036b66a3a7f9bb20c73498cc0cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate trigger event. @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">More...</a><br /></td></tr>
<tr class="separator:gad8eaad4b9d0244f5ea99002fa303dbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b7282badf344389f585f31d3d1d8d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</td></tr>
<tr class="memdesc:ga19b7282badf344389f585f31d3d1d8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate break event. @rmtoll EGR BG LL_TIM_GenerateEvent_BRK.  <a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">More...</a><br /></td></tr>
<tr class="separator:ga19b7282badf344389f585f31d3d1d8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of TIM LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
