// ******************************************************************************
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  cvdr_ipp_reg_offset.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Date          :  2013/3/10
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2
// History       :  xxx 2020/04/17 10:53:42 Create file
// ******************************************************************************

#ifndef __CVDR_IPP_REG_OFFSET_H__
#define __CVDR_IPP_REG_OFFSET_H__

/* CVDR_IPP Base address of Module's Register */

/******************************************************************************/
/*                     CVDR_IPP Registers' Definitions                         */
/******************************************************************************/

#define CVDR_IPP_CVDR_IPP_CVDR_CFG_REG                   0x0
#define CVDR_IPP_CVDR_IPP_CVDR_WR_QOS_CFG_REG            0x4
#define CVDR_IPP_CVDR_IPP_CVDR_RD_QOS_CFG_REG            0x8
#define CVDR_IPP_CVDR_IPP_FORCE_CLK_REG                  0xC
#define CVDR_IPP_CVDR_IPP_CVDR_DEBUG_EN_REG              0x10
#define CVDR_IPP_CVDR_IPP_CVDR_DEBUG_REG                 0x14
#define CVDR_IPP_CVDR_IPP_DEBUG_REG                      0x18
#define CVDR_IPP_CVDR_IPP_OTHER_RO_REG                   0x1C
#define CVDR_IPP_CVDR_IPP_OTHER_RW_REG                   0x20
#define CVDR_IPP_CVDR_IPP_NR_RD_CFG_2_REG                0x40
#define CVDR_IPP_CVDR_IPP_NR_RD_LIMITER_2_REG            0x44
#define CVDR_IPP_CVDR_IPP_NR_RD_DEBUG_2_REG              0x48
#define CVDR_IPP_CVDR_IPP_NR_RD_CFG_3_REG                0x4C
#define CVDR_IPP_CVDR_IPP_NR_RD_LIMITER_3_REG            0x50
#define CVDR_IPP_CVDR_IPP_NR_RD_DEBUG_3_REG              0x54
#define CVDR_IPP_CVDR_IPP_NR_RD_CFG_4_REG                0x58
#define CVDR_IPP_CVDR_IPP_NR_RD_LIMITER_4_REG            0x5C
#define CVDR_IPP_CVDR_IPP_NR_RD_DEBUG_4_REG              0x60
#define CVDR_IPP_CVDR_IPP_NR_RD_CFG_7_REG                0x7C
#define CVDR_IPP_CVDR_IPP_NR_RD_LIMITER_7_REG            0x80
#define CVDR_IPP_CVDR_IPP_NR_RD_DEBUG_7_REG              0x84
#define CVDR_IPP_CVDR_IPP_NR_RD_CFG_8_REG                0x88
#define CVDR_IPP_CVDR_IPP_NR_RD_LIMITER_8_REG            0x8C
#define CVDR_IPP_CVDR_IPP_NR_RD_DEBUG_8_REG              0x90
#define CVDR_IPP_CVDR_IPP_NR_WR_CFG_6_REG                0xDC
#define CVDR_IPP_CVDR_IPP_NR_WR_LIMITER_6_REG            0xE0
#define CVDR_IPP_CVDR_IPP_NR_WR_DEBUG_6_REG              0xE4
#define CVDR_IPP_CVDR_IPP_NR_WR_CFG_7_REG                0xE8
#define CVDR_IPP_CVDR_IPP_NR_WR_LIMITER_7_REG            0xEC
#define CVDR_IPP_CVDR_IPP_NR_WR_DEBUG_7_REG              0xF0
#define CVDR_IPP_CVDR_IPP_NR_WR_CFG_8_REG                0xF4
#define CVDR_IPP_CVDR_IPP_NR_WR_LIMITER_8_REG            0xF8
#define CVDR_IPP_CVDR_IPP_NR_WR_DEBUG_8_REG              0xFC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_0_REG                0x100
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_0_REG                0x104
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_0_REG                0x108
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_0_REG             0x10C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_0_REG           0x110
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_0_REG             0x114
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_0_REG            0x118
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_0_REG              0x11C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_6_REG                0x1C0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_6_REG                0x1C4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_6_REG                0x1C8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_6_REG             0x1CC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_6_REG           0x1D0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_6_REG             0x1D4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_6_REG            0x1D8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_6_REG              0x1DC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_7_REG                0x1E0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_7_REG                0x1E4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_7_REG                0x1E8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_7_REG             0x1EC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_7_REG           0x1F0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_7_REG             0x1F4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_7_REG            0x1F8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_7_REG              0x1FC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_9_REG                0x220
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_9_REG                0x224
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_9_REG                0x228
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_9_REG             0x22C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_9_REG           0x230
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_9_REG             0x234
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_9_REG            0x238
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_9_REG              0x23C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_10_REG               0x240
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_10_REG               0x244
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_10_REG               0x248
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_10_REG            0x24C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_10_REG          0x250
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_10_REG            0x254
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_10_REG           0x258
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_10_REG             0x25C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_12_REG               0x280
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_12_REG               0x284
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_12_REG               0x288
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_12_REG            0x28C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_12_REG          0x290
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_12_REG            0x294
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_12_REG           0x298
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_12_REG             0x29C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_13_REG               0x2A0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_13_REG               0x2A4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_13_REG               0x2A8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_13_REG            0x2AC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_13_REG          0x2B0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_13_REG            0x2B4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_13_REG           0x2B8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_13_REG             0x2BC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_14_REG               0x2C0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_14_REG               0x2C4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_14_REG               0x2C8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_14_REG            0x2CC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_14_REG          0x2D0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_14_REG            0x2D4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_14_REG           0x2D8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_14_REG             0x2DC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_15_REG               0x2E0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_15_REG               0x2E4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_15_REG               0x2E8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_15_REG            0x2EC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_15_REG          0x2F0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_15_REG            0x2F4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_15_REG           0x2F8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_15_REG             0x2FC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_16_REG               0x300
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_16_REG               0x304
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_16_REG               0x308
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_16_REG            0x30C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_16_REG          0x310
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_16_REG            0x314
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_16_REG           0x318
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_16_REG             0x31C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_17_REG               0x320
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_17_REG               0x324
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_17_REG               0x328
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_17_REG            0x32C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_17_REG          0x330
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_17_REG            0x334
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_17_REG           0x338
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_17_REG             0x33C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_18_REG               0x340
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_18_REG               0x344
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_18_REG               0x348
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_18_REG            0x34C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_18_REG          0x350
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_18_REG            0x354
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_18_REG           0x358
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_18_REG             0x35C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_19_REG               0x360
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_19_REG               0x364
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_19_REG               0x368
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_19_REG            0x36C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_19_REG          0x370
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_19_REG            0x374
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_19_REG           0x378
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_19_REG             0x37C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_20_REG               0x380
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_20_REG               0x384
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_20_REG               0x388
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_20_REG            0x38C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_20_REG          0x390
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_20_REG            0x394
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_20_REG           0x398
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_20_REG             0x39C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_21_REG               0x3A0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_21_REG               0x3A4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_21_REG               0x3A8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_21_REG            0x3AC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_21_REG          0x3B0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_21_REG            0x3B4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_21_REG           0x3B8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_21_REG             0x3BC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_22_REG               0x3C0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_22_REG               0x3C4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_22_REG               0x3C8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_22_REG            0x3CC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_22_REG          0x3D0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_22_REG            0x3D4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_22_REG           0x3D8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_22_REG             0x3DC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_23_REG               0x3E0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_23_REG               0x3E4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_23_REG               0x3E8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_23_REG            0x3EC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_23_REG          0x3F0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_23_REG            0x3F4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_23_REG           0x3F8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_23_REG             0x3FC
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_24_REG               0x400
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_24_REG               0x404
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_24_REG               0x408
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_24_REG            0x40C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_24_REG          0x410
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_24_REG            0x414
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_24_REG           0x418
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_24_REG             0x41C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_25_REG               0x420
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_25_REG               0x424
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_25_REG               0x428
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_25_REG            0x42C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_25_REG          0x430
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_25_REG            0x434
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_25_REG           0x438
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_25_REG             0x43C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_26_REG               0x440
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_26_REG               0x444
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_26_REG               0x448
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_26_REG            0x44C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_26_REG          0x450
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_26_REG            0x454
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_26_REG           0x458
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_26_REG             0x45C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_27_REG               0x460
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_27_REG               0x464
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_27_REG               0x468
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_27_REG            0x46C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_27_REG          0x470
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_27_REG            0x474
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_27_REG           0x478
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_27_REG             0x47C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_28_REG               0x480
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_28_REG               0x484
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_28_REG               0x488
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_28_REG            0x48C
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_28_REG          0x490
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_28_REG            0x494
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_28_REG           0x498
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_28_REG             0x49C
#define CVDR_IPP_CVDR_IPP_VP_RD_CFG_29_REG               0x4A0
#define CVDR_IPP_CVDR_IPP_VP_RD_LWG_29_REG               0x4A4
#define CVDR_IPP_CVDR_IPP_VP_RD_FHG_29_REG               0x4A8
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_FS_29_REG            0x4AC
#define CVDR_IPP_CVDR_IPP_VP_RD_AXI_LINE_29_REG          0x4B0
#define CVDR_IPP_CVDR_IPP_VP_RD_IF_CFG_29_REG            0x4B4
#define CVDR_IPP_CVDR_IPP_VP_RD_LIMITER_29_REG           0x4B8
#define CVDR_IPP_CVDR_IPP_VP_RD_DEBUG_29_REG             0x4BC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_0_REG             0x500
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_0_REG            0x504
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_0_REG  0x50C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_0_REG  0x510
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_0_REG       0x514
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_0_REG    0x518
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_0_REG     0x51C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_3_REG             0x560
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_3_REG            0x564
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_3_REG  0x56C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_3_REG  0x570
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_3_REG       0x574
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_3_REG    0x578
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_3_REG     0x57C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_8_REG             0x600
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_8_REG            0x604
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_8_REG  0x60C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_8_REG  0x610
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_8_REG       0x614
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_8_REG    0x618
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_8_REG     0x61C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_9_REG             0x620
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_9_REG            0x624
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_9_REG  0x62C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_9_REG  0x630
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_9_REG       0x634
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_9_REG    0x638
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_9_REG     0x63C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_10_REG            0x640
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_10_REG           0x644
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_10_REG 0x64C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_10_REG 0x650
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_10_REG      0x654
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_10_REG   0x658
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_10_REG    0x65C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_11_REG            0x660
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_11_REG           0x664
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_11_REG 0x66C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_11_REG 0x670
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_11_REG      0x674
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_11_REG   0x678
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_11_REG    0x67C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_12_REG            0x680
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_12_REG           0x684
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_12_REG 0x68C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_12_REG 0x690
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_12_REG      0x694
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_12_REG   0x698
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_12_REG    0x69C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_13_REG            0x6A0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_13_REG           0x6A4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_13_REG 0x6AC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_13_REG 0x6B0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_13_REG      0x6B4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_13_REG   0x6B8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_13_REG    0x6BC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_14_REG            0x6C0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_14_REG           0x6C4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_14_REG 0x6CC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_14_REG 0x6D0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_14_REG      0x6D4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_14_REG   0x6D8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_14_REG    0x6DC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_15_REG            0x6E0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_15_REG           0x6E4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_15_REG 0x6EC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_15_REG 0x6F0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_15_REG      0x6F4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_15_REG   0x6F8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_15_REG    0x6FC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_16_REG            0x700
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_16_REG           0x704
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_16_REG 0x70C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_16_REG 0x710
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_16_REG      0x714
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_16_REG   0x718
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_16_REG    0x71C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_17_REG            0x720
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_17_REG           0x724
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_17_REG 0x72C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_17_REG 0x730
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_17_REG      0x734
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_17_REG   0x738
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_17_REG    0x73C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_20_REG            0x780
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_20_REG           0x784
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_20_REG 0x78C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_20_REG 0x790
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_20_REG      0x794
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_20_REG   0x798
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_20_REG    0x79C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_21_REG            0x7A0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_21_REG           0x7A4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_21_REG 0x7AC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_21_REG 0x7B0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_21_REG      0x7B4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_21_REG   0x7B8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_21_REG    0x7BC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_22_REG            0x7C0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_22_REG           0x7C4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_22_REG 0x7CC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_22_REG 0x7D0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_22_REG      0x7D4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_22_REG   0x7D8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_22_REG    0x7DC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_23_REG            0x7E0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_23_REG           0x7E4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_23_REG 0x7EC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_23_REG 0x7F0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_23_REG      0x7F4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_23_REG   0x7F8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_23_REG    0x7FC
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_24_REG            0x800
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_24_REG           0x804
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_24_REG 0x80C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_24_REG 0x810
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_24_REG      0x814
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_24_REG   0x818
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_24_REG    0x81C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_25_REG            0x820
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_25_REG           0x824
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_25_REG 0x82C
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_25_REG 0x830
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_25_REG      0x834
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_25_REG   0x838
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_25_REG    0x83C
#define CVDR_IPP_CVDR_IPP_VP_WR_IF_CFG_30_REG            0x8C0
#define CVDR_IPP_CVDR_IPP_VP_WR_LIMITER_30_REG           0x8C4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_LINE_SID0_30_REG 0x8CC
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_PREFETCH_SID0_30_REG 0x8D0
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_CFG_SID0_30_REG      0x8D4
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_AXI_FS_SID0_30_REG   0x8D8
#define CVDR_IPP_CVDR_IPP_VP_WR_SID_DEBUG_SID0_30_REG    0x8DC


#endif // __CVDR_IPP_REG_OFFSET_H__
