// Seed: 2436474837
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  wire id_4;
  module_2 modCall_1 ();
  tri0 id_5 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    output logic id_4,
    input uwire id_5,
    output wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input wor id_9
);
  always id_4 <= ~1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5
  );
endmodule
module module_2;
  wire id_2;
  assign module_0.type_7 = 0;
endmodule
