// Seed: 2162171199
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  wire id_3 = id_3;
  wire id_4;
  tri0 id_5, id_6;
  assign id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5, id_6;
  xor primCall (id_1, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
  always id_5 <= id_6;
  reg id_7, id_8, id_9 = id_5, id_10, id_11;
endmodule
