Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 13 01:14:22 2020
| Host         : LAPTOP-A473LDFT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dbu_top_control_sets_placed.rpt
| Design       : dbu_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |              31 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             480 |          281 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------+------------------+------------------+----------------+
|          Clock Signal          |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------+------------------+------------------+----------------+
|  dbu/segment/refresh/clk_122hz |                                   |                  |                1 |              3 |
| ~clk_IBUF_BUFG                 |                                   |                  |                3 |              3 |
|  dbu/inc_edge/CLK              | dbu/dec_edge/E[0]                 | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG                 |                                   |                  |                8 |             19 |
|  clk_p                         |                                   | rst_IBUF         |               18 |             31 |
|  clk_p                         | cpu/Regs/REG_FILE[11][31]_i_1_n_0 |                  |               23 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE                 |                  |               15 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[10][31]_i_1_n_0 |                  |               17 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[26][31]_i_1_n_0 |                  |               21 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[16][31]_i_1_n_0 |                  |               11 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[27][31]_i_1_n_0 |                  |               29 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[19][31]_i_1_n_0 |                  |               17 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[3][31]_i_1_n_0  |                  |               27 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[24][31]_i_1_n_0 |                  |               13 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[18][31]_i_1_n_0 |                  |               14 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[8][31]_i_1_n_0  |                  |               13 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[25][31]_i_1_n_0 |                  |               19 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[2][31]_i_1_n_0  |                  |               21 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[17][31]_i_1_n_0 |                  |               21 |             32 |
|  clk_p                         | cpu/Regs/REG_FILE[9][31]_i_1_n_0  |                  |               20 |             32 |
|  clk_p                         |                                   |                  |               32 |            128 |
|  clk_p                         | cpu/status[5]                     |                  |               32 |            128 |
+--------------------------------+-----------------------------------+------------------+------------------+----------------+


