............................................................
"G:/lattice/radiant/tcltk/bin/tclsh" "DDS_simple_DDS_simple_synthesize.tcl"

synpwrap -prj DDS_simple_DDS_simple_synplify.tcl -log DDS_simple_DDS_simple.srf
Copyright (C) 1992-2018 Lattice Semiconductor Corporation. All rights reserved.
Lattice Radiant Software Version 1.0.0.350.6
INFO - Synplify synthesis engine is launched.

==contents of DDS_simple_DDS_simple.srf
#Build: Synplify Pro (R) M-2017.03LR-SP1-1, Build 229R, Nov 10 2017
#install: G:\lattice\radiant\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-IDFM759S

# Thu Feb 10 19:10:31 2022

#Implementation: DDS_simple

Synopsys HDL Compiler, version comp2017q2p1, Build 338R, built Nov 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 338R, built Nov 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"G:\lattice\radiant\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
Pre Loading Built-In Library pmi ...
@N:Can't find top module!
Top entity isn't set yet!
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Feb 10 19:10:31 2022

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 338R, built Nov 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"G:\lattice\radiant\synpbase\lib\generic\ice40up.v" (library work)
@I::"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"G:\lattice\radiant\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"G:\lattice\radiant\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"G:\lattice\radiant\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"G:\lattice\radiant\ip\pmi\pmi.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_add.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_add.v":"G:\lattice\radiant\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":"G:\lattice\radiant\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":89:11:89:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":98:11:98:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_dsp.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_mac.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_mac.v":"G:\lattice\radiant\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_mac.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_mac.v":106:11:106:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":"G:\lattice\radiant\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":88:11:88:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":97:11:97:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_mult.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_mult.v":"G:\lattice\radiant\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_mult.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_mult.v":93:11:93:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":"G:\lattice\radiant\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":95:11:95:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":150:11:150:22|Read directive translate_on.
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":194:11:194:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":201:11:201:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":"G:\lattice\radiant\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":82:11:82:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":91:11:91:22|Read directive translate_on.
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":129:11:129:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":136:11:136:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_sub.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_sub.v":"G:\lattice\radiant\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\key_filter.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\pwm_adc.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\raw_DDS.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\state_fsm.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\wave_sel.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v" (library work)
@I:"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v":"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\core\lscc_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Thu Feb 10 19:10:32 2022

###########################################################]
@I::"G:\lattice\radiant\synpbase\lib\generic\ice40up.v" (library work)
@I::"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"G:\lattice\radiant\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"G:\lattice\radiant\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"G:\lattice\radiant\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"G:\lattice\radiant\ip\pmi\pmi.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_add.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_add.v":"G:\lattice\radiant\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":"G:\lattice\radiant\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":89:11:89:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_complex_mult.v":98:11:98:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_dsp.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_mac.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_mac.v":"G:\lattice\radiant\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_mac.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_mac.v":106:11:106:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":"G:\lattice\radiant\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":88:11:88:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_multaddsub.v":97:11:97:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_mult.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_mult.v":"G:\lattice\radiant\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_mult.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_mult.v":93:11:93:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":"G:\lattice\radiant\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":95:11:95:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":150:11:150:22|Read directive translate_on.
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":194:11:194:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dp.v":201:11:201:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":"G:\lattice\radiant\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":82:11:82:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":91:11:91:22|Read directive translate_on.
@N: CG334 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":129:11:129:23|Read directive translate_off.
@N: CG333 :"G:\lattice\radiant\ip\pmi\pmi_ram_dq.v":136:11:136:22|Read directive translate_on.
@I:"G:\lattice\radiant\ip\pmi\pmi.v":"G:\lattice\radiant\ip\pmi\pmi_sub.v" (library work)
@I:"G:\lattice\radiant\ip\pmi\pmi_sub.v":"G:\lattice\radiant\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\key_filter.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\pwm_adc.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\raw_DDS.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\state_fsm.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\wave_sel.v" (library work)
@I::"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v" (library work)
@I:"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v":"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\core\lscc_pll.v" (library work)
Verilog syntax check successful!
File C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v changed - recompiling
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\state_fsm.v":1:7:1:15|Synthesizing module state_fsm in library work.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\state_fsm.v":29:16:29:24|Removing redundant assignment.
@N: CG364 :"G:\lattice\radiant\synpbase\lib\generic\ice40up.v":438:7:438:11|Synthesizing module PLL_B in library work.
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\core\lscc_pll.v":56:7:56:14|Synthesizing module lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110011
	DIVQ=8'b00110100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = lscc_pll_Z1_layer0
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v":13:7:13:13|Synthesizing module pll_sys in library work.
@W: CG781 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v":46:15:46:15|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\pll_sys.v":47:14:47:14|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":1:7:1:15|Synthesizing module acculator in library work.

	OUTCNT_MAX=11'b11111111111
	FREQMODE=3'b010
	FREQ_CONF_L=2'b00
	FREQ_CONF_M=2'b01
	FREQ_CONF_H=2'b11
   Generated name = acculator_2047_2_0_1_3
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000011000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_2_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000011
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_3s___xmr_tag__2_0_5c66e5d1d49fa612420cddc924045842_3_layer0
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":32:22:32:36|Removing redundant assignment.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":49:16:49:24|Removing redundant assignment.
@W: CL113 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":37:1:37:6|Feedback mux created for signal freq_byte[15:14]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":37:1:37:6|All reachable assignments to freq_byte[15:14] assign 0, register removed by optimization
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":1:7:1:18|Synthesizing module user_rom8x2k in library work.

	ROM_DEPTH=11'b11111111111
	WAVEMODE=3'b001
	VPPMODE=3'b100
	SIN=2'b00
	TRIANGLE=2'b01
	SQUARE=2'b11
   Generated name = user_rom8x2k_2047_1_4_0_1_3
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000010
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_2s___xmr_tag__3_0_5c66e5d1d49fa612420cddc924045842_4_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_8s___xmr_tag__4_0_5c66e5d1d49fa612420cddc924045842_5_layer0
@W: CG532 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":20:0:20:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":44:11:44:15|Removing redundant assignment.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":71:17:71:27|Removing redundant assignment.
@W: CL177 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":55:25:55:47|Sharing sequential element un2_rd_data_reg. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\key_filter.v":1:7:1:16|Synthesizing module key_filter in library work.

	CNT_MAX=21'b001111010000100011111
   Generated name = key_filter_499999
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\pwm_adc.v":1:7:1:13|Synthesizing module pwm_adc in library work.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\pwm_adc.v":47:13:47:19|Removing redundant assignment.
@A: CL282 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\pwm_adc.v":40:0:40:5|Feedback mux created for signal pwm_adc_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\raw_DDS.v":1:7:1:13|Synthesizing module raw_DDS in library work.
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_1s___xmr_tag__5_0_5c66e5d1d49fa612420cddc924045842_6_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_1s___xmr_tag__6_0_5c66e5d1d49fa612420cddc924045842_7_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000011
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
   Generated name = syn_hyper_source_3s___xmr_tag__7_0_5c66e5d1d49fa612420cddc924045842_8_layer0
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":1:7:1:14|Synthesizing module bcd_8421 in library work.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":37:16:37:24|Removing redundant assignment.
@N: CG179 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":57:17:57:26|Removing redundant assignment.
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":8:7:8:15|Synthesizing module OLED12864 in library work.
@W: CS263 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":56:11:56:13|Port-width mismatch for port data. The port definition is 20 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":69:11:69:13|Port-width mismatch for port data. The port definition is 20 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 167 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 159 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 151 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 143 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 135 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 127 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 119 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 111 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 103 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 95 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 87 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 79 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 71 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 63 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 55 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 47 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 39 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 31 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 23 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 15 of char[167:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Removing unused bit 7 of char[167:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Feedback mux created for signal mem_hanzi_num[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Register bit mem_hanzi_num[0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Register bit mem_hanzi_num[4] is always 0.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_ph[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_ph[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_ph[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_ph[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_pl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_pl[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_pl[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit x_pl[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit y_p[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit y_p[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[64] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[65] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[66] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[67] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[68] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[70] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[72] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[73] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[74] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[75] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[76] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[78] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[80] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[81] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[82] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[83] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[84] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[86] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[88] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[89] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[90] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[91] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[92] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[94] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[96] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[97] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[98] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[99] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[100] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[102] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[104] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[105] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[106] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[107] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[108] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[110] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[112] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[113] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[114] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[115] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[116] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[118] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[120] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[121] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[122] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[123] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[124] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[126] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[128] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[129] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[130] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[131] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[132] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[133] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[134] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[136] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[137] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[138] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[139] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[140] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[141] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[142] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[144] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[145] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[146] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[147] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[148] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[149] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[150] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[152] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[153] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[154] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[155] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[156] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[157] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[158] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[160] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[161] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[162] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[163] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[164] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[165] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit char[166] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][1] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][2] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][3] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][5] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[0][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][0] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][2] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][4] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][6] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[1][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[2][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][3] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][5] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[3][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][0] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][1] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][2] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][3] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][4] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][5] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[4][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][0] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][1] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][4] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][6] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[5][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[6][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][6] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[7][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][0] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][2] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][3] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[8][7] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][2] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][4] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[9][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][1] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][5] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[10][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][1] is always 1.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][2] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][3] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][4] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][5] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][6] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[11][7] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[12][0] is always 0.
@N: CL189 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":299:1:299:6|Register bit cmd[12][1] is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 4 of mem_hanzi_num[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 0 of mem_hanzi_num[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 7 to 5 of x_ph[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 3 of x_ph[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 70 of char[70:64]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 68 to 64 of char[70:64]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 78 of char[78:72]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 76 to 72 of char[78:72]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 86 of char[86:80]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 84 to 80 of char[86:80]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 94 of char[94:88]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 92 to 88 of char[94:88]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 102 of char[102:96]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 100 to 96 of char[102:96]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 110 of char[110:104]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 108 to 104 of char[110:104]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 118 of char[118:112]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 116 to 112 of char[118:112]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 126 of char[126:120]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 124 to 120 of char[126:120]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning unused register char[134:128]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning unused register char[142:136]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning unused register char[150:144]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning unused register char[158:152]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning unused register char[166:160]. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 6 of y_p[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 3 of y_p[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 7 to 4 of x_pl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v":1:7:1:9|Synthesizing module top in library work.
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101010101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__5_0_5c66e5d1d49fa612420cddc924045842_5s_1_9_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101100101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__6_0_5c66e5d1d49fa612420cddc924045842_5s_1_10_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000011
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101110101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_3s___xmr_tag__7_0_5c66e5d1d49fa612420cddc924045842_5s_1_11_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000010
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_2s___xmr_tag__3_0_5c66e5d1d49fa612420cddc924045842_5s_1_12_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000011000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000011
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_3s___xmr_tag__2_0_5c66e5d1d49fa612420cddc924045842_5s_1_14_layer0
@N: CG364 :"G:\lattice\radiant\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001101000101111100110000010111110011010101100011001101100011011001100101001101010110010000110001011001000011010000111001011001100110000100110110001100010011001000110100001100100011000001100011011001000110010001100011001110010011001000110100001100000011010000110101001110000011010000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__4_0_5c66e5d1d49fa612420cddc924045842_5s_1_15_layer0
@W: CS263 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v":65:11:65:25|Port-width mismatch for port frq. The port definition is 24 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\top.v":66:14:66:18|Port-width mismatch for port shape. The port definition is 3 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Optimizing register bit cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bits 15 to 5 of cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Trying to extract state machine for register cnt_init.
Extracted state machine for register cnt_init
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 12 of char[14:8]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 10 of char[14:8]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 3 of x_pl[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":81:1:81:6|Pruning register bit 5 of y_p[5:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\OLED12864.v":16:15:16:17|Input port bits 23 to 20 of frq[23:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of unit[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of tho[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of ten[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of t_tho[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of hun[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bits 7 to 6 of h_hun[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of unit[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of tho[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of ten[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of t_tho[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of hun[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\bcd_8421.v":67:1:67:6|Pruning register bit 5 of h_hun[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\user_rom8x2k.v":31:0:31:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   11
@N: CL201 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\acculator.v":20:1:20:6|Trying to extract state machine for register freq_conf_state.
Extracted state machine for register freq_conf_state
State machine has 3 reachable states with original encodings of:
   000
   001
   011
@N: CL159 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\core\lscc_pll.v":84:29:84:38|Input feedback_i is unused.
@N: CL159 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\pll_sys\rtl\core\lscc_pll.v":85:29:85:43|Input dynamic_delay_i is unused.
@N: CL201 :"C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\source\state_fsm.v":15:1:15:6|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 3 reachable states with original encodings of:
   001
   010
   100

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 99MB peak: 107MB)


Process completed successfully.
# Thu Feb 10 19:10:35 2022

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 338R, built Nov 10 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 10 19:10:35 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Feb 10 19:10:36 2022

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 338R, built Nov 10 2017
@N|Running in 64-bit mode
File C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 10 19:10:37 2022

###########################################################]
# Thu Feb 10 19:10:37 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1868R, Built Nov 13 2017 02:40:05
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03LR-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple_scck.rpt 
Printing clock  summary report in "C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[125] because it is equivalent to instance OLED12864_inst.char[117]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[117] because it is equivalent to instance OLED12864_inst.char[109]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[109] because it is equivalent to instance OLED12864_inst.char[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[93] because it is equivalent to instance OLED12864_inst.char[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[85] because it is equivalent to instance OLED12864_inst.char[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[77] because it is equivalent to instance OLED12864_inst.char[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.char[69] because it is equivalent to instance OLED12864_inst.char[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance OLED12864_inst.x_ph[4] because it is equivalent to instance OLED12864_inst.y_p[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":55:19:55:30|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__4_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.user_rom8x2k_inst.__xmr_decl__0_
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":53:21:53:32|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__2_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.acculator_inst.__xmr_decl__2_
Ignoring hyper connect with no loads pin:out1[18] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
Ignoring hyper connect with no loads pin:out1[19] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
Ignoring hyper connect with no loads pin:out1[20] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
Ignoring hyper connect with no loads pin:out1[21] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
Ignoring hyper connect with no loads pin:out1[22] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
Ignoring hyper connect with no loads pin:out1[23] inst:__xmr_use__5_ of __hyper__lib__.syn_hyper_connect_24s___xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842_5s_1_13_layer0(verilog),  tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":49:15:49:26|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__1_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.acculator_inst.__xmr_decl__4_
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":47:16:47:27|Connected syn_hyper_connect __xmr_use__7_, tag __xmr_tag__3_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.user_rom8x2k_inst.__xmr_decl__6_
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":45:20:45:31|Connected syn_hyper_connect __xmr_use__9_, tag __xmr_tag__7_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.__xmr_decl__8_
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":43:20:43:31|Connected syn_hyper_connect __xmr_use__11_, tag __xmr_tag__6_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.__xmr_decl__10_
@N: BN397 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":42:18:42:29|Connected syn_hyper_connect __xmr_use__13_, tag __xmr_tag__5_0_5c66e5d1d49fa612420cddc924045842 to syn_hyper_source raw_DDS_inst.__xmr_decl__12_
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":67:1:67:6|Removing sequential instance t_tho_1[4:0] (in view: work.bcd_8421_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":67:1:67:6|Removing sequential instance h_hun_1[4:0] (in view: work.bcd_8421_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)



Clock Summary
******************

          Start                                           Requested     Requested     Clock        Clock                     Clock
Level     Clock                                           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                          1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                                                  
0 -       lscc_pll_Z1_layer0|outcore_o_inferred_clock     99.2 MHz      10.085        inferred     Autoconstr_clkgroup_0     457  
==================================================================================================================================

@W: MT530 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":29:1:29:6|Found inferred clock lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 457 sequential elements including OLED12864_inst.bcd_8421_vpp.cnt_shift[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Encoding state machine cnt_init[5:0] (in view: work.OLED12864(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00011 -> 001000
   00100 -> 010000
   00101 -> 100000
Encoding state machine state[6:0] (in view: work.OLED12864(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsm_state[2:0] (in view: work.state_fsm(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine freq_conf_state[2:0] (in view: work.acculator_2047_2_0_1_3_xmr0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   011 -> 10
Encoding state machine state[2:0] (in view: work.user_rom8x2k_2047_1_4_0_1_3_xmr1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 10 19:10:38 2022

###########################################################]
Map & Optimize Report

# Thu Feb 10 19:10:38 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1868R, Built Nov 13 2017 02:40:05
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03LR-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":65:0:65:5|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.adc_val_reg_rep[7:0] because it is equivalent to instance raw_DDS_inst.user_rom8x2k_inst.adc_val_reg[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":253:50:253:83|ROM un328_char_reg_cnst[15:9] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":252:50:252:83|ROM un322_char_reg_cnst[23:16] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":251:50:251:83|ROM un316_char_reg_cnst[31:24] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":250:50:250:83|ROM un310_char_reg_cnst[39:32] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":249:50:249:83|ROM un304_char_reg_cnst[47:40] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":248:50:248:83|ROM un298_char_reg_cnst[55:48] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":247:50:247:83|ROM un292_char_reg_cnst[63:56] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":246:50:246:85|ROM un286_char_reg_cnst[71:64] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":245:50:245:85|ROM un280_char_reg_cnst[79:72] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":244:50:244:85|ROM un274_char_reg_cnst[87:80] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":243:50:243:85|ROM un268_char_reg_cnst[95:89] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":242:50:242:85|ROM un262_char_reg_cnst[103:96] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":241:50:241:85|ROM un256_char_reg_cnst[111:105] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":240:50:240:85|ROM un250_char_reg_cnst[119:112] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":239:50:239:85|ROM un244_char_reg_cnst[127:123] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":174:40:174:48|ROM char_reg_2[7:0] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":253:50:253:83|ROM un328_char_reg_cnst[15:9] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":253:50:253:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 7 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":252:50:252:83|ROM un322_char_reg_cnst[23:16] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":252:50:252:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":251:50:251:83|ROM un316_char_reg_cnst[31:24] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":251:50:251:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":250:50:250:83|ROM un310_char_reg_cnst[39:32] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":250:50:250:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":249:50:249:83|ROM un304_char_reg_cnst[47:40] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":249:50:249:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":248:50:248:83|ROM un298_char_reg_cnst[55:48] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":248:50:248:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":247:50:247:83|ROM un292_char_reg_cnst[63:56] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":247:50:247:83|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":246:50:246:85|ROM un286_char_reg_cnst[71:64] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":246:50:246:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":245:50:245:85|ROM un280_char_reg_cnst[79:72] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":245:50:245:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":244:50:244:85|ROM un274_char_reg_cnst[87:80] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":244:50:244:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":243:50:243:85|ROM un268_char_reg_cnst[95:89] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":243:50:243:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 7 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":242:50:242:85|ROM un262_char_reg_cnst[103:96] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":242:50:242:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":241:50:241:85|ROM un256_char_reg_cnst[111:105] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":241:50:241:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 7 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":240:50:240:85|ROM un250_char_reg_cnst[119:112] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":240:50:240:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":239:50:239:85|ROM un244_char_reg_cnst[127:123] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":239:50:239:85|Found ROM .delname. (in view: work.OLED12864(verilog)) with 12 words by 5 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":174:40:174:48|ROM char_reg_2[7:0] (in view: work.OLED12864(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":174:40:174:48|Found ROM .delname. (in view: work.OLED12864(verilog)) with 23 words by 8 bits.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":57:27:57:49|ROM un6_rd_data_reg[7:0] (in view: work.user_rom8x2k_2047_1_4_0_1_3_xmr1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":57:27:57:49|ROM un6_rd_data_reg[7:0] (in view: work.user_rom8x2k_2047_1_4_0_1_3_xmr1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":57:27:57:49|Found ROM .delname. (in view: work.user_rom8x2k_2047_1_4_0_1_3_xmr1(verilog)) with 2048 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 153MB)

Encoding state machine cnt_init[5:0] (in view: work.OLED12864(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00011 -> 001000
   00100 -> 010000
   00101 -> 100000
Encoding state machine state[6:0] (in view: work.OLED12864(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance cnt_scan[4:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance cnt_main[4:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance num[7:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance cnt[4:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance cnt_delay[15:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Found counter in view:work.OLED12864(verilog) instance cnt_write[4:0] 
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.char[62] because it is equivalent to instance OLED12864_inst.char[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[2] because it is equivalent to instance OLED12864_inst.num_delay[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.x_pl[1] because it is equivalent to instance OLED12864_inst.x_ph[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[14] because it is equivalent to instance OLED12864_inst.num_delay[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[8] because it is equivalent to instance OLED12864_inst.num_delay[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[7] because it is equivalent to instance OLED12864_inst.num_delay[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[5] because it is equivalent to instance OLED12864_inst.num_delay[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[3] because it is equivalent to instance OLED12864_inst.num_delay[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing instance OLED12864_inst.num_delay[15] because it is equivalent to instance OLED12864_inst.num_delay[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance state_back[4] (in view: work.OLED12864(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance num_delay[10] (in view: work.OLED12864(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Removing sequential instance char[54] (in view: work.OLED12864(verilog)) because it does not drive other instances.
Encoding state machine fsm_state[2:0] (in view: work.state_fsm(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\key_filter.v":16:4:16:9|Found counter in view:work.key_filter_499999(verilog) instance cnt[19:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\pwm_adc.v":40:0:40:5|Found counter in view:work.pwm_adc(verilog) instance pwm_set[7:0] 
@N: MO231 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\pwm_adc.v":26:0:26:5|Found counter in view:work.pwm_adc(verilog) instance pwm_adder[7:0] 
Encoding state machine freq_conf_state[2:0] (in view: work.acculator_2047_2_0_1_3_xmr0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   011 -> 10
Encoding state machine state[2:0] (in view: work.user_rom8x2k_2047_1_4_0_1_3_xmr1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 162MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 162MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 162MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 162MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 162MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 162MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 162MB)

@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_00 = FC2418247C084854043F3C401C203C4044281CA0446400000000000000000000.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_01 = 000120547F48384438443854087E18A47F08004440807F1000417C047C083844.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_02 = 7F093E417F09464901013F401F203F40631407086151007F552A004104024040.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_03 = 32497C127F493E417F417F497F093E417F08004120407F087F407F027F043E41.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_04 = 3E51004242612141181427453C4A017136490649003600560814141400410201.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_05 = 000000000007147F242A626436490005001C0041140808080000080800602010.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_0.INIT_07 = 3E51004242612141181427453C4A0171364906497C127F493E417F417F497F09.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_00 = 242418240404545440442040204040302810A0A04C5400000000000000000000.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_01 = 0402545444444444484454540109A4A40404407D7D844428407F041804044444.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_02 = 0909215129194949017F40402040403814080870454941412A557F4102014040.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_03 = 515912114949414122414949090949490808417F3F4122144040020C10084141.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_04 = 4549407F49514B457F1245454949050949492949003600364122141414220951.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_05 = 0000002F07007F142A7F13082255000341221C22083E083E60A0080800600408.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_1.INIT_07 = 4549407F49514B457F1245454949050949492949121149494141224149490909.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_00 = 001800FC000800200020007C001C003C0044007C004400000000000000000000.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_01 = 0000007800380020007F00180002007C00780000000000000000007800780038.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_02 = 0006005E004600310001003F001F003F00630007004300000055000000040040.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_03 = 003E007C00360022001C00410001007A007F0000000100410040007F007F003E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_04 = 003E00000046003100100039003000030036001E000000000000001400080006.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_05 = 0000000000000014001200230050000000000000001400080000000800000002.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":201:50:201:78|Initial value OLED12864_inst.un177_char_reg_cnst_0_2.INIT_07 = 003E00000046003100100039003000030036001E007C00360022001C00410001.
@N: FX211 |Packed ROM OLED12864_inst.un177_char_reg_cnst_0[39:0] (7 input, 40 output) to Block SelectRAM 
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_00 = 962D3C873C873C963C1E2D2D2D2D2D2DA5B487969687960F962D963C963C0EA4.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_01 = 96788769A54B2D962D962D963CA53C2D3C3C3C3C969687878787872D873C873C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_02 = 87F0B4C3B4C3B44BB45AB4782DE12DE12DE12D780F5A0F5A1E4B96C396F096F0.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_03 = 781E781E690FE187E1B4E1B4E13CF02DF02D5A875A965A964B0F0F690F690F78.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_04 = A51E2DB43CA578E1786978785A5AC3C3C3C3C3C3C35AC378C3785AE15AE15AB4.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_05 = B4F0B4F0874B874B874B0FD20FD20FF01E691E2D1E3C96B4B496A587A50FA51E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_06 = 4BD24B785A695A69D2E1D2F0D2F0E10FE10F698769966996693C782D782DB4E1.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_07 = F01EB45AA54B2DC32DD22DF02D783C69B4A5B4A5B4B4961E961E870F0F874BD2.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_08 = 0F1E1E0F96879687D2D2D25AD25AC3694BE14BF04BB44B3C5A2DD2A5F087F096.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_09 = E14BE14B69C369966996691E780F780FB4F0B4F0B478A569A5692DE12DB42DB4.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0A = 5A0F5A1ED29696D287C3874B87690FF00FB40FB41E2D1E2D1E2DD2F0D2F0D278.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0B = A578A5783CE13CE13CA53C3C3C3C3C3CA5A5E1E1E169E178C35A4BD25A875A87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0C = 0F690F692D0FA596A596A51EF04BF04B78C378D278D2781E690FE187E187A5D2.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0D = 96F0963C872D0FA50FA54BE14B784B784B78D2E1D2A5D22DD23CD23C1EF00FE1.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0E = 1EC31E4B1E1E1E1E9696C3C3C3C3C34BC35A4B964B964B965A2D1E6996E196F0.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0.INIT_0F = 96C396C3964B960F961E1E965AD24B4B4B4B4B4BC387C396C31EC31E964B1EC3.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_00 = 960F960F960F960F960F961E961E961E1E961EB41EB41EB41EB41EB41EB40EA4.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_01 = A5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4871E960F960F960F960F960F.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_02 = 3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2D2D2D2D2DA5A5A5A5A5A5.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_03 = 873C873C962D1EA51EA51EA51EA51EA51EA53C873C873C873C963C963C963C96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_04 = 87C387C387C387878787878787A5873C873C873C873C873C873C873C873C873C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_05 = 3C693C691E5A1E5A1E5A1E5A1E5A1E5A1E5A1E5A1E5A96D296D287C387C387C3.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_06 = A578A578A578A5782DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13CE13C69.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_07 = F096F096E187E187E187E187E187E187E10FE10FE10FE12DE12DE13CE13CA578.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_08 = 78C378C3784B784B780F780F780F781E781E781E781E781E781EF096F096F096.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_09 = C378C378C378C378C378C378C378C3784BF04BF04BF05AE15AE15AE15AE15AE1.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0A = 1E3C1E3C96B496B487A587A587A587A587A587A587A587A587A5C369C369C369.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0B = 1EC31EC31EC31EC31EC31EC31EC31EC31E5A1E1E1E1E1E1E1E3C1E3C1E3C1E3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0C = C396C396C396C31EC31EC31E875A875A875A875A875A875A964B1EC31EC31EC3.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0D = 5A5A5A5A4B4B4B4B4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C396.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0E = 960F960F960F960F1E875AD25AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1.INIT_0F = 87D287D287D287D287D287D28796968796879687960F960F960F960F960F960F.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_00 = B41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_01 = 963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41EB41E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_02 = 96A596A596A596A596A596A596B496B496B496B496B496B496B4963C963C963C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_03 = 96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_04 = 96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_05 = 0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C0F3C0F3C0F3C87B487B496A596A596A5.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_06 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_07 = 0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_08 = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_09 = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0A = 965A965A1ED21ED20FC30FC30FC30FC30FC30FC30FC30FC30FC30F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0B = 965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0C = 965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0D = 96C396C396D296D296D296D296D296D296D2965A965A965A965A965A965A965A.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0E = D287D287D287D287D28796C396C396C396C396C396C396C396C396C396C396C3.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2.INIT_0F = D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_00 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E1F0E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_01 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_02 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_03 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_04 = 0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_05 = 0F960F960F960F960F960F960F960F960F960F960F960F1E0F1E0F1E0F1E0F1E.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_06 = 0F960F960F960F960F960F960F960F960F960F960F960F960F960F960F960F96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_07 = 0F960F960F960F960F960F960F960F960F960F960F960F960F960F960F960F96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_08 = 0F960F960F960F960F960F960F960F960F960F960F960F960F960F960F960F96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_09 = 0F960F960F960F960F960F960F960F960F960F960F960F960F960F960F960F96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0A = 0F870F870F870F870F960F960F960F960F960F960F960F960F960F960F960F96.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0B = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0C = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0D = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0E = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3.INIT_0F = 0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_00 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783838.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_01 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_02 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_03 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_04 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_05 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_06 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_07 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_08 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_09 = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_0A = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_0B = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_0C = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_0D = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.
@N: FX276 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\user_rom8x2k.v":56:28:56:50|Initial value raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4.INIT_0E = 1E1E0F0F0F870FC30FE10FF08778C33CE11EF00FF087F0C3F0E1F0F078783C3C.

Only the first 100 messages of id 'FX276' are reported. To see all messages use 'report_messages -log C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_fpga_mapper.srr -id FX276' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX276} -count unlimited' in the Tcl shell.
@N: FX211 |Packed ROM raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0[15:0] (11 input, 16 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_7_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_7_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_6_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_6_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_5_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_5_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_sr_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_1_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_sr_rst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_sr_rst_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_0_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance OLED12864_inst.un177_char_reg_cnst_0_2_OLD[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\bcd_8421.v":40:1:40:6|Removing sequential instance OLED12864_inst.bcd_8421_vpp.data_shift[36] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 162MB)

@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_7_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_7_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_6_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_6_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_5_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_5_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_4_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_3_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 191MB peak: 193MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.01ns		1251 /       481
   2		0h:00m:04s		    -4.01ns		1211 /       481
   3		0h:00m:05s		    -2.61ns		1211 /       481
   4		0h:00m:05s		    -2.61ns		1212 /       481
@N: FX271 :|Replicating instance OLED12864_inst.un177_char_reg_cnst_0_0_sr_en (in view: work.top(verilog)) with 47 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[2] (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[4] (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[1] (in view: work.top(verilog)) with 77 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[3] (in view: work.top(verilog)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[5] (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.mem_hanzi_num[3] (in view: work.top(verilog)) with 76 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.mem_hanzi_num[1] (in view: work.top(verilog)) with 68 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.mem_hanzi_num[2] (in view: work.top(verilog)) with 73 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_chinese[0] (in view: work.top(verilog)) with 93 loads 3 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.cnt_main[0] (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
@N: FX271 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\oled12864.v":81:1:81:6|Replicating instance OLED12864_inst.state[6] (in view: work.top(verilog)) with 39 loads 2 times to improve timing.
Timing driven replication report
Added 30 Registers via timing driven replication
Added 27 LUTs via timing driven replication

   5		0h:00m:09s		    -2.61ns		1249 /       511


   6		0h:00m:10s		    -2.61ns		1249 /       511

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 181MB peak: 230MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 181MB peak: 230MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 522 clock pin(s) of sequential element(s)
0 instances converted, 522 sequential instances remain driven by gated/generated clocks

============================================================================================================================== Gated/Generated Clocks ===============================================================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B     PLL_B                  522        raw_DDS_inst.user_rom8x2k_inst.state_er[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 149MB peak: 230MB)

Writing Analyst data base C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 178MB peak: 230MB)

Writing constraint files

Finished Writing constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 178MB peak: 230MB)

Writing Verilog Simulation files
Writing XDC file C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.xdc

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 175MB peak: 230MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 175MB peak: 230MB)

@W: MT246 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\dds_simple\source\top.v":51:21:51:33|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\11091\desktop\fpga_active_by_yinghe\my_prj\simple_dds\dds\pll_sys\rtl\core\lscc_pll.v":155:0:155:6|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 14.01ns. Please declare a user-defined clock on object "n:raw_DDS_inst.pll_sys_inst.lscc_pll_inst.outcore_o"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 10 19:10:51 2022
#


Top view:               top
Requested Frequency:    71.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.472

                                                Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                  Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------
lscc_pll_Z1_layer0|outcore_o_inferred_clock     71.4 MHz      60.7 MHz      14.008        16.479        -2.472     inferred     Autoconstr_clkgroup_0
System                                          454.1 MHz     386.0 MHz     2.202         2.591         -0.389     system       system_clkgroup      
=====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       System                                       |  2.202       -0.389  |  No paths    -      |  No paths    -      |  No paths    -    
System                                       lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  14.008      -0.118  |  No paths    -      |  No paths    -      |  No paths    -    
lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                       |  14.008      1.150   |  No paths    -      |  No paths    -      |  No paths    -    
lscc_pll_Z1_layer0|outcore_o_inferred_clock  lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  14.008      -2.472  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                                   Arrival           
Instance                                              Reference                                       Type        Pin     Net                                    Time        Slack 
                                                      Clock                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_fast     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_sr_en_fast     0.796       -2.472
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_rep1     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_sr_en_rep1     0.796       -2.462
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[15]      lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[15]        0.796       -2.441
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[7]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[7]         0.796       -2.400
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[10]      lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[10]        0.796       -2.400
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[6]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[6]         0.796       -2.389
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[11]      lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[11]        0.796       -2.389
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[2]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[2]         0.796       -2.369
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e[2]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_1_OLD[2]         0.796       -2.369
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[3]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       un177_char_reg_cnst_0_0_OLD[3]         0.796       -2.358
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                       Required           
Instance                           Reference                                       Type        Pin     Net                        Time         Slack 
                                   Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.oled_dat            lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       oled_dat_11                13.852       -2.472
OLED12864_inst.char_reg_ret_22     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_38_d_ns[3]     13.852       -0.801
OLED12864_inst.char_reg_ret_85     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_37_d_ns[0]     13.852       -0.801
OLED12864_inst.char_reg_ret_14     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_38_d_ns[5]     13.852       -0.780
OLED12864_inst.char_reg_ret_79     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_37_d_ns[2]     13.852       -0.729
OLED12864_inst.char_reg_ret_82     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_37_d_ns[1]     13.852       -0.729
OLED12864_inst.char_reg_ret_26     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_38_d_0[2]      13.852       -0.698
OLED12864_inst.char_reg_ret_76     lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       char_reg_53_37_d_ns[3]     13.852       -0.698
OLED12864_inst.state[0]            lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3BZ     D       state_ns_0_i[0]            13.852       -0.615
OLED12864_inst.state_back[0]       lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3BZ     D       state_back                 13.852       -0.615
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.008
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.852

    - Propagation time:                      16.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.472

    Number of logic level(s):                7
    Starting point:                          OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_fast / Q
    Ending point:                            OLED12864_inst.oled_dat / D
    The start point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_fast           FD1P3DZ     Q        Out     0.796     0.796       -         
un177_char_reg_cnst_0_0_sr_en_fast                          Net         -        -       1.599     -           17        
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNI082T[2]     LUT4        A        In      -         2.395       -         
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNI082T[2]     LUT4        Z        Out     0.661     3.056       -         
un177_char_reg_cnst_0_1_OLD_e_RNI082T[2]                    Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_5[2]             LUT4        A        In      -         4.427       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_5[2]             LUT4        Z        Out     0.661     5.089       -         
N_1578                                                      Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_am[2]            LUT4        B        In      -         6.460       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_am[2]            LUT4        Z        Out     0.589     7.049       -         
char_reg_53_am[2]                                           Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_ns[2]            LUT4        A        In      -         8.420       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_ns[2]            LUT4        Z        Out     0.661     9.082       -         
char_reg[2]                                                 Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_6                               LUT4        A        In      -         10.453      -         
OLED12864_inst.oled_dat_RNO_6                               LUT4        Z        Out     0.569     11.021      -         
oled_dat_11_5_ns_1                                          Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_2                               LUT4        D        In      -         12.392      -         
OLED12864_inst.oled_dat_RNO_2                               LUT4        Z        Out     0.465     12.857      -         
N_1605                                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO                                 LUT4        B        In      -         14.228      -         
OLED12864_inst.oled_dat_RNO                                 LUT4        Z        Out     0.589     14.817      -         
oled_dat_11                                                 Net         -        -       1.507     -           1         
OLED12864_inst.oled_dat                                     FD1P3DZ     D        In      -         16.324      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 16.479 is 5.147(31.2%) logic and 11.332(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.008
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.852

    - Propagation time:                      16.314
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.462

    Number of logic level(s):                7
    Starting point:                          OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_rep1 / Q
    Ending point:                            OLED12864_inst.oled_dat / D
    The start point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_rep1           FD1P3DZ     Q        Out     0.796     0.796       -         
un177_char_reg_cnst_0_0_sr_en_rep1                          Net         -        -       1.599     -           18        
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNIBGBQ[3]     LUT4        A        In      -         2.395       -         
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNIBGBQ[3]     LUT4        Z        Out     0.661     3.056       -         
un177_char_reg_cnst_0_1_OLD_e_RNIBGBQ[3]                    Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_5[3]             LUT4        A        In      -         4.427       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_5[3]             LUT4        Z        Out     0.661     5.089       -         
N_1579                                                      Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_am[3]            LUT4        B        In      -         6.460       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_am[3]            LUT4        Z        Out     0.589     7.049       -         
char_reg_53_am[3]                                           Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_ns[3]            LUT4        A        In      -         8.420       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_ns[3]            LUT4        Z        Out     0.661     9.082       -         
char_reg[3]                                                 Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_6                               LUT4        B        In      -         10.453      -         
OLED12864_inst.oled_dat_RNO_6                               LUT4        Z        Out     0.558     11.011      -         
oled_dat_11_5_ns_1                                          Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_2                               LUT4        D        In      -         12.382      -         
OLED12864_inst.oled_dat_RNO_2                               LUT4        Z        Out     0.465     12.847      -         
N_1605                                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO                                 LUT4        B        In      -         14.218      -         
OLED12864_inst.oled_dat_RNO                                 LUT4        Z        Out     0.589     14.807      -         
oled_dat_11                                                 Net         -        -       1.507     -           1         
OLED12864_inst.oled_dat                                     FD1P3DZ     D        In      -         16.314      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 16.469 is 5.137(31.2%) logic and 11.332(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.008
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.852

    - Propagation time:                      16.293
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.441

    Number of logic level(s):                7
    Starting point:                          OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[15] / Q
    Ending point:                            OLED12864_inst.oled_dat / D
    The start point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_OLD_e[15]     FD1P3DZ     Q        Out     0.796     0.796       -         
un177_char_reg_cnst_0_0_OLD[15]                      Net         -        -       1.599     -           1         
OLED12864_inst.oled_dat_RNO_13                       LUT4        B        In      -         2.395       -         
OLED12864_inst.oled_dat_RNO_13                       LUT4        Z        Out     0.589     2.984       -         
N_627_0_0                                            Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_11                       LUT4        C        In      -         4.355       -         
OLED12864_inst.oled_dat_RNO_11                       LUT4        Z        Out     0.558     4.913       -         
N_1042_0_0                                           Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_9                        LUT4        A        In      -         6.284       -         
OLED12864_inst.oled_dat_RNO_9                        LUT4        Z        Out     0.661     6.946       -         
N_1126_reto_0_0                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_7                        LUT4        A        In      -         8.317       -         
OLED12864_inst.oled_dat_RNO_7                        LUT4        Z        Out     0.661     8.978       -         
N_1607_0                                             Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_5                        LUT4        A        In      -         10.349      -         
OLED12864_inst.oled_dat_RNO_5                        LUT4        Z        Out     0.569     10.918      -         
oled_dat_11_4_ns_1                                   Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_1                        LUT4        D        In      -         12.289      -         
OLED12864_inst.oled_dat_RNO_1                        LUT4        Z        Out     0.465     12.754      -         
N_1604                                               Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO                          LUT4        A        In      -         14.125      -         
OLED12864_inst.oled_dat_RNO                          LUT4        Z        Out     0.661     14.786      -         
oled_dat_11                                          Net         -        -       1.507     -           1         
OLED12864_inst.oled_dat                              FD1P3DZ     D        In      -         16.293      -         
==================================================================================================================
Total path delay (propagation time + setup) of 16.448 is 5.116(31.1%) logic and 11.332(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.008
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.852

    - Propagation time:                      16.293
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.441

    Number of logic level(s):                7
    Starting point:                          OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_fast / Q
    Ending point:                            OLED12864_inst.oled_dat / D
    The start point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_fast           FD1P3DZ     Q        Out     0.796     0.796       -         
un177_char_reg_cnst_0_0_sr_en_fast                          Net         -        -       1.599     -           17        
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNI5D2T[7]     LUT4        A        In      -         2.395       -         
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNI5D2T[7]     LUT4        Z        Out     0.661     3.056       -         
N_693_0                                                     Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.g0_5                         LUT4        A        In      -         4.427       -         
OLED12864_inst.char_reg_2_7_0_.g0_5                         LUT4        Z        Out     0.661     5.089       -         
N_1706_0                                                    Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_10                              LUT4        C        In      -         6.460       -         
OLED12864_inst.oled_dat_RNO_10                              LUT4        Z        Out     0.558     7.018       -         
N_1135_0                                                    Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_7                               LUT4        B        In      -         8.389       -         
OLED12864_inst.oled_dat_RNO_7                               LUT4        Z        Out     0.589     8.978       -         
N_1607_0                                                    Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_5                               LUT4        A        In      -         10.349      -         
OLED12864_inst.oled_dat_RNO_5                               LUT4        Z        Out     0.569     10.918      -         
oled_dat_11_4_ns_1                                          Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_1                               LUT4        D        In      -         12.289      -         
OLED12864_inst.oled_dat_RNO_1                               LUT4        Z        Out     0.465     12.754      -         
N_1604                                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO                                 LUT4        A        In      -         14.125      -         
OLED12864_inst.oled_dat_RNO                                 LUT4        Z        Out     0.661     14.786      -         
oled_dat_11                                                 Net         -        -       1.507     -           1         
OLED12864_inst.oled_dat                                     FD1P3DZ     D        In      -         16.293      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 16.448 is 5.116(31.1%) logic and 11.332(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.008
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.852

    - Propagation time:                      16.283
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.430

    Number of logic level(s):                7
    Starting point:                          OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_rep1 / Q
    Ending point:                            OLED12864_inst.oled_dat / D
    The start point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
OLED12864_inst.un177_char_reg_cnst_0_0_sr_en_rep1           FD1P3DZ     Q        Out     0.796     0.796       -         
un177_char_reg_cnst_0_0_sr_en_rep1                          Net         -        -       1.599     -           18        
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNIEJBQ[6]     LUT4        A        In      -         2.395       -         
OLED12864_inst.un177_char_reg_cnst_0_1_OLD_e_RNIEJBQ[6]     LUT4        Z        Out     0.661     3.056       -         
un177_char_reg_cnst_0_1_OLD_e_RNIEJBQ[6]                    Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_19_bm[6]         LUT4        A        In      -         4.427       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_19_bm[6]         LUT4        Z        Out     0.661     5.089       -         
char_reg_53_19_bm[6]                                        Net         -        -       1.371     -           1         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_38[6]            LUT4        C        In      -         6.460       -         
OLED12864_inst.char_reg_2_7_0_.char_reg_53_38[6]            LUT4        Z        Out     0.558     7.018       -         
N_1134                                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_8                               LUT4        B        In      -         8.389       -         
OLED12864_inst.oled_dat_RNO_8                               LUT4        Z        Out     0.589     8.978       -         
N_1608_0                                                    Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_5                               LUT4        B        In      -         10.349      -         
OLED12864_inst.oled_dat_RNO_5                               LUT4        Z        Out     0.558     10.907      -         
oled_dat_11_4_ns_1                                          Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO_1                               LUT4        D        In      -         12.278      -         
OLED12864_inst.oled_dat_RNO_1                               LUT4        Z        Out     0.465     12.743      -         
N_1604                                                      Net         -        -       1.371     -           1         
OLED12864_inst.oled_dat_RNO                                 LUT4        A        In      -         14.114      -         
OLED12864_inst.oled_dat_RNO                                 LUT4        Z        Out     0.661     14.776      -         
oled_dat_11                                                 Net         -        -       1.507     -           1         
OLED12864_inst.oled_dat                                     FD1P3DZ     D        In      -         16.283      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 16.438 is 5.106(31.1%) logic and 11.332(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                          Arrival           
Instance                                               Reference     Type      Pin        Net                            Time        Slack 
                                                       Clock                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0     System        PDP4K     DO[3]      un4_rd_data_reg_0_0_NEW[0]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0     System        PDP4K     DO[3]      un4_rd_data_reg_0_0_NEW[0]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0     System        PDP4K     DO[11]     un4_rd_data_reg_0_0_NEW[1]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0     System        PDP4K     DO[11]     un4_rd_data_reg_0_0_NEW[1]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1     System        PDP4K     DO[3]      un4_rd_data_reg_0_1_NEW[0]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1     System        PDP4K     DO[3]      un4_rd_data_reg_0_1_NEW[0]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1     System        PDP4K     DO[11]     un4_rd_data_reg_0_1_NEW[1]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1     System        PDP4K     DO[11]     un4_rd_data_reg_0_1_NEW[1]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2     System        PDP4K     DO[3]      un4_rd_data_reg_0_2_NEW[0]     0.000       -0.389
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_2     System        PDP4K     DO[3]      un4_rd_data_reg_0_2_NEW[0]     0.000       -0.389
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                            Required           
Instance                                                          Reference     Type        Pin     Net                                               Time         Slack 
                                                                  Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A0      rd_data_reg[0]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A1      rd_data_reg[1]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A2      rd_data_reg[2]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A3      rd_data_reg[3]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A4      rd_data_reg[4]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A5      rd_data_reg[5]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A6      rd_data_reg[6]                                    2.202        -0.389
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     System        MAC16       A7      rd_data_reg[7]                                    2.202        -0.389
OLED12864_inst.oled_dat                                           System        FD1P3DZ     D       oled_dat_11                                       13.852       -0.118
pwm_out_obuf                                                      System        OB          I       raw_DDS_inst.pwm_adc_inst.un1_pwm_out_cry_7_i     2.202        1.540 
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.202
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.202

    - Propagation time:                      2.591
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0 / DO[3]
    Ending point:                            raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0] / A0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin       Pin               Arrival     No. of    
Name                                                              Type      Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0                PDP4K     DO[3]     Out     0.000     0.000       -         
un4_rd_data_reg_0_0_NEW[0]                                        Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS        LUT4      C         In      -         0.000       -         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS        LUT4      Z         Out     0.558     0.558       -         
N_32                                                              Net       -         -       1.371     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1_0       LUT4      A         In      -         1.929       -         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1_0       LUT4      Z         Out     0.661     2.591       -         
rd_data_reg[0]                                                    Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     MAC16     A0        In      -         2.591       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 2.591 is 1.220(47.1%) logic and 1.371(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.202
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.202

    - Propagation time:                      2.591
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0 / DO[3]
    Ending point:                            raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0] / A0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin       Pin               Arrival     No. of    
Name                                                              Type      Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0                PDP4K     DO[3]     Out     0.000     0.000       -         
un4_rd_data_reg_0_0_NEW[0]                                        Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS        LUT4      C         In      -         0.000       -         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS        LUT4      Z         Out     0.558     0.558       -         
N_32                                                              Net       -         -       1.371     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1_0       LUT4      A         In      -         1.929       -         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1_0       LUT4      Z         Out     0.661     2.591       -         
rd_data_reg[0]                                                    Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     MAC16     A0        In      -         2.591       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 2.591 is 1.220(47.1%) logic and 1.371(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.202
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.202

    - Propagation time:                      2.591
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0 / DO[11]
    Ending point:                            raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0] / A1
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin        Pin               Arrival     No. of    
Name                                                              Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0                PDP4K     DO[11]     Out     0.000     0.000       -         
un4_rd_data_reg_0_0_NEW[1]                                        Net       -          -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS_0      LUT4      C          In      -         0.000       -         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS_0      LUT4      Z          Out     0.558     0.558       -         
N_33                                                              Net       -          -       1.371     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1         LUT4      A          In      -         1.929       -         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1         LUT4      Z          Out     0.661     2.591       -         
rd_data_reg[1]                                                    Net       -          -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     MAC16     A1         In      -         2.591       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 2.591 is 1.220(47.1%) logic and 1.371(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.202
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.202

    - Propagation time:                      2.591
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0 / DO[11]
    Ending point:                            raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0] / A1
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin        Pin               Arrival     No. of    
Name                                                              Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0                PDP4K     DO[11]     Out     0.000     0.000       -         
un4_rd_data_reg_0_0_NEW[1]                                        Net       -          -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS_0      LUT4      C          In      -         0.000       -         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_0_RNI7FCS_0      LUT4      Z          Out     0.558     0.558       -         
N_33                                                              Net       -          -       1.371     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1         LUT4      A          In      -         1.929       -         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNI9PHP1         LUT4      Z          Out     0.661     2.591       -         
rd_data_reg[1]                                                    Net       -          -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     MAC16     A1         In      -         2.591       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 2.591 is 1.220(47.1%) logic and 1.371(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.202
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.202

    - Propagation time:                      2.591
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1 / DO[3]
    Ending point:                            raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0] / A2
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin       Pin               Arrival     No. of    
Name                                                              Type      Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1                PDP4K     DO[3]     Out     0.000     0.000       -         
un4_rd_data_reg_0_1_NEW[0]                                        Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1_RNI9FCS        LUT4      C         In      -         0.000       -         
raw_DDS_inst.user_rom8x2k_inst.un4_rd_data_reg_0_1_RNI9FCS        LUT4      Z         Out     0.558     0.558       -         
N_34                                                              Net       -         -       1.371     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNIBPHP1_0       LUT4      A         In      -         1.929       -         
raw_DDS_inst.user_rom8x2k_inst.rd_data_reg_ret_1_RNIBPHP1_0       LUT4      Z         Out     0.661     2.591       -         
rd_data_reg[2]                                                    Net       -         -       0.000     -           1         
raw_DDS_inst.user_rom8x2k_inst.rd_data_buffer_mulonly_0[15:0]     MAC16     A2        In      -         2.591       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 2.591 is 1.220(47.1%) logic and 1.371(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 175MB peak: 230MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 175MB peak: 230MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          120 uses
FD1P3BZ         10 uses
FD1P3DZ         501 uses
GND             12 uses
INV             24 uses
PDP4K           11 uses
PLL_B           1 use
VCC             12 uses
MAC16           3 uses
LUT4            1032 uses

I/O ports: 19
I/O primitives: 19
IB             5 uses
OB             14 uses

I/O Register bits:                  0
Register bits not including I/Os:   511 of 5280 (9%)

RAM/ROM usage summary
Block Rams : 11 of 30 (36%)

Total load per clock:
   lscc_pll_Z1_layer0|outcore_o_inferred_clock: 522

@S |Mapping Summary:
Total  LUTs: 1032 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1032 = 1032 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 36MB peak: 230MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Thu Feb 10 19:10:51 2022

###########################################################]


Synthesis exit by 0.


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o DDS_simple_DDS_simple.udb DDS_simple_DDS_simple.vm
POSTSYN: Post Synthesis Process Radiant (64-bit) 1.0.0.350.6
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o DDS_simple_DDS_simple.udb -gui -msgset C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/promote.xml DDS_simple_DDS_simple.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'DDS_simple_DDS_simple.vm' ...

Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
Starting design annotation....


Writing output file 'DDS_simple_DDS_simple.udb'.
POSTSYN finished successfully.
Total CPU Time: 2 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 95 MB


map "DDS_simple_DDS_simple_syn.udb" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/DDS_simple.pdc" -o "DDS_simple_DDS_simple.udb"     
map:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
   Picdevice="iCE40UP5K"

   Pictype="SG48"

   Picspeed=High-Performance_1.2V

   Remove unused logic

   Do not produce over sized UDBs.

Part used: iCE40UP5KSG48, Performance used: High-Performance_1.2V.

Running general design DRC...

WARNING - The clock port [irstn] is assigned to a non clock dedicated pin [6], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [ikey_sel_n] is assigned to a non clock dedicated pin [42], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [ikey_fov_n] is assigned to a non clock dedicated pin [38], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [pwm_adc_in] is assigned to a non clock dedicated pin [12], which might affect the clock performance. Use dedicated clock resources for the port.Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 511 out of  5280 (10%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           1451 out of  5280 (27%)
      Number of logic LUT4s:             1058
      Number of inserted feedthru LUT4s: 128
      Number of replicated LUT4s:         25
      Number of ripple logic:            120 (240 LUT4s)
   Number of IO sites used:   19 out of 39 (49%)
      Number of IO sites used for general PIOs: 19
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 19 out of 36 (53%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             3 out of 8 (37%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             11 out of 30 (36%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net wpll_sys_clk: 519 loads, 519 rising, 0 falling (Driver: Pin raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net iclk_c: 1 loads, 1 rising, 0 falling (Driver: Port iclk)
   Number of Clock Enables:  27
      Net VCC: 19 loads, 0 SLICEs
      Net OLED12864_inst/un1_state_38_0: 48 loads, 42 SLICEs
      Net OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep2: 10 loads, 10 SLICEs
      Net OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1: 9 loads, 9 SLICEs
      Net OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast: 7 loads, 7 SLICEs
      Net OLED12864_inst/cnt_delaye_0_i: 16 loads, 16 SLICEs
      Net OLED12864_inst/nume_0_i: 8 loads, 8 SLICEs
      Net OLED12864_inst/un177_char_reg_cnst_0_0_sr_en: 14 loads, 14 SLICEs
      Net OLED12864_inst/state[6]: 6 loads, 6 SLICEs
      Net OLED12864_inst/un1_state_18_0: 1 loads, 1 SLICEs
      Net OLED12864_inst/N_569_0_i: 45 loads, 45 SLICEs
      Net OLED12864_inst/un1_state_44_0_i: 10 loads, 10 SLICEs
      Net OLED12864_inst/N_489_0_i: 4 loads, 4 SLICEs
      Net OLED12864_inst/cnt_maine_0_0: 6 loads, 6 SLICEs
      Net OLED12864_inst/N_1613_0: 8 loads, 8 SLICEs
      Net OLED12864_inst/cnt_scane_0_0: 2 loads, 2 SLICEs
      Net OLED12864_inst.N_1625_0: 8 loads, 8 SLICEs
      Net OLED12864_inst/bcd_8421_vpp/un4_i: 36 loads, 36 SLICEs
      Net OLED12864_inst/bcd_8421_vpp/unit10: 17 loads, 17 SLICEs
      Net OLED12864_inst/bcd_8421_frq/unit10: 25 loads, 25 SLICEs
      Net OLED12864_inst/bcd_8421_frq/un4_i: 44 loads, 44 SLICEs
      Net raw_DDS_inst/state_fsm_inst/ikey_sel_n_fin_0: 1 loads, 1 SLICEs
      Net raw_DDS_inst/pwm_adc_inst/un1_r_adc_in[0]: 8 loads, 8 SLICEs
      Net raw_DDS_inst/pwm_adc_inst/pwm_adc_out_0_sqmuxa: 8 loads, 8 SLICEs
      Net raw_DDS_inst/acculator_inst/freq_byte_2_sqmuxa: 8 loads, 8 SLICEs
      Net raw_DDS_inst/acculator_inst/freq_byte_11: 8 loads, 8 SLICEs
      Net raw_DDS_inst/user_rom8x2k_inst/state13: 1 loads, 1 SLICEs
   Number of LSRs:  1
      Net w_sys_rstn_i: 444 loads, 444 SLICEs
   Top 10 highest fanout non-clock nets:
      Net w_sys_rstn_i: 444 loads
      Net VCC: 90 loads
      Net OLED12864_inst/state[0]: 70 loads
      Net OLED12864_inst/state[1]: 60 loads
      Net OLED12864_inst/bcd_8421_frq/shift_flag: 50 loads
      Net OLED12864_inst/N_569_0_i: 48 loads
      Net OLED12864_inst/un1_state_38_0: 48 loads
      Net OLED12864_inst/bcd_8421_frq/data_shift79: 44 loads
      Net OLED12864_inst/bcd_8421_frq/un4_i: 44 loads
      Net OLED12864_inst/bcd_8421_vpp/shift_flag: 42 loads

Running physical design DRC...

Loading udb::Database ...
 

   Number of warnings:  4
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 88 MB


timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "DDS_simple_DDS_simple.tw1" "DDS_simple_DDS_simple.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt DDS_simple_DDS_simple.tw1 DDS_simple_DDS_simple.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.13 seconds


Starting design annotation....



Starting full timing analysis...
WARNING - "The
STA Runtime and Peak Memory Usage :
Total CPU Time: 4 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 123 MB


par -f "DDS_simple_DDS_simple.p2t" "DDS_simple_DDS_simple_map.udb" "DDS_simple_DDS_simple.udb"

Lattice Place and Route Report for Design "DDS_simple_DDS_simple_map.udb"
Thu Feb 10 19:11:01 2022

PAR: Place And Route Radiant (64-bit) 1.0.0.350.6.
Command Line: par -w -t 1 -exp parPathBased=ON DDS_simple_DDS_simple_map.udb \
	DDS_simple_DDS_simple_par.dir/5_1.udb 

Loading DDS_simple_DDS_simple_map.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

WARNING: udb::Constraint "create_generated_clock -name {u_PLL_B/OUTCORE} -source [get_pins raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -multiply_by 4 [get_pins raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding tmConstraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 2180
Number of Connections: 6516
Device utilization summary:

   SLICE (est.)     760/2640         28% used
     LUT           1451/5280         27% used
     REG            511/5280          9% used
   PIO               19/56           33% used
                     19/36           52% bonded
   IOLOGIC            0/56            0% used
   DSP                3/8            37% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR               11/30           36% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                2/2           100% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   18 out of 19 pins locked (94% locked).
.
.............Finished Placer Phase 0 (HIER).  CPU time: 4 secs , REAL time: 5 secs 


.............................
Finished Placer Phase 0 (AP).  CPU time: 15 secs , REAL time: 15 secs 

Starting Placer Phase 1. REAL time: 15 secs 
..  ..
.......................

Placer score = 291148.

Device SLICE utilization summary after final SLICE packing:
   SLICE            752/2640         28% used

Finished Placer Phase 1.  CPU time: 31 secs , REAL time: 32 secs 

Starting Placer Phase 2.
.

Placer score =  349304
Finished Placer Phase 2.  CPU time: 32 secs , REAL time: 33 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "wpll_sys_clk" from OUTCORE on comp "raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 307, ce load = 0, sr load = 0
  PRIMARY "w_sys_rstn_i" from F0 on comp "SLICE_1157" on site "R13C31A", clk load = 0, ce load = 0, sr load = 254

  PRIMARY  : 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   19 out of 56 (33.9%) PIO sites used.
   19 out of 36 (52.8%) bonded PIO sites used.
   Number of PIO comps: 19; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 13 / 14 ( 92%) | 3.3V       |            |            |
| 1        | 6 / 14 ( 42%)  | 3.3V       |            |            |
| 2        | 0 / 8 (  0%)   | OFF        |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 32 secs , REAL time: 33 secs 

Writing design to file DDS_simple_DDS_simple_par.dir/5_1.udb ...


Start NBR router at 19:11:35 02/10/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
WARNING - The driver of primary clock signal wpll_sys_clk is placed in a location (PLL_R13C32.OUTCORE) that cannot drive the primary clock tree with dedicated routing resources. Some general routing resources may be used and this clock may suffer from excessive skew or delay.WARNING - The driver of primary clock signal w_sys_rstn_i is placed in a location (R13C31A.F0) that cannot drive the primary clock tree with dedicated routing resources. Some general routing resources may be used and this clock may suffer from excessive skew or delay.Preassignment Summary:
--------------------------------------------------------------------------------
713 connections routed with dedicated routing resources
2 global clock signals routed
713 connections routed (of 5957 total) (11.97%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#0  Signal "wpll_sys_clk"
       Clock   loads: 0     out of   307 routed (  0.00%)
#4  Signal "w_sys_rstn_i"
       Control loads: 0     out of   254 routed (  0.00%)
Other clocks:
    Signal "iclk_c"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "raw_DDS_inst/pll_sys_inst/lscc_pll_inst/intfbout_w"
       Clock   loads: 1     out of     1 routed (100.00%)

WARNING - The following clock signals are routed with generic routing resources and may suffer from excessive delay and/or skew:"&#xA;---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 19:11:38 02/10/22
Level 1, iteration 1
11(0.00%) conflicts; 4873(81.80%) untouched conns; 14072 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-14.072ns; real time: 4 secs 
Level 2, iteration 1
0(0.00%) conflict; 4840(81.25%) untouched conns; 59181 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-59.181ns; real time: 4 secs 
Level 3, iteration 1
25(0.01%) conflicts; 4454(74.77%) untouched conns; 88387 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.575ns/-88.387ns; real time: 5 secs 
Level 4, iteration 1
120(0.05%) conflicts; 0(0.00%) untouched conn; 89818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.575ns/-89.818ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:11:44 02/10/22
Level 1, iteration 1
5(0.00%) conflicts; 133(2.23%) untouched conns; 64266 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-64.266ns; real time: 10 secs 
Level 2, iteration 1
4(0.00%) conflicts; 133(2.23%) untouched conns; 56934 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-56.935ns; real time: 10 secs 
Level 3, iteration 1
4(0.00%) conflicts; 124(2.08%) untouched conns; 60112 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-60.113ns; real time: 11 secs 
Level 4, iteration 1
19(0.01%) conflicts; 0(0.00%) untouched conn; 61794 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-61.795ns; real time: 12 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 59158 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-59.159ns; real time: 12 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 60310 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-60.311ns; real time: 13 secs 

Start NBR section for performance tuning (iteration 1) at 19:11:48 02/10/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 60310 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-60.311ns; real time: 13 secs 

Start NBR section for re-routing at 19:11:48 02/10/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 57463 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.504ns/-57.463ns; real time: 13 secs 

Start NBR section for post-routing at 19:11:48 02/10/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 72 (1.21%)
  Estimated worst slack<setup> : -1.504ns
  Timing score<setup> : 5101
-----------
Notes: The timing info is calculated for SETUP only.


---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#0  Signal "wpll_sys_clk"
       Clock   loads: 307   out of   307 routed (100.00%)
#4  Signal "w_sys_rstn_i"
       Control loads: 254   out of   254 routed (100.00%)
Other clocks:
    Signal "iclk_c"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "raw_DDS_inst/pll_sys_inst/lscc_pll_inst/intfbout_w"
       Clock   loads: 1     out of     1 routed (100.00%)

WARNING - The following clock signals are routed with generic routing resources and may suffer from excessive delay and/or skew:"&#xA;---------------------------------------------------------
Total CPU time 28 secs 
Total REAL time: 28 secs 
Completely routed.
End of route.  5957 routed (100.00%); 0 unrouted.

Writing design to file DDS_simple_DDS_simple_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -1.503
PAR_SUMMARY::Timing score<setup/<ns>> = 5.101
PAR_SUMMARY::Worst  slack<hold /<ns>> = 3.112
PAR_SUMMARY::Timing score<hold /<ns>> = 5.101
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 1 mins 2 secs 
Total REAL Time: 1 mins 3 secs 
Peak Memory Usage: 190 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "DDS_simple_DDS_simple.twr" "DDS_simple_DDS_simple.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt DDS_simple_DDS_simple.twr DDS_simple_DDS_simple.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.28 seconds


Starting design annotation....



Starting full timing analysis...
WARNING - "The
STA Runtime and Peak Memory Usage :
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 147 MB


bitgen -w "DDS_simple_DDS_simple.udb" -f "DDS_simple_DDS_simple.t2b" 
Loading DDS_simple_DDS_simple.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.


BITGEN: Bitstream Generator Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.rbt".

backanno "DDS_simple_DDS_simple.udb" -n Verilog  -o "DDS_simple_DDS_simple_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist based on the DDS_simple_DDS_simple design file.

Device performance grade changed to High-Performance_1.2V.
Loading DDS_simple_DDS_simple.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: G:/lattice/radiant/ispfpga.
Writing Verilog netlist to file DDS_simple_DDS_simple_vo.vo
Writing SDF timing to file DDS_simple_DDS_simple_vo.sdf
Backanno finished with 0 posted error messages.
