=====
SETUP
-5.491
9.424
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n417_s12
5.927
7.026
spi_master_inst/n417_s11
8.325
9.424
spi_master_inst/state_5_s1
9.424
=====
SETUP
-4.730
8.662
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n417_s12
5.927
7.026
spi_master_inst/n419_s10
7.840
8.662
spi_master_inst/state_4_s0
8.662
=====
SETUP
-4.380
8.312
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n420_s12
6.092
6.718
spi_master_inst/n422_s10
7.213
8.312
spi_master_inst/state_2_s0
8.312
=====
SETUP
-4.380
8.312
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n420_s12
6.092
6.718
spi_master_inst/n420_s11
7.213
8.312
spi_master_inst/state_3_s0
8.312
=====
SETUP
-4.136
8.069
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n417_s12
5.927
7.026
spi_master_inst/n412_s11
7.037
8.069
spi_master_inst/bit_cnt_2_s2
8.069
=====
SETUP
-3.093
7.026
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.107
spi_master_inst/n416_s11
5.927
7.026
spi_master_inst/bit_cnt_0_s2
7.026
=====
SETUP
-2.658
6.591
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n408_s12
3.371
3.997
spi_master_inst/n424_s12
4.008
5.069
spi_master_inst/n424_s10
5.492
6.591
spi_master_inst/state_1_s0
6.591
=====
SETUP
-2.430
6.362
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n426_s14
3.371
3.997
spi_master_inst/n414_s13
4.502
5.324
spi_master_inst/n414_s11
5.330
6.362
spi_master_inst/bit_cnt_1_s2
6.362
=====
SETUP
-2.346
15.358
13.012
spi_master_inst/spi_ready_sig_s1
12.362
12.821
ethercat_sm_inst/ec_state_0_s5
13.628
14.254
ethercat_sm_inst/n104_s16
14.259
15.358
ethercat_sm_inst/ec_state_0_s4
15.358
=====
SETUP
-2.327
6.259
3.932
ethercat_sm_inst/spi_launch_sig_s1
1.442
1.900
spi_master_inst/n420_s13
3.073
4.172
spi_master_inst/n410_s12
4.183
4.808
spi_master_inst/n410_s11
5.227
6.259
spi_master_inst/bit_cnt_3_s2
6.259
=====
SETUP
-2.321
6.254
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n430_s8
3.190
3.816
spi_master_inst/mosi_sig_s1
6.254
=====
SETUP
-2.137
6.070
3.932
ethercat_sm_inst/spi_command_1_s4
1.442
1.900
spi_master_inst/n426_s14
3.371
3.997
spi_master_inst/n426_s13
4.812
5.438
spi_master_inst/n426_s10
5.444
6.070
spi_master_inst/state_0_s0
6.070
=====
SETUP
-1.708
5.641
3.932
ethercat_sm_inst/spi_launch_sig_s1
1.442
1.900
spi_master_inst/n426_s15
2.910
4.009
spi_master_inst/n408_s11
4.819
5.641
spi_master_inst/bit_cnt_4_s2
5.641
=====
SETUP
-0.058
3.991
3.932
ethercat_sm_inst/spi_launch_sig_s1
1.442
1.900
spi_master_inst/n406_s15
3.365
3.991
spi_master_inst/bit_cnt_5_s2
3.991
=====
SETUP
2.138
6.904
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.962
spi_master_inst/n53_s2
5.805
6.904
spi_master_inst/counter_3_s0
6.904
=====
SETUP
2.149
6.893
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.962
spi_master_inst/n51_s2
5.794
6.893
spi_master_inst/counter_5_s0
6.893
=====
SETUP
2.378
10.634
13.012
spi_master_inst/n83_s5
10.008
10.634
spi_master_inst/sclk_sig_s2
10.634
=====
SETUP
2.554
6.488
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.956
spi_master_inst/n56_s2
5.389
6.488
spi_master_inst/counter_0_s0
6.488
=====
SETUP
2.622
6.420
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.962
spi_master_inst/n50_s2
5.794
6.420
spi_master_inst/counter_6_s0
6.420
=====
SETUP
2.625
6.417
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.956
spi_master_inst/n52_s2
5.385
6.417
spi_master_inst/counter_4_s0
6.417
=====
SETUP
2.716
6.326
9.042
spi_master_inst/counter_2_s0
1.442
1.900
spi_master_inst/n50_s5
2.249
3.348
spi_master_inst/n49_s3
3.849
4.875
spi_master_inst/n49_s2
5.294
6.326
spi_master_inst/counter_7_s0
6.326
=====
SETUP
3.225
5.817
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.962
spi_master_inst/n55_s2
4.995
5.817
spi_master_inst/counter_1_s0
5.817
=====
SETUP
3.225
5.817
9.042
spi_master_inst/counter_3_s0
1.442
1.900
spi_master_inst/n6_s77
2.707
3.509
spi_master_inst/n6_s81
3.930
4.962
spi_master_inst/n54_s2
4.995
5.817
spi_master_inst/counter_2_s0
5.817
=====
SETUP
4.503
4.896
9.399
ethercat_sm_inst/ec_state_0_s4
1.442
1.900
ethercat_sm_inst/spi_launch_sig_s3
2.334
3.360
ethercat_sm_inst/spi_launch_sig_s1
4.896
=====
SETUP
5.613
3.429
9.042
ethercat_sm_inst/ec_state_2_s5
1.442
1.900
ethercat_sm_inst/n103_s21
2.397
3.429
ethercat_sm_inst/ec_state_1_s4
3.429
=====
HOLD
-0.669
0.374
1.044
spi_master_inst/n83_s5
0.002
0.374
spi_master_inst/sclk_sig_s2
0.374
=====
HOLD
0.592
1.618
1.026
ethercat_sm_inst/ec_state_2_s5
1.014
1.347
ethercat_sm_inst/ec_state_0_s4
1.618
=====
HOLD
0.708
1.721
1.014
spi_master_inst/counter_0_s0
1.014
1.347
spi_master_inst/n56_s2
1.349
1.721
spi_master_inst/counter_0_s0
1.721
=====
HOLD
0.708
1.721
1.014
spi_master_inst/counter_2_s0
1.014
1.347
spi_master_inst/n54_s2
1.349
1.721
spi_master_inst/counter_2_s0
1.721
=====
HOLD
0.708
1.721
1.014
spi_master_inst/counter_3_s0
1.014
1.347
spi_master_inst/n53_s2
1.349
1.721
spi_master_inst/counter_3_s0
1.721
=====
HOLD
0.709
12.330
11.621
spi_master_inst/state_4_s0
11.621
11.954
spi_master_inst/n419_s10
11.958
12.330
spi_master_inst/state_4_s0
12.330
=====
HOLD
0.709
1.722
1.014
ethercat_sm_inst/spi_command_1_s4
1.014
1.347
ethercat_sm_inst/n19_s17
1.350
1.722
ethercat_sm_inst/spi_command_1_s4
1.722
=====
HOLD
0.709
1.722
1.014
ethercat_sm_inst/ec_state_0_s4
1.014
1.347
ethercat_sm_inst/n104_s16
1.350
1.722
ethercat_sm_inst/ec_state_0_s4
1.722
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_5_s0
1.014
1.347
spi_master_inst/n51_s2
1.350
1.722
spi_master_inst/counter_5_s0
1.722
=====
HOLD
0.710
12.331
11.621
spi_master_inst/bit_cnt_3_s2
11.621
11.954
spi_master_inst/n410_s11
11.959
12.331
spi_master_inst/bit_cnt_3_s2
12.331
=====
HOLD
0.710
1.724
1.014
spi_master_inst/counter_4_s0
1.014
1.347
spi_master_inst/n52_s2
1.352
1.724
spi_master_inst/counter_4_s0
1.724
=====
HOLD
0.894
1.908
1.014
ethercat_sm_inst/ec_state_1_s4
1.014
1.347
ethercat_sm_inst/n103_s21
1.352
1.908
ethercat_sm_inst/ec_state_1_s4
1.908
=====
HOLD
0.895
12.516
11.621
spi_master_inst/state_2_s0
11.621
11.954
spi_master_inst/n422_s10
11.960
12.516
spi_master_inst/state_2_s0
12.516
=====
HOLD
0.943
12.564
11.621
spi_master_inst/state_4_s0
11.621
11.954
spi_master_inst/n420_s11
12.192
12.564
spi_master_inst/state_3_s0
12.564
=====
HOLD
0.958
1.971
1.014
ethercat_sm_inst/ec_state_1_s4
1.014
1.347
ethercat_sm_inst/n102_s23
1.599
1.971
ethercat_sm_inst/ec_state_2_s5
1.971
=====
HOLD
1.061
12.682
11.621
spi_master_inst/bit_cnt_5_s2
11.621
11.954
spi_master_inst/n406_s15
11.958
12.682
spi_master_inst/bit_cnt_5_s2
12.682
=====
HOLD
1.061
2.074
1.014
spi_master_inst/counter_1_s0
1.014
1.347
spi_master_inst/n55_s2
1.350
2.074
spi_master_inst/counter_1_s0
2.074
=====
HOLD
1.062
12.683
11.621
spi_master_inst/state_0_s0
11.621
11.954
spi_master_inst/n426_s10
11.957
12.683
spi_master_inst/state_0_s0
12.683
=====
HOLD
1.062
12.683
11.621
spi_master_inst/bit_cnt_2_s2
11.621
11.954
spi_master_inst/n412_s11
11.959
12.683
spi_master_inst/bit_cnt_2_s2
12.683
=====
HOLD
1.066
12.687
11.621
spi_master_inst/state_5_s1
11.621
11.954
spi_master_inst/n417_s11
11.961
12.687
spi_master_inst/state_5_s1
12.687
=====
HOLD
1.128
2.142
1.014
spi_master_inst/counter_6_s0
1.014
1.347
spi_master_inst/n50_s2
1.586
2.142
spi_master_inst/counter_6_s0
2.142
=====
HOLD
1.141
2.154
1.014
ethercat_sm_inst/ec_state_2_s5
1.014
1.347
ethercat_sm_inst/n101_s22
1.598
2.154
ethercat_sm_inst/spi_launch_sig_s1
2.154
=====
HOLD
1.199
12.833
11.633
spi_master_inst/state_3_s0
11.621
11.954
spi_master_inst/n406_s14
12.206
12.591
spi_master_inst/bit_cnt_5_s2
12.833
=====
HOLD
1.210
12.843
11.633
spi_master_inst/state_4_s0
11.621
11.954
spi_master_inst/n428_s5
12.222
12.607
spi_master_inst/cs_sig_s2
12.843
=====
HOLD
1.304
12.925
11.621
spi_master_inst/bit_cnt_0_s2
11.621
11.954
spi_master_inst/n416_s11
12.199
12.925
spi_master_inst/bit_cnt_0_s2
12.925
