# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Oct 23 20:09:47 2024


##### DESIGN INFO #######################################################

Top View:                "MAIN"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                        Requested     Requested     Clock                                                                       Clock                   Clock
Clock                                                        Frequency     Period        Type                                                                        Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     633  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                                                    Inferred_clkgroup_0     0    
MAIN|delay_hc_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_2     2    
MAIN|delay_tr_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_1     2    
System                                                       100.0 MHz     10.000        system                                                                      system_clkgroup         64   
phase_controller_1|S1_derived_clock                          100.5 MHz     9.948         derived (from ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock)     Inferred_clkgroup_0     2    
==================================================================================================================================================================================================
