static inline T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nstatic inline void F_3 ( enum V_2 V_3 )\r\n{\r\nT_1 V_4 ;\r\nV_4 = F_2 ( V_5 ) ;\r\nV_4 &= ~ V_6 ;\r\nswitch ( V_3 ) {\r\ncase V_7 :\r\nV_4 |= V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_4 |= V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_4 |= V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_4 |= V_14 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_4 ( V_4 , V_5 ) ;\r\n}\r\nstatic inline T_2 F_5 ( int V_15 , T_2 V_16 )\r\n{\r\nif ( V_15 == V_17 )\r\nV_16 += V_18 ;\r\nF_6 ( V_16 , V_19 ) ;\r\nreturn F_7 ( V_20 ) ;\r\n}\r\nstatic inline T_1 F_8 ( int V_15 , T_2 V_16 )\r\n{\r\nT_1 V_21 ;\r\nif ( V_15 == V_17 )\r\nV_16 += V_18 ;\r\nF_6 ( V_16 ++ , V_19 ) ;\r\nV_21 = F_7 ( V_20 ) ;\r\nF_6 ( V_16 , V_19 ) ;\r\nV_21 |= ( ( T_1 ) F_7 ( V_20 ) ) << 8 ;\r\nreturn V_21 ;\r\n}\r\nstatic inline T_2 F_9 ( int V_15 , T_2 V_16 , T_2 V_21 )\r\n{\r\nif ( V_15 == V_17 )\r\nV_16 += V_18 ;\r\nF_6 ( V_16 , V_19 ) ;\r\nF_6 ( V_21 , V_20 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic inline T_1 F_10 ( int V_15 , T_2 V_16 , T_1 V_21 )\r\n{\r\nif ( V_15 == V_17 )\r\nV_16 += V_18 ;\r\nF_6 ( V_16 ++ , V_19 ) ;\r\nF_6 ( V_21 , V_20 ) ;\r\nF_6 ( V_16 , V_19 ) ;\r\nF_6 ( ( T_2 ) ( V_21 >> 8 ) , V_20 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic inline int F_11 ( void )\r\n{\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < 16 ; V_22 ++ ) {\r\nif ( V_23 & ( 1 << V_22 ) ) {\r\nV_23 &= ~ ( 1 << V_22 ) ;\r\nreturn V_22 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_12 ( struct V_24 * V_25 )\r\n{\r\nstruct V_26 * V_27 ;\r\nunsigned int V_15 ;\r\nV_25 -> V_28 |= V_29 | V_30 ;\r\nV_25 -> V_31 = 0 ;\r\nV_25 -> V_32 = 0x1000 ;\r\nV_25 -> V_33 = V_34 ;\r\nV_15 = V_25 -> V_25 ;\r\nV_27 = & V_35 [ V_15 ] ;\r\nV_27 -> V_36 = F_11 () ;\r\nV_27 -> V_37 = F_11 () ;\r\nF_13 ( & V_27 -> V_38 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_24 * V_25 , T_3 * V_39 )\r\n{\r\nunsigned int V_15 ;\r\nT_2 V_40 , V_41 ;\r\nT_3 V_42 = 0 ;\r\nif ( V_25 == NULL || V_25 -> V_25 >= V_43 || V_39 == NULL )\r\nreturn - V_44 ;\r\nV_15 = V_25 -> V_25 ;\r\nV_40 = F_5 ( V_15 , V_45 ) ;\r\nif ( F_5 ( V_15 , V_46 ) & V_47 ) {\r\nif ( V_40 & V_48 )\r\nV_42 |= V_49 ;\r\n} else {\r\nif ( ! ( V_40 & V_50 ) )\r\nV_42 |= V_51 ;\r\nelse if ( ( V_40 & ( V_50 | V_52 ) ) == V_50 )\r\nV_42 |= V_53 ;\r\n}\r\nif ( ( V_40 & V_54 ) == V_54 )\r\nV_42 |= V_55 ;\r\nif ( V_40 & V_56 )\r\nV_42 |= V_57 ;\r\nif ( V_40 & V_58 )\r\nV_42 |= V_59 ;\r\nif ( V_40 & V_60 )\r\nV_42 |= V_61 ;\r\nV_41 = F_5 ( V_15 , V_62 ) ;\r\nswitch ( V_41 ) {\r\ncase V_63 :\r\nV_42 |= V_64 | V_65 ;\r\nbreak;\r\ncase V_66 :\r\nV_42 |= V_65 ;\r\nbreak;\r\ncase V_67 :\r\nV_42 |= V_64 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n* V_39 = V_42 ;\r\nreturn 0 ;\r\n}\r\nstatic inline T_2 F_15 ( T_4 V_68 )\r\n{\r\nswitch ( V_68 ) {\r\ncase 33 :\r\nreturn V_69 ;\r\ncase 50 :\r\nreturn V_70 ;\r\n}\r\nreturn V_69 ;\r\n}\r\nstatic int F_16 ( struct V_24 * V_25 , T_5 * V_71 )\r\n{\r\nstruct V_26 * V_27 ;\r\nunsigned int V_15 ;\r\nT_2 V_72 , V_73 , V_74 , V_75 ;\r\nif ( V_25 == NULL || V_25 -> V_25 >= V_43 ||\r\n( V_71 -> V_76 != V_71 -> V_68 && V_71 -> V_76 != 0 ) ||\r\n( V_71 -> V_68 != 50 && V_71 -> V_68 != 33 && V_71 -> V_68 != 0 ) )\r\nreturn - V_44 ;\r\nV_15 = V_25 -> V_25 ;\r\nV_27 = & V_35 [ V_15 ] ;\r\nF_17 ( & V_27 -> V_38 ) ;\r\nV_72 = F_15 ( V_71 -> V_68 ) ;\r\nF_9 ( V_15 , V_77 , V_72 ) ;\r\nV_73 = V_78 ;\r\nif ( V_71 -> V_76 == V_71 -> V_68 )\r\nV_73 |= V_79 ;\r\nif ( V_71 -> V_80 & V_81 )\r\nV_73 |= V_82 ;\r\nF_9 ( V_15 , V_83 , V_73 ) ;\r\nV_74 = 0 ;\r\nif ( V_71 -> V_37 != 0 )\r\nV_74 |= V_27 -> V_37 ;\r\nif ( V_71 -> V_80 & V_84 )\r\nV_74 |= V_47 ;\r\nif ( V_71 -> V_80 & V_85 )\r\nV_74 &= ~ V_86 ;\r\nelse\r\nV_74 |= V_86 ;\r\nF_9 ( V_15 , V_46 , V_74 ) ;\r\nV_75 = 0 ;\r\nF_9 ( V_15 , V_87 , V_75 ) ;\r\nF_5 ( V_15 , V_88 ) ;\r\nif ( V_71 -> V_89 != 0 )\r\nV_75 |= V_27 -> V_36 << 8 ;\r\nif ( V_71 -> V_80 & V_84 ) {\r\nif ( V_71 -> V_89 & V_49 )\r\nV_75 |= V_90 ;\r\n} else {\r\nif ( V_71 -> V_89 & V_51 )\r\nV_75 |= V_91 ;\r\nif ( V_71 -> V_89 & V_53 )\r\nV_75 |= V_92 ;\r\n}\r\nif ( V_71 -> V_89 & V_59 )\r\nV_75 |= V_93 ;\r\nif ( V_71 -> V_89 & V_55 )\r\nV_75 |= V_94 ;\r\nF_9 ( V_15 , V_87 , V_75 ) ;\r\nF_18 ( & V_27 -> V_38 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_24 * V_25 , struct V_95 * V_96 )\r\n{\r\nunsigned int V_15 ;\r\nT_2 V_97 , V_98 ;\r\nT_4 V_99 ;\r\nif ( V_25 == NULL || V_25 -> V_25 >= V_43 ||\r\nV_96 == NULL || V_96 -> V_99 >= V_100 ||\r\nV_96 -> V_101 > 0xffff || V_96 -> V_102 > 0xffff || V_96 -> V_101 > V_96 -> V_102 )\r\nreturn - V_44 ;\r\nV_15 = V_25 -> V_25 ;\r\nV_99 = V_96 -> V_99 ;\r\nV_98 = F_5 ( V_15 , V_103 ) ;\r\nif ( V_98 & F_20 ( V_99 ) ) {\r\nV_98 &= ~ F_20 ( V_99 ) ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\n}\r\nF_10 ( V_15 , F_21 ( V_99 ) + V_104 , V_96 -> V_101 ) ;\r\nF_10 ( V_15 , F_21 ( V_99 ) + V_105 , V_96 -> V_102 ) ;\r\nV_97 = 0 ;\r\nif ( V_96 -> V_106 > 0 )\r\nV_97 |= F_22 ( V_99 ) ;\r\nif ( V_96 -> V_80 & V_107 )\r\nV_97 |= F_23 ( V_99 ) ;\r\nif ( V_96 -> V_80 & V_108 )\r\nV_97 |= F_24 ( V_99 ) ;\r\nif ( V_96 -> V_80 & V_109 )\r\nV_97 |= F_25 ( V_99 ) ;\r\nF_9 ( V_15 , V_110 , V_97 ) ;\r\nif ( V_96 -> V_80 & V_111 ) {\r\nV_98 |= F_20 ( V_99 ) ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_24 * V_25 , struct V_112 * V_113 )\r\n{\r\nunsigned int V_15 ;\r\nT_1 V_101 , V_102 , V_114 ;\r\nT_2 V_98 ;\r\nT_4 V_99 ;\r\nif ( V_25 == NULL || V_25 -> V_25 >= V_43 ||\r\nV_113 == NULL || V_113 -> V_99 >= V_115 ||\r\nV_113 -> V_116 -> V_101 < V_117 || V_113 -> V_116 -> V_101 > V_118 ||\r\nV_113 -> V_116 -> V_119 < V_117 || V_113 -> V_116 -> V_119 > V_118 ||\r\nV_113 -> V_116 -> V_101 > V_113 -> V_116 -> V_119 ||\r\nV_113 -> V_120 > V_121 ||\r\nV_113 -> V_106 > V_122 )\r\nreturn - V_44 ;\r\nV_15 = V_25 -> V_25 ;\r\nV_99 = V_113 -> V_99 ;\r\nV_98 = F_5 ( V_15 , V_103 ) ;\r\nif ( V_98 & F_27 ( V_99 ) ) {\r\nV_98 &= ~ F_27 ( V_99 ) ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\n}\r\nV_101 = ( V_113 -> V_116 -> V_101 >> 12 ) & 0x3fff ;\r\nif ( V_113 -> V_80 & V_107 )\r\nV_101 |= V_123 ;\r\nF_10 ( V_15 , F_28 ( V_99 ) + V_104 , V_101 ) ;\r\nV_102 = ( V_113 -> V_116 -> V_119 >> 12 ) & 0x3fff ;\r\nswitch ( V_113 -> V_106 ) {\r\ncase 0 :\r\nbreak;\r\ncase 1 :\r\nV_102 |= V_124 ;\r\nbreak;\r\ncase 2 :\r\nV_102 |= V_125 ;\r\nbreak;\r\ndefault:\r\nV_102 |= V_124 | V_125 ;\r\nbreak;\r\n}\r\nF_10 ( V_15 , F_28 ( V_99 ) + V_105 , V_102 ) ;\r\nV_114 = ( V_113 -> V_120 >> 12 ) & 0x3fff ;\r\nif ( V_113 -> V_80 & V_126 )\r\nV_114 |= V_127 ;\r\nif ( V_113 -> V_80 & V_128 )\r\nV_114 |= V_129 ;\r\nF_10 ( V_15 , F_28 ( V_99 ) + V_130 , V_114 ) ;\r\nif ( V_113 -> V_80 & V_111 ) {\r\nV_98 |= F_27 ( V_99 ) ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline unsigned int F_29 ( int V_15 )\r\n{\r\nunsigned int V_131 = 0 ;\r\nT_2 V_40 , V_132 ;\r\nV_40 = F_5 ( V_15 , V_45 ) ;\r\nV_132 = F_5 ( V_15 , V_88 ) ;\r\nif ( F_5 ( V_15 , V_46 ) & V_47 ) {\r\nif ( ( V_132 & V_90 ) && ( V_40 & V_48 ) )\r\nV_131 |= V_49 ;\r\n} else {\r\nif ( V_132 & ( V_91 | V_92 ) ) {\r\nif ( ! ( V_40 & V_50 ) )\r\nV_131 |= V_51 ;\r\nelse if ( ( V_40 & ( V_50 | V_52 ) ) == V_50 )\r\nV_131 |= V_53 ;\r\n}\r\n}\r\nif ( ( V_132 & V_93 ) && ( V_40 & V_58 ) )\r\nV_131 |= V_59 ;\r\nif ( ( V_132 & V_94 ) && ( ( V_40 & V_54 ) == V_54 ) )\r\nV_131 |= V_55 ;\r\nreturn V_131 ;\r\n}\r\nstatic T_6 F_30 ( int V_133 , void * V_134 )\r\n{\r\nstruct V_26 * V_27 ;\r\nunsigned int V_131 ;\r\nT_6 V_135 = V_136 ;\r\nT_1 V_40 ;\r\nV_40 = F_1 () ;\r\nif ( V_40 & V_137 ) {\r\nV_27 = & V_35 [ V_138 ] ;\r\nif ( V_27 -> V_15 == V_139 ) {\r\nif ( V_40 & ( 1 << V_27 -> V_36 ) ) {\r\nV_131 = F_29 ( V_138 ) ;\r\nif ( V_131 != 0 ) {\r\nF_31 ( & V_27 -> V_24 , V_131 ) ;\r\nV_135 = V_140 ;\r\n}\r\n}\r\n}\r\n}\r\nif ( V_40 & V_141 ) {\r\nV_27 = & V_35 [ V_17 ] ;\r\nif ( V_27 -> V_15 == V_139 ) {\r\nif ( V_40 & ( 1 << V_27 -> V_36 ) ) {\r\nV_131 = F_29 ( V_17 ) ;\r\nif ( V_131 != 0 ) {\r\nF_31 ( & V_27 -> V_24 , V_131 ) ;\r\nV_135 = V_140 ;\r\n}\r\n}\r\n}\r\n}\r\nreturn V_135 ;\r\n}\r\nstatic inline void F_32 ( int V_15 )\r\n{\r\nunsigned int V_133 ;\r\nV_133 = F_5 ( V_15 , V_46 ) ;\r\nV_133 &= 0x0f ;\r\nV_23 &= ~ ( 1 << V_133 ) ;\r\nV_133 = F_5 ( V_15 , V_87 ) ;\r\nV_133 = ( V_133 & 0xf0 ) >> 4 ;\r\nV_23 &= ~ ( 1 << V_133 ) ;\r\n}\r\nstatic int F_33 ( void )\r\n{\r\nstruct V_26 * V_27 ;\r\nint V_15 , V_135 ;\r\nfor ( V_15 = 0 ; V_15 < V_43 ; V_15 ++ ) {\r\nif ( V_15 == V_17 && V_2 == V_7 )\r\ncontinue;\r\nV_27 = & V_35 [ V_15 ] ;\r\nif ( V_27 -> V_15 != V_142 ) {\r\nT_2 V_98 ;\r\nswitch ( V_27 -> V_15 ) {\r\ncase V_143 :\r\nV_98 = F_5 ( V_15 , V_103 ) ;\r\nV_98 &= 0x1f ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\nbreak;\r\ncase V_144 :\r\nV_98 = F_5 ( V_15 , V_103 ) ;\r\nV_98 &= 0xc0 ;\r\nF_9 ( V_15 , V_103 , V_98 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_32 ( V_15 ) ;\r\ncontinue;\r\n}\r\nsprintf ( V_27 -> V_145 , L_1 , 'A' + V_15 ) ;\r\nV_27 -> V_24 . V_146 . V_147 = & V_148 . V_146 ;\r\nV_27 -> V_24 . V_149 = & V_150 ;\r\nV_27 -> V_24 . V_151 = V_152 ;\r\nV_135 = F_34 ( & V_27 -> V_24 ) ;\r\nif ( V_135 < 0 )\r\nreturn V_135 ;\r\nF_9 ( V_15 , V_103 , 0 ) ;\r\nF_9 ( V_15 , V_153 , 0 ) ;\r\nV_27 -> V_15 = V_139 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nstruct V_26 * V_27 ;\r\nint V_15 ;\r\nfor ( V_15 = 0 ; V_15 < V_43 ; V_15 ++ ) {\r\nif ( V_15 == V_17 && V_2 == V_7 )\r\ncontinue;\r\nV_27 = & V_35 [ V_15 ] ;\r\nif ( V_27 -> V_15 == V_139 )\r\nF_36 ( & V_27 -> V_24 ) ;\r\nV_27 -> V_15 = V_142 ;\r\n}\r\n}\r\nstatic int F_37 ( char * V_154 )\r\n{\r\nif ( V_154 == NULL || * V_154 == '\0' )\r\nreturn 1 ;\r\nif ( strncmp ( V_154 , L_2 , 4 ) == 0 ) {\r\nint V_133 ;\r\nV_154 += 4 ;\r\nV_133 = F_38 ( V_154 , & V_154 , 0 ) ;\r\nif ( V_133 >= 0 && V_133 < V_155 )\r\nV_34 = V_133 ;\r\nif ( * V_154 != ',' )\r\nreturn 1 ;\r\nV_154 ++ ;\r\n}\r\nif ( strncmp ( V_154 , L_3 , 6 ) == 0 ) {\r\nV_154 += 6 ;\r\nif ( * V_154 != '\0' ) {\r\nif ( strncmp ( V_154 , L_4 , 10 ) == 0 ) {\r\nV_35 [ V_138 ] . V_15 = V_143 ;\r\nV_154 += 10 ;\r\n} else if ( strncmp ( V_154 , L_5 , 9 ) == 0 ) {\r\nV_35 [ V_138 ] . V_15 = V_144 ;\r\nV_154 += 9 ;\r\n} else if ( strncmp ( V_154 , L_6 , 7 ) == 0 ) {\r\nV_35 [ V_138 ] . V_15 = V_156 ;\r\nV_154 += 7 ;\r\n}\r\nif ( * V_154 != ',' )\r\nreturn 1 ;\r\nV_154 ++ ;\r\n} else\r\nreturn 1 ;\r\n}\r\nif ( strncmp ( V_154 , L_7 , 6 ) == 0 ) {\r\nV_154 += 6 ;\r\nif ( * V_154 != '\0' ) {\r\nif ( strncmp ( V_154 , L_8 , 6 ) == 0 ) {\r\nV_2 = V_9 ;\r\nV_154 += 6 ;\r\n} else if ( strncmp ( V_154 , L_9 , 2 ) == 0 ) {\r\nV_2 = V_11 ;\r\nV_154 += 2 ;\r\n} else if ( strncmp ( V_154 , L_10 , 8 ) == 0 ) {\r\nV_2 = V_13 ;\r\nV_154 += 8 ;\r\n} else if ( strncmp ( V_154 , L_11 , 4 ) == 0 ) {\r\nV_2 = V_7 ;\r\nV_154 += 4 ;\r\n}\r\nif ( * V_154 != ',' )\r\nreturn 1 ;\r\nV_154 ++ ;\r\nif ( strncmp ( V_154 , L_4 , 10 ) == 0 )\r\nV_35 [ V_17 ] . V_15 = V_143 ;\r\nif ( strncmp ( V_154 , L_5 , 9 ) == 0 )\r\nV_35 [ V_17 ] . V_15 = V_144 ;\r\nif ( strncmp ( V_154 , L_6 , 7 ) == 0 )\r\nV_35 [ V_17 ] . V_15 = V_156 ;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_39 ( void )\r\n{\r\nint V_135 ;\r\nV_135 = F_40 ( & V_157 ) ;\r\nif ( V_135 < 0 )\r\nreturn V_135 ;\r\nV_135 = F_41 ( & V_148 ) ;\r\nif ( V_135 < 0 ) {\r\nF_42 ( & V_157 ) ;\r\nreturn V_135 ;\r\n}\r\nF_3 ( V_2 ) ;\r\nV_135 = F_33 () ;\r\nif ( V_135 == 0 )\r\nV_135 = F_43 ( V_34 , F_30 , V_158 ,\r\nV_159 , V_35 ) ;\r\nif ( V_135 < 0 ) {\r\nF_35 () ;\r\nF_44 ( & V_148 ) ;\r\nF_42 ( & V_157 ) ;\r\nreturn V_135 ;\r\n}\r\nF_45 ( V_160 L_12 ,\r\nV_157 . V_161 . V_145 , V_34 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_46 ( void )\r\n{\r\nF_47 ( V_34 , V_35 ) ;\r\nF_35 () ;\r\nF_44 ( & V_148 ) ;\r\nF_42 ( & V_157 ) ;\r\n}
