# Load canceled
# Compile of async_fifo.sv was successful.
# Compile of axis_mux.sv was successful.
# Compile of axis_ps_to_pl.sv was successful.
# Compile of axis_selector.sv was successful.
# Compile of channel_selector.sv was successful.
# Compile of dac_ctrl.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl.sv was successful.
# Compile of shift_register.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.dac_driver_tb
# vsim -gui work.dac_driver_tb 
# Start time: 16:02:52 on Sep 28,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.shift_register
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
add wave -position insertpoint  \
sim:/dac_driver_tb/dut/clk \
sim:/dac_driver_tb/dut/rst \
sim:/dac_driver_tb/dut/gpio_ctrl \
sim:/dac_driver_tb/dut/m_axis_tdata \
sim:/dac_driver_tb/dut/m_axis_tvalid \
sim:/dac_driver_tb/dut/m_axis_tready \
sim:/dac_driver_tb/dut/s_axis_tdata \
sim:/dac_driver_tb/dut/s_axis_tvalid \
sim:/dac_driver_tb/dut/s_axis_tready \
sim:/dac_driver_tb/dut/trigger_in \
sim:/dac_driver_tb/dut/select_in
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
# Compile of axis_ps_to_pl.sv was successful.
# Compile of fifo.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIFO_memory
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
add wave -position insertpoint  \
sim:/dac_driver_tb/dut/waveform_fifo/s_axis_tvalid \
sim:/dac_driver_tb/dut/waveform_fifo/s_axis_tready \
sim:/dac_driver_tb/dut/waveform_fifo/s_axis_tdata \
sim:/dac_driver_tb/dut/waveform_fifo/m_axis_tdata \
sim:/dac_driver_tb/dut/waveform_fifo/m_axis_tvalid \
sim:/dac_driver_tb/dut/waveform_fifo/m_axis_tready
restart 0f
# Warning: Invalid arguments '0f' to restart ignored.
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
# Compile of dac_ctrl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
run -all
# Break in Module dac_driver_tb at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 73
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
run -all
# Break in Task one_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 113
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
# Compile of dac_driver_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
quit -sim
# End time: 09:04:37 on Sep 30,2020, Elapsed time: 41:01:45
# Errors: 0, Warnings: 2
# Compile of axis_ps_to_pl_tb.sv was successful.
vsim -gui work.axis_ps_to_pl_tb
# vsim -gui work.axis_ps_to_pl_tb 
# Start time: 09:05:24 on Sep 30,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.axis_ps_to_pl_tb_sv_unit
# Loading work.axis_ps_to_pl_tb
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_async_fifo
# Loading work.aFifo
# Loading work.GrayCounter
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/dut/ps_clk \
sim:/axis_ps_to_pl_tb/dut/pl_clk \
sim:/axis_ps_to_pl_tb/dut/rst \
sim:/axis_ps_to_pl_tb/dut/s_axis_tdata \
sim:/axis_ps_to_pl_tb/dut/s_axis_tvalid \
sim:/axis_ps_to_pl_tb/dut/s_axis_tready \
sim:/axis_ps_to_pl_tb/dut/m_axis_tdata \
sim:/axis_ps_to_pl_tb/dut/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/dut/m_axis_tready
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 55
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 85
step -over
# Compile of axis_ps_to_pl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 55
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
run -all
# Break in Module axis_ps_to_pl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv line 58
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/dut/word_cnt \
sim:/axis_ps_to_pl_tb/dut/word_buff \
sim:/axis_ps_to_pl_tb/dut/async_fifo_data \
sim:/axis_ps_to_pl_tb/dut/async_fifo_valid \
sim:/axis_ps_to_pl_tb/dut/async_fifo_ready
restart -f
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
restart -f
# Compile of axis_ps_to_pl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of axis_ps_to_pl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of axis_ps_to_pl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_tb_sv_unit
# Loading work.axis_ps_to_pl_tb
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/ps_clk \
sim:/axis_ps_to_pl_tb/pl_clk \
sim:/axis_ps_to_pl_tb/rst \
sim:/axis_ps_to_pl_tb/s_axis_tdata \
sim:/axis_ps_to_pl_tb/s_axis_tvalid \
sim:/axis_ps_to_pl_tb/s_axis_tready \
sim:/axis_ps_to_pl_tb/m_axis_tdata \
sim:/axis_ps_to_pl_tb/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/m_axis_tready \
sim:/axis_ps_to_pl_tb/m0_axis_tdata \
sim:/axis_ps_to_pl_tb/m0_axis_tvalid \
sim:/axis_ps_to_pl_tb/m0_axis_tready
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tvalid \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tready \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tdata
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tdata \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tready
restart -f
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/tail \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/head \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/count
restart -f
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/clk \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/reset \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/din \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/read \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/write \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/dout \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/empty \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/full \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/tail \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/head \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/count \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/fifo_mem \
sim:/axis_ps_to_pl_tb/test_fifo/sync_fifo/sr_read_write_empty
restart -f
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of fifo_wrappers.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_async_fifo
# Loading work.axis_sync_fifo
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of axis_ps_to_pl.sv was successful.
# Compile of fifo.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.FIFO_memory
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/rst \
sim:/axis_ps_to_pl_tb/test_fifo/axis_clk \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tvalid \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tready \
sim:/axis_ps_to_pl_tb/test_fifo/s_axis_tdata \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tdata \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tready
restart -f
# Compile of axis_ps_to_pl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of fifo_wrappers.sv failed with 1 errors.
# Compile of fifo_wrappers.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_async_fifo
# Loading work.axis_sync_fifo
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
restart -f
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
# Compile of axis_ps_to_pl_tb.sv failed with 1 errors.
# Compile of axis_ps_to_pl_tb.sv was successful.
# Compile of axis_selector.sv was successful.
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/dut/ps_clk \
sim:/axis_ps_to_pl_tb/dut/pl_clk \
sim:/axis_ps_to_pl_tb/dut/rst \
sim:/axis_ps_to_pl_tb/dut/s_axis_tdata \
sim:/axis_ps_to_pl_tb/dut/s_axis_tvalid \
sim:/axis_ps_to_pl_tb/dut/s_axis_tready \
sim:/axis_ps_to_pl_tb/dut/m_axis_tdata \
sim:/axis_ps_to_pl_tb/dut/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/dut/m_axis_tready
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 88
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
run -all
# Break in Module axis_ps_to_pl at D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv line 90
add wave -position insertpoint  \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tdata \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tvalid \
sim:/axis_ps_to_pl_tb/test_fifo/m_axis_tready
quit -sim
# End time: 16:07:56 on Sep 30,2020, Elapsed time: 7:02:32
# Errors: 0, Warnings: 4
vsim -gui work.dac_driver_tb
# vsim -gui work.dac_driver_tb 
# Start time: 16:08:06 on Sep 30,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.dac_driver_tb_sv_unit
# Loading work.dac_driver_tb
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.shift_register
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
add wave -position insertpoint  \
sim:/dac_driver_tb/dut/clk \
sim:/dac_driver_tb/dut/rst \
sim:/dac_driver_tb/dut/gpio_ctrl \
sim:/dac_driver_tb/dut/m_axis_tdata \
sim:/dac_driver_tb/dut/m_axis_tvalid \
sim:/dac_driver_tb/dut/m_axis_tready \
sim:/dac_driver_tb/dut/s_axis_tdata \
sim:/dac_driver_tb/dut/s_axis_tvalid \
sim:/dac_driver_tb/dut/s_axis_tready \
sim:/dac_driver_tb/dut/trigger_in \
sim:/dac_driver_tb/dut/select_in
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
run -all
# Break in Task five_cycle_test at D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv line 163
quit -sim
# End time: 18:18:13 on Sep 30,2020, Elapsed time: 2:10:07
# Errors: 0, Warnings: 1
# Compile of rfsoc_config.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of rfsoc_pl_ctrl_tb.sv failed with 8 errors.
# Compile of rfsoc_pl_ctrl_tb.sv failed with 7 errors.
# Compile of rfsoc_pl_ctrl_tb.sv failed with 1 errors.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 09:41:01 on Oct 01,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# ** Error: (vsim-13) Recompile work.rfsoc_pl_ctrl_sv_unit because work.rfsoc_config has changed.
# ** Error (suppressible): (vsim-12) Recompile work.rfsoc_pl_ctrl after work.rfsoc_pl_ctrl_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.rfsoc_pl_ctrl because work.rfsoc_config has changed.
# Error loading design
# End time: 09:41:01 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 7
# Compile of async_fifo.sv was successful.
# Compile of axis_mux.sv was successful.
# Compile of axis_ps_to_pl.sv was successful.
# Compile of axis_selector.sv was successful.
# Compile of channel_selector.sv was successful.
# Compile of dac_ctrl.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl.sv was successful.
# Compile of shift_register.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of axis_ps_to_pl_tb.sv was successful.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 09:41:21 on Oct 01,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.aFifo
# Loading work.GrayCounter
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.axis_async_fifo
# Loading work.axis_selector
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'rfsoc_pl_ctrl_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/dummy_channel_ctrl/loopback_mux File: D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
# Error loading design
# End time: 09:41:21 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 09:41:56 on Oct 01,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.aFifo
# Loading work.GrayCounter
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.axis_async_fifo
# Loading work.axis_selector
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# ** Fatal: (vsim-3365) Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /rfsoc_pl_ctrl_tb/dut/gfifo File: D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv Line: 91
# FATAL ERROR while loading design
# Error loading design
# End time: 09:41:56 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of rfsoc_pl_ctrl.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 09:43:05 on Oct 01,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.aFifo
# Loading work.GrayCounter
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.axis_async_fifo
# Loading work.axis_selector
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# ** Fatal: (vsim-3365) Too many port connections. Expected 9, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /rfsoc_pl_ctrl_tb/dut/axis_ps_pl_crossing File: D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv Line: 119
# FATAL ERROR while loading design
# Error loading design
# End time: 09:43:06 on Oct 01,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of rfsoc_pl_ctrl.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 09:43:47 on Oct 01,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.aFifo
# Loading work.GrayCounter
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.axis_async_fifo
# Loading work.axis_selector
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# Compile of rfsoc_pl_ctrl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
add wave -position insertpoint  \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/clk} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/rst} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/gpio_ctrl} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/m_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/m_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/m_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/s_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/s_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/s_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/trigger_in} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[0]/genblk1/real_channel_ctrl/select_in}
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
add wave -position insertpoint  \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/rst \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/ps_clk \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/pl_clk \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/gpio_in \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/gpio_out
restart -f
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
# Compile of rfsoc_pl_ctrl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
add wave -position insertpoint  \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/Data_out \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/Empty_out \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/ReadEn_in \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/RClk \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/Data_in \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/Full_out \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/WriteEn_in \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/WClk \
sim:/rfsoc_pl_ctrl_tb/dut/gfifo/async_fifo/Clear_in
restart -f
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
# Compile of fifo_wrappers.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.axis_async_fifo
# Loading work.axis_sync_fifo
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module gpio_fifo at D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv line 141
step -over
# Compile of fifo_wrappers.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.axis_async_fifo
# Loading work.axis_sync_fifo
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
# Compile of rfsoc_pl_ctrl.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
