--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx-ISE\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_ready  |    4.269(R)|   -2.187(R)|clk_IBUF          |   0.000|
ram1data<0> |    2.010(R)|   -0.362(R)|clk_IBUF          |   0.000|
ram1data<1> |    2.783(R)|   -0.998(R)|clk_IBUF          |   0.000|
ram1data<2> |    2.266(R)|   -0.567(R)|clk_IBUF          |   0.000|
ram1data<3> |    2.733(R)|   -0.941(R)|clk_IBUF          |   0.000|
ram1data<4> |    3.143(R)|   -1.288(R)|clk_IBUF          |   0.000|
ram1data<5> |    2.432(R)|   -0.718(R)|clk_IBUF          |   0.000|
ram1data<6> |    2.386(R)|   -0.676(R)|clk_IBUF          |   0.000|
ram1data<7> |    2.959(R)|   -1.134(R)|clk_IBUF          |   0.000|
ram2data<0> |    3.332(R)|   -0.013(R)|clk_IBUF          |   0.000|
ram2data<1> |    4.215(R)|    0.242(R)|clk_IBUF          |   0.000|
ram2data<2> |    4.045(R)|    0.095(R)|clk_IBUF          |   0.000|
ram2data<3> |    5.200(R)|   -0.062(R)|clk_IBUF          |   0.000|
ram2data<4> |    4.133(R)|   -0.292(R)|clk_IBUF          |   0.000|
ram2data<5> |    3.714(R)|    0.249(R)|clk_IBUF          |   0.000|
ram2data<6> |    3.178(R)|   -0.089(R)|clk_IBUF          |   0.000|
ram2data<7> |    3.734(R)|   -0.230(R)|clk_IBUF          |   0.000|
ram2data<8> |    2.233(R)|    0.122(R)|clk_IBUF          |   0.000|
ram2data<9> |    3.133(R)|    0.400(R)|clk_IBUF          |   0.000|
ram2data<10>|    1.467(R)|    0.262(R)|clk_IBUF          |   0.000|
ram2data<11>|    2.028(R)|    0.441(R)|clk_IBUF          |   0.000|
ram2data<12>|    1.936(R)|    0.258(R)|clk_IBUF          |   0.000|
ram2data<13>|    2.147(R)|    0.319(R)|clk_IBUF          |   0.000|
ram2data<14>|    1.768(R)|    0.021(R)|clk_IBUF          |   0.000|
ram2data<15>|    1.879(R)|   -0.206(R)|clk_IBUF          |   0.000|
rst         |    4.735(R)|   -0.596(R)|clk_IBUF          |   0.000|
tbre        |    4.623(R)|   -2.452(R)|clk_IBUF          |   0.000|
tsre        |    4.559(R)|   -2.402(R)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outL<0>     |   10.125(R)|clk_IBUF          |   0.000|
outL<1>     |   11.044(R)|clk_IBUF          |   0.000|
outL<2>     |   10.822(R)|clk_IBUF          |   0.000|
outL<3>     |   11.279(R)|clk_IBUF          |   0.000|
outL<4>     |   12.587(R)|clk_IBUF          |   0.000|
outL<5>     |    9.545(R)|clk_IBUF          |   0.000|
outL<6>     |    9.283(R)|clk_IBUF          |   0.000|
outL<7>     |   10.252(R)|clk_IBUF          |   0.000|
outL<8>     |    9.416(R)|clk_IBUF          |   0.000|
outL<9>     |    9.215(R)|clk_IBUF          |   0.000|
outL<10>    |   10.275(R)|clk_IBUF          |   0.000|
outL<11>    |    9.246(R)|clk_IBUF          |   0.000|
outL<12>    |    9.610(R)|clk_IBUF          |   0.000|
outL<13>    |   10.811(R)|clk_IBUF          |   0.000|
outL<14>    |   11.638(R)|clk_IBUF          |   0.000|
outL<15>    |   12.930(R)|clk_IBUF          |   0.000|
ram1data<0> |    8.230(R)|clk_IBUF          |   0.000|
ram1data<1> |    8.169(R)|clk_IBUF          |   0.000|
ram1data<2> |    7.881(R)|clk_IBUF          |   0.000|
ram1data<3> |    7.821(R)|clk_IBUF          |   0.000|
ram1data<4> |    8.083(R)|clk_IBUF          |   0.000|
ram1data<5> |    8.083(R)|clk_IBUF          |   0.000|
ram1data<6> |    7.271(R)|clk_IBUF          |   0.000|
ram1data<7> |    7.825(R)|clk_IBUF          |   0.000|
ram2addr<0> |    8.940(R)|clk_IBUF          |   0.000|
ram2addr<1> |    9.190(R)|clk_IBUF          |   0.000|
ram2addr<2> |    8.572(R)|clk_IBUF          |   0.000|
ram2addr<3> |    9.542(R)|clk_IBUF          |   0.000|
ram2addr<4> |    8.897(R)|clk_IBUF          |   0.000|
ram2addr<5> |    8.600(R)|clk_IBUF          |   0.000|
ram2addr<6> |    9.739(R)|clk_IBUF          |   0.000|
ram2addr<7> |    9.561(R)|clk_IBUF          |   0.000|
ram2addr<8> |    9.653(R)|clk_IBUF          |   0.000|
ram2addr<9> |    9.904(R)|clk_IBUF          |   0.000|
ram2addr<10>|   10.973(R)|clk_IBUF          |   0.000|
ram2addr<11>|    9.377(R)|clk_IBUF          |   0.000|
ram2addr<12>|    9.700(R)|clk_IBUF          |   0.000|
ram2addr<13>|    9.411(R)|clk_IBUF          |   0.000|
ram2addr<14>|    9.130(R)|clk_IBUF          |   0.000|
ram2addr<15>|    9.857(R)|clk_IBUF          |   0.000|
ram2data<0> |    8.754(R)|clk_IBUF          |   0.000|
ram2data<1> |   10.205(R)|clk_IBUF          |   0.000|
ram2data<2> |    9.654(R)|clk_IBUF          |   0.000|
ram2data<3> |    9.651(R)|clk_IBUF          |   0.000|
ram2data<4> |    8.792(R)|clk_IBUF          |   0.000|
ram2data<5> |    9.346(R)|clk_IBUF          |   0.000|
ram2data<6> |    9.625(R)|clk_IBUF          |   0.000|
ram2data<7> |    9.329(R)|clk_IBUF          |   0.000|
ram2data<8> |    9.367(R)|clk_IBUF          |   0.000|
ram2data<9> |   10.317(R)|clk_IBUF          |   0.000|
ram2data<10>|    9.036(R)|clk_IBUF          |   0.000|
ram2data<11>|    9.602(R)|clk_IBUF          |   0.000|
ram2data<12>|    9.682(R)|clk_IBUF          |   0.000|
ram2data<13>|   10.466(R)|clk_IBUF          |   0.000|
ram2data<14>|    8.784(R)|clk_IBUF          |   0.000|
ram2data<15>|    9.623(R)|clk_IBUF          |   0.000|
ram2oe      |    9.159(R)|clk_IBUF          |   0.000|
ram2we      |    8.852(R)|clk_IBUF          |   0.000|
rdn         |   10.008(R)|clk_IBUF          |   0.000|
wrn         |    9.740(R)|clk_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.891|    0.426|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    2.224|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 02 00:00:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



