[Normal]
_LSEOptGoal=lc4k_vlg, Verilog.TASKLSVlog, 0, Area
_LSEFrequency=lc4k_vlg, Verilog.TASKLSVlog, 0, 200
_LSESymFSM=lc4k_vlg, Verilog.TASKLSVlog, 0, Auto
_LSEIoInsert=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_LSEResSharing=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_LSEPropConst=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_LSERemoveDupReg=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_LSENumCritPath=lc4k_vlg, Verilog.TASKLSVlog, 0, 3
_LSEIntFileDump=lc4k_vlg, Verilog.TASKLSVlog, 0, False
_LSEResolveMixDriver=lc4k_vlg, Verilog.TASKLSVlog, 0, False
_LSEVerilogIncludePath=lc4k_vlg, Verilog.TASKLSVlog, 0,     
_LSEVH2008=lc4k_vlg, Verilog.TASKLSVlog, 0, False
[STRATEGY-LIST]
Normal=True, 1684917859
[TOUCHED-REPORT]
Design.bl5File=1684945991
[Top-REPORT]
Top=1684944803
[synthesis-type]
tool=LSE
