

================================================================
== Vivado HLS Report for 'sinh_cosh_range_redu'
================================================================
* Date:           Tue May 21 18:43:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  134|    1|  134|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_big_mult_v3small_fu_243    |big_mult_v3small    |   13|   13|   13|   13|   none  |
        |grp_big_mult_v3small_1_fu_248  |big_mult_v3small_1  |   13|   13|   13|   13|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   96|   96|         2|          -|          -|    48|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_11 & !tmp_s & !tmp_1)
	14  / (tmp_1) | (tmp_s) | (tmp_11)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_read = call float @_ssdm_op_Read.ap_auto.float(float %d) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:927]   --->   Operation 15 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast float %d_read to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 16 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 17 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 18 'partselect' 'tmp_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_15 = trunc i32 %p_Val2_8 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 19 'trunc' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_8 to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 20 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 21 'bitconcatenate' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_i_i = bitcast i32 %p_Result_42 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 22 'bitcast' 'ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp_V_14, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 23 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_V_15, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 24 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_6 = or i1 %notrhs, %notlhs" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 25 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (3.47ns)   --->   "%tmp_9 = fcmp ogt float %ret_i_i, 0x40565A9F80000000" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 26 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_11 = and i1 %tmp_6, %tmp_9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 27 'and' 'tmp_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %1, label %2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_s = icmp eq i8 %tmp_V_14, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:945]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = (!tmp_11)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:945]   --->   Operation 30 'br' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp_1 = icmp ult i8 %tmp_V_14, 115" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:952]   --->   Operation 31 'icmp' 'tmp_1' <Predicate = (!tmp_11 & !tmp_s)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "br i1 %tmp_1, label %6, label %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:952]   --->   Operation 32 'br' <Predicate = (!tmp_11 & !tmp_s)> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%t_f_V = call i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16(i1 true, i23 %tmp_V_15, i16 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:889->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 33 'bitconcatenate' 't_f_V' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%t_f_V_1_cast = zext i40 %t_f_V to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:889->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 34 'zext' 't_f_V_1_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i_i_cast5 = zext i8 %tmp_V_14 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 35 'zext' 'tmp_i_i_cast5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.28ns)   --->   "%sh_assign = add i9 %tmp_i_i_cast5, -127" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 36 'add' 'sh_assign' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 37 'bitselect' 'isNeg' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.28ns)   --->   "%tmp_i = sub i8 127, %tmp_V_14" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 38 'sub' 'tmp_i' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %tmp_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 39 'sext' 'tmp_i_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_cast, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 40 'select' 'ush' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sh_assign_2_cast = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 41 'sext' 'sh_assign_2_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%tmp_i_31 = zext i32 %sh_assign_2_cast to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 42 'zext' 'tmp_i_31' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%tmp_i_cast_32 = zext i32 %sh_assign_2_cast to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 43 'zext' 'tmp_i_cast_32' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_4 = lshr i40 %t_f_V, %tmp_i_cast_32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 44 'lshr' 'r_V_4' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_4_cast = zext i40 %r_V_4 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 45 'zext' 'r_V_4_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_5 = shl i46 %t_f_V_1_cast, %tmp_i_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 46 'shl' 'r_V_5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_9 = select i1 %isNeg, i46 %r_V_4_cast, i46 %r_V_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 47 'select' 'r_V_9' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:897->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 48 'call' 'p_Val2_12' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_41, i8 -1, i23 %tmp_V_15) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948]   --->   Operation 49 'bitconcatenate' 'p_Result_44' <Predicate = (!tmp_11 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_i_i6 = bitcast i32 %p_Result_44 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948]   --->   Operation 50 'bitcast' 'ret_i_i6' <Predicate = (!tmp_11 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:951]   --->   Operation 51 'br' <Predicate = (!tmp_11 & tmp_s)> <Delay = 1.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_43 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 -8388608)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 52 'bitconcatenate' 'p_Result_43' <Predicate = (tmp_11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_i_i4 = bitcast i32 %p_Result_43 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 53 'bitcast' 'ret_i_i4' <Predicate = (tmp_11)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:944]   --->   Operation 54 'br' <Predicate = (tmp_11)> <Delay = 1.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:897->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 55 'call' 'p_Val2_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V_6 = call i8 @_ssdm_op_PartSelect.i8.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 84) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:900->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 56 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%prod_dec_V = call i39 @_ssdm_op_PartSelect.i39.i85.i32.i32(i85 %p_Val2_12, i32 38, i32 76)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:901->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 57 'partselect' 'prod_dec_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:904->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 58 'call' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:904->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 59 'call' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i37 @_ssdm_op_PartSelect.i37.i78.i32.i32(i78 %p_Val2_15, i32 41, i32 77)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:967]   --->   Operation 60 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_z_V = zext i37 %ssdm_int_V_write_ass to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:967]   --->   Operation 61 'zext' 'tmp_z_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.83ns)   --->   "br label %5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i39 [ %tmp_z_V, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tz_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 63 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i39 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %ty_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 64 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_17 = phi i39 [ 165962277312, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tx_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 65 'phi' 'tmp_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%k1_0_i = phi i6 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %k1, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 66 'phi' 'k1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%k1_0_i_cast = zext i6 %k1_0_i to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 67 'zext' 'k1_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.84ns)   --->   "%exitcond_i = icmp eq i6 %k1_0_i, -16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 68 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.11ns)   --->   "%k1 = add i6 %k1_0_i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 70 'add' 'k1' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv", label %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %k1_0_i, i32 2, i32 5)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 72 'partselect' 'p_lshr_f_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i4 %p_lshr_f_cast to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 73 'zext' 'tmp_1_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.11ns)   --->   "%tmp_19 = sub i7 %k1_0_i_cast, %tmp_1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 74 'sub' 'tmp_19' <Predicate = (!exitcond_i)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.20ns)   --->   "%k = add i7 %tmp_19, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 75 'add' 'k' <Predicate = (!exitcond_i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k, i32 6)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 76 'bitselect' 'isNeg_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%tmp_20 = xor i7 %tmp_19, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 77 'xor' 'tmp_20' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.50ns) (out node of the LUT)   --->   "%k_3 = select i1 %isNeg_1, i7 %tmp_20, i7 %k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 78 'select' 'k_3' <Predicate = (!exitcond_i)> <Delay = 0.50> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%k_1_cast = sext i7 %k_3 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 79 'sext' 'k_1_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %k_1_cast to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 80 'zext' 'tmp_21' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%r_V = shl i39 %tmp_V_16, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 81 'shl' 'r_V' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%r_V_1 = ashr i39 %tmp_V_16, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 82 'ashr' 'r_V_1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_10 = select i1 %isNeg_1, i39 %r_V, i39 %r_V_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 83 'select' 'r_V_10' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 84 'bitselect' 'tmp_76' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 85 'specregionbegin' 'rbegin' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 86 'speclatency' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.55ns)   --->   "%ret_V_1_i = sub i39 %tmp_V_17, %r_V_10" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 87 'sub' 'ret_V_1_i' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.55ns)   --->   "%ret_V_i7 = add i39 %r_V_10, %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 88 'add' 'ret_V_i7' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.55ns)   --->   "%tx_V = select i1 %tmp_76, i39 %ret_V_1_i, i39 %ret_V_i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 89 'select' 'tx_V' <Predicate = (!exitcond_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 90 'specregionend' 'rend' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%r_V_2 = shl i39 %tmp_V_17, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 91 'shl' 'r_V_2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%r_V_3 = ashr i39 %tmp_V_17, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 92 'ashr' 'r_V_3' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_11 = select i1 %isNeg_1, i39 %r_V_2, i39 %r_V_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 93 'select' 'r_V_11' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 94 'specregionbegin' 'rbegin8' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 95 'speclatency' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.55ns)   --->   "%ret_V_1_i1 = sub i39 %tmp_V_16, %r_V_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 96 'sub' 'ret_V_1_i1' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.55ns)   --->   "%ret_V_i = add i39 %r_V_11, %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 97 'add' 'ret_V_i' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.55ns)   --->   "%ty_V = select i1 %tmp_76, i39 %ret_V_1_i1, i39 %ret_V_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 98 'select' 'ty_V' <Predicate = (!exitcond_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin8) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 99 'specregionend' 'rend9' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_24 = sext i7 %tmp_19 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 100 'sext' 'tmp_24' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%cordic_hyperb_table_1 = getelementptr [128 x i124]* @cordic_hyperb_table_s, i64 0, i64 %tmp_24" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 101 'getelementptr' 'cordic_hyperb_table_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (1.77ns)   --->   "%p_Val2_s = load i124* %cordic_hyperb_table_1, align 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 102 'load' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>
ST_4 : Operation 103 [1/1] (1.55ns)   --->   "%tmp_V = sub nsw i39 0, %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 103 'sub' 'tmp_V' <Predicate = (exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.55ns)   --->   "%tmp_V_3 = sub nsw i39 0, %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 104 'sub' 'tmp_V_3' <Predicate = (exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.28ns)   --->   "%two_p_plus_s_exp_V = add i8 126, %ret_V_6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:995]   --->   Operation 105 'add' 'two_p_plus_s_exp_V' <Predicate = (exitcond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.78ns)   --->   "%tmp_48 = icmp ugt i8 %ret_V_6, 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 106 'icmp' 'tmp_48' <Predicate = (exitcond_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_49 = call i7 @_ssdm_op_PartSelect.i7.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 83)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 107 'partselect' 'tmp_49' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.20ns)   --->   "%tmp_67_cast = sub i7 -2, %tmp_49" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 108 'sub' 'tmp_67_cast' <Predicate = (exitcond_i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.35ns)   --->   "%two_p_minus_s_exp_V = select i1 %tmp_48, i7 0, i7 %tmp_67_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 109 'select' 'two_p_minus_s_exp_V' <Predicate = (exitcond_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%two_p_minus_s_exp_V_s = zext i7 %two_p_minus_s_exp_V to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 110 'zext' 'two_p_minus_s_exp_V_s' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_plus_s_exp_V, i23 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 111 'bitconcatenate' 'p_Result_52' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%two_p_plus_k = bitcast i32 %p_Result_52 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 112 'bitcast' 'two_p_plus_k' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_minus_s_exp_V_s, i23 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:998]   --->   Operation 113 'bitconcatenate' 'p_Result_53' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%two_p_minus_k = bitcast i32 %p_Result_53 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:998]   --->   Operation 114 'bitcast' 'two_p_minus_k' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 115 [4/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 115 'fsub' 'sinhkln2' <Predicate = (exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [4/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 116 'fadd' 'coshkln2' <Predicate = (exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:240->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 117 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (1.77ns)   --->   "%p_Val2_s = load i124* %cordic_hyperb_table_1, align 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 118 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_52 = call i37 @_ssdm_op_PartSelect.i37.i124.i32.i32(i124 %p_Val2_s, i32 87, i32 123)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 119 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%z_s_V = zext i37 %tmp_52 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 120 'zext' 'z_s_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 121 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 122 'speclatency' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.55ns)   --->   "%ret_V_4_i = sub i39 %p_Val2_4, %z_s_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 123 'sub' 'ret_V_4_i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.55ns)   --->   "%ret_V_i1 = add i39 %z_s_V, %p_Val2_4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 124 'add' 'ret_V_i1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.55ns)   --->   "%tz_V = select i1 %p_Result_45, i39 %ret_V_i1, i39 %ret_V_4_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 125 'select' 'tz_V' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 126 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 8.41>
ST_6 : Operation 128 [1/1] (1.21ns)   --->   "%tmp_2 = icmp eq i39 %tmp_V_17, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 128 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_17, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 129 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.55ns)   --->   "%tmp_V_18 = select i1 %p_Result_46, i39 %tmp_V, i39 %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 130 'select' 'tmp_V_18' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_s = call i39 @llvm.part.select.i39(i39 %tmp_V_18, i32 38, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 131 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_47 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_s)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 132 'bitconcatenate' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.76ns)   --->   "%tmp_4 = call i64 @llvm.cttz.i64(i64 %p_Result_47, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 133 'cttz' 'tmp_4' <Predicate = true> <Delay = 1.76> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_4 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 134 'trunc' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.48ns)   --->   "%tmp_5 = sub nsw i32 39, %l" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 135 'sub' 'tmp_5' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.48ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 136 'add' 'lsb_index' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 137 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i31 %tmp_34, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 138 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %tmp_5 to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 139 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.11ns)   --->   "%tmp_37 = sub i6 0, %tmp_35" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 140 'sub' 'tmp_37' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_42 = zext i6 %tmp_37 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 141 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_43 = lshr i39 -1, %tmp_42" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 142 'lshr' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%p_Result_27 = and i39 %tmp_V_18, %tmp_43" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 143 'and' 'p_Result_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_12 = icmp ne i39 %p_Result_27, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 144 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%a = and i1 %icmp, %tmp_12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 145 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 146 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%rev = xor i1 %tmp_56, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 147 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_18, i32 %lsb_index)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 148 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_13 = and i1 %p_Result_5, %rev" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 149 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_3 = or i1 %tmp_13, %a" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 150 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_3)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 151 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.33>
ST_6 : Operation 152 [1/1] (1.14ns)   --->   "%tmp_16 = icmp sgt i32 %lsb_index, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 152 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.48ns)   --->   "%tmp_17 = add nsw i32 -25, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 153 'add' 'tmp_17' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_18 = zext i32 %tmp_17 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 154 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_22 = lshr i39 %tmp_V_18, %tmp_18" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 155 'lshr' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.48ns)   --->   "%tmp_23 = sub i32 25, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 156 'sub' 'tmp_23' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_25 = zext i32 %tmp_23 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 157 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_26 = shl i39 %tmp_V_18, %tmp_25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 158 'shl' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%p_in1 = select i1 %tmp_16, i39 %tmp_22, i39 %tmp_26" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 159 'select' 'p_in1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%m_cast = zext i39 %p_in1 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 160 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_42_cast = zext i32 %tmp_15 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 161 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.65ns) (out node of the LUT)   --->   "%m = add i40 %tmp_42_cast, %m_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 162 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%m_6 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m, i32 1, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 163 'partselect' 'm_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m, i32 25)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 164 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %tmp_4 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 165 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.21ns)   --->   "%tmp_28 = icmp eq i39 %tmp_V_16, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 166 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_16, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 167 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.55ns)   --->   "%tmp_V_19 = select i1 %p_Result_49, i39 %tmp_V_3, i39 %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 168 'select' 'tmp_V_19' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_9 = call i39 @llvm.part.select.i39(i39 %tmp_V_19, i32 38, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 169 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_50 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_9)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 170 'bitconcatenate' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.76ns)   --->   "%tmp_29 = call i64 @llvm.cttz.i64(i64 %p_Result_50, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 171 'cttz' 'tmp_29' <Predicate = true> <Delay = 1.76> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%l_1 = trunc i64 %tmp_29 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 172 'trunc' 'l_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.48ns)   --->   "%tmp_30 = sub nsw i32 39, %l_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 173 'sub' 'tmp_30' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.48ns)   --->   "%lsb_index_1 = add nsw i32 -24, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 174 'add' 'lsb_index_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_63 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 175 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.13ns)   --->   "%icmp1 = icmp sgt i31 %tmp_63, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 176 'icmp' 'icmp1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %tmp_30 to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 177 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.11ns)   --->   "%tmp_65 = sub i6 0, %tmp_64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 178 'sub' 'tmp_65' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_66 = zext i6 %tmp_65 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 179 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_67 = lshr i39 -1, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 180 'lshr' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%p_Result_31 = and i39 %tmp_V_19, %tmp_67" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 181 'and' 'p_Result_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_31 = icmp ne i39 %p_Result_31, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 182 'icmp' 'tmp_31' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%a_1 = and i1 %icmp1, %tmp_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 183 'and' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 184 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%rev1 = xor i1 %tmp_69, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 185 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_19, i32 %lsb_index_1)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 186 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_32 = and i1 %p_Result_32, %rev1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 187 'and' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_10 = or i1 %tmp_32, %a_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 188 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_10)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 189 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.33>
ST_6 : Operation 190 [1/1] (1.14ns)   --->   "%tmp_36 = icmp sgt i32 %lsb_index_1, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 190 'icmp' 'tmp_36' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.48ns)   --->   "%tmp_38 = add nsw i32 -25, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 191 'add' 'tmp_38' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_39 = zext i32 %tmp_38 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 192 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_40 = lshr i39 %tmp_V_19, %tmp_39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 193 'lshr' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (1.48ns)   --->   "%tmp_41 = sub i32 25, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 194 'sub' 'tmp_41' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_44 = zext i32 %tmp_41 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 195 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_45 = shl i39 %tmp_V_19, %tmp_44" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 196 'shl' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%p_in = select i1 %tmp_36, i39 %tmp_40, i39 %tmp_45" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 197 'select' 'p_in' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_4_cast = zext i39 %p_in to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 198 'zext' 'm_4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_62_cast = zext i32 %tmp_33 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 199 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (1.65ns) (out node of the LUT)   --->   "%m_2 = add i40 %tmp_62_cast, %m_4_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 200 'add' 'm_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%m_7 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m_2, i32 1, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 201 'partselect' 'm_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m_2, i32 25)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 202 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %tmp_29 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 203 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [3/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 204 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [3/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 205 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.43>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%m_8_cast = zext i39 %m_6 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 206 'zext' 'm_8_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.29ns)   --->   "%tmp_5_cast_cast = select i1 %tmp_58, i8 127, i8 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 207 'select' 'tmp_5_cast_cast' <Predicate = (!tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = sub i8 2, %tmp_59" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 208 'sub' 'tmp_7' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc = add i8 %tmp_7, %tmp_5_cast_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 209 'add' 'p_Repl2_7_trunc' <Predicate = (!tmp_2)> <Delay = 1.21> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_46, i8 %p_Repl2_7_trunc)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 210 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_48 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_8_cast, i9 %tmp_8, i32 23, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 211 'partset' 'p_Result_48' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %p_Result_48 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 212 'trunc' 'tmp_60' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_27 = bitcast i32 %tmp_60 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 213 'bitcast' 'tmp_27' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.44ns)   --->   "%x = select i1 %tmp_2, float 0.000000e+00, float %tmp_27" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 214 'select' 'x' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%m_9_cast = zext i39 %m_7 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 215 'zext' 'm_9_cast' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.29ns)   --->   "%tmp_12_cast_cast = select i1 %tmp_70, i8 127, i8 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 216 'select' 'tmp_12_cast_cast' <Predicate = (!tmp_28)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = sub i8 2, %tmp_71" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 217 'sub' 'tmp_14' <Predicate = (!tmp_28)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%p_Repl2_10_trunc = add i8 %tmp_14, %tmp_12_cast_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 218 'add' 'p_Repl2_10_trunc' <Predicate = (!tmp_28)> <Delay = 1.21> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_49, i8 %p_Repl2_10_trunc)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 219 'bitconcatenate' 'tmp_46' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_51 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_9_cast, i9 %tmp_46, i32 23, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 220 'partset' 'p_Result_51' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %p_Result_51 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 221 'trunc' 'tmp_72' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_47 = bitcast i32 %tmp_72 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 222 'bitcast' 'tmp_47' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.44ns)   --->   "%y = select i1 %tmp_28, float 0.000000e+00, float %tmp_47" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 223 'select' 'y' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 224 [2/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 224 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [2/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 225 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.43>
ST_8 : Operation 226 [1/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 226 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 227 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.41>
ST_9 : Operation 228 [2/2] (8.41ns)   --->   "%tmp_50 = fmul float %coshkln2, %y" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 228 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/2] (8.41ns)   --->   "%tmp_51 = fmul float %sinhkln2, %x" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 229 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.41>
ST_10 : Operation 230 [1/2] (8.41ns)   --->   "%tmp_50 = fmul float %coshkln2, %y" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 230 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/2] (8.41ns)   --->   "%tmp_51 = fmul float %sinhkln2, %x" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 231 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.43>
ST_11 : Operation 232 [4/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 232 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.43>
ST_12 : Operation 233 [3/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 233 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.43>
ST_13 : Operation 234 [2/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 234 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.43>
ST_14 : Operation 235 [1/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 235 'fadd' 's_out_tmp' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%p_Val2_22 = bitcast float %s_out_tmp to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1031]   --->   Operation 236 'bitcast' 'p_Val2_22' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %p_Val2_22 to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 237 'trunc' 'tmp_73' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_54 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 %tmp_73)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 238 'bitconcatenate' 'p_Result_54' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%ret_i_i5 = bitcast i32 %p_Result_54 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 239 'bitcast' 'ret_i_i5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1039]   --->   Operation 240 'br' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%s_out_write_assign = phi float [ %ret_i_i4, %1 ], [ %ret_i_i6, %3 ], [ %ret_i_i5, %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv" ], [ %d_read, %4 ]" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 241 'phi' 's_out_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "ret float %s_out_write_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_hyperb_table_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_read                (read             ) [ 011111111111111]
p_Val2_8              (bitcast          ) [ 000000000000000]
p_Result_41           (bitselect        ) [ 001111111111111]
tmp_V_14              (partselect       ) [ 000000000000000]
tmp_V_15              (trunc            ) [ 000000000000000]
tmp                   (trunc            ) [ 000000000000000]
p_Result_42           (bitconcatenate   ) [ 000000000000000]
ret_i_i               (bitcast          ) [ 000000000000000]
notlhs                (icmp             ) [ 000000000000000]
notrhs                (icmp             ) [ 000000000000000]
tmp_6                 (or               ) [ 000000000000000]
tmp_9                 (fcmp             ) [ 000000000000000]
tmp_11                (and              ) [ 011111111111111]
StgValue_28           (br               ) [ 000000000000000]
tmp_s                 (icmp             ) [ 011111111111111]
StgValue_30           (br               ) [ 000000000000000]
tmp_1                 (icmp             ) [ 011111111111111]
StgValue_32           (br               ) [ 011111111111111]
t_f_V                 (bitconcatenate   ) [ 000000000000000]
t_f_V_1_cast          (zext             ) [ 000000000000000]
tmp_i_i_cast5         (zext             ) [ 000000000000000]
sh_assign             (add              ) [ 000000000000000]
isNeg                 (bitselect        ) [ 000000000000000]
tmp_i                 (sub              ) [ 000000000000000]
tmp_i_cast            (sext             ) [ 000000000000000]
ush                   (select           ) [ 000000000000000]
sh_assign_2_cast      (sext             ) [ 000000000000000]
tmp_i_31              (zext             ) [ 000000000000000]
tmp_i_cast_32         (zext             ) [ 000000000000000]
r_V_4                 (lshr             ) [ 000000000000000]
r_V_4_cast            (zext             ) [ 000000000000000]
r_V_5                 (shl              ) [ 000000000000000]
r_V_9                 (select           ) [ 001000000000000]
p_Result_44           (bitconcatenate   ) [ 000000000000000]
ret_i_i6              (bitcast          ) [ 011111111111111]
StgValue_51           (br               ) [ 011111111111111]
p_Result_43           (bitconcatenate   ) [ 000000000000000]
ret_i_i4              (bitcast          ) [ 011111111111111]
StgValue_54           (br               ) [ 011111111111111]
p_Val2_12             (call             ) [ 000111000000000]
ret_V_6               (partselect       ) [ 000111000000000]
prod_dec_V            (partselect       ) [ 000100000000000]
p_Val2_15             (call             ) [ 000000000000000]
ssdm_int_V_write_ass  (partselect       ) [ 000000000000000]
tmp_z_V               (zext             ) [ 000111000000000]
StgValue_62           (br               ) [ 000111000000000]
p_Val2_4              (phi              ) [ 000011000000000]
tmp_V_16              (phi              ) [ 000010100000000]
tmp_V_17              (phi              ) [ 000010100000000]
k1_0_i                (phi              ) [ 000010000000000]
k1_0_i_cast           (zext             ) [ 000000000000000]
exitcond_i            (icmp             ) [ 000011000000000]
empty                 (speclooptripcount) [ 000000000000000]
k1                    (add              ) [ 000111000000000]
StgValue_71           (br               ) [ 000000000000000]
p_lshr_f_cast         (partselect       ) [ 000000000000000]
tmp_1_cast            (zext             ) [ 000000000000000]
tmp_19                (sub              ) [ 000000000000000]
k                     (add              ) [ 000000000000000]
isNeg_1               (bitselect        ) [ 000000000000000]
tmp_20                (xor              ) [ 000000000000000]
k_3                   (select           ) [ 000000000000000]
k_1_cast              (sext             ) [ 000000000000000]
tmp_21                (zext             ) [ 000000000000000]
r_V                   (shl              ) [ 000000000000000]
r_V_1                 (ashr             ) [ 000000000000000]
r_V_10                (select           ) [ 000000000000000]
tmp_76                (bitselect        ) [ 000000000000000]
rbegin                (specregionbegin  ) [ 000000000000000]
StgValue_86           (speclatency      ) [ 000000000000000]
ret_V_1_i             (sub              ) [ 000000000000000]
ret_V_i7              (add              ) [ 000000000000000]
tx_V                  (select           ) [ 000111000000000]
rend                  (specregionend    ) [ 000000000000000]
r_V_2                 (shl              ) [ 000000000000000]
r_V_3                 (ashr             ) [ 000000000000000]
r_V_11                (select           ) [ 000000000000000]
rbegin8               (specregionbegin  ) [ 000000000000000]
StgValue_95           (speclatency      ) [ 000000000000000]
ret_V_1_i1            (sub              ) [ 000000000000000]
ret_V_i               (add              ) [ 000000000000000]
ty_V                  (select           ) [ 000111000000000]
rend9                 (specregionend    ) [ 000000000000000]
tmp_24                (sext             ) [ 000000000000000]
cordic_hyperb_table_1 (getelementptr    ) [ 000001000000000]
tmp_V                 (sub              ) [ 000000100000000]
tmp_V_3               (sub              ) [ 000000100000000]
two_p_plus_s_exp_V    (add              ) [ 000000000000000]
tmp_48                (icmp             ) [ 000000000000000]
tmp_49                (partselect       ) [ 000000000000000]
tmp_67_cast           (sub              ) [ 000000000000000]
two_p_minus_s_exp_V   (select           ) [ 000000000000000]
two_p_minus_s_exp_V_s (zext             ) [ 000000000000000]
p_Result_52           (bitconcatenate   ) [ 000000000000000]
two_p_plus_k          (bitcast          ) [ 000000111000000]
p_Result_53           (bitconcatenate   ) [ 000000000000000]
two_p_minus_k         (bitcast          ) [ 000000111000000]
p_Result_45           (bitselect        ) [ 000000000000000]
p_Val2_s              (load             ) [ 000000000000000]
tmp_52                (partselect       ) [ 000000000000000]
z_s_V                 (zext             ) [ 000000000000000]
rbegin1               (specregionbegin  ) [ 000000000000000]
StgValue_122          (speclatency      ) [ 000000000000000]
ret_V_4_i             (sub              ) [ 000000000000000]
ret_V_i1              (add              ) [ 000000000000000]
tz_V                  (select           ) [ 000111000000000]
rend16                (specregionend    ) [ 000000000000000]
StgValue_127          (br               ) [ 000111000000000]
tmp_2                 (icmp             ) [ 000000010000000]
p_Result_46           (bitselect        ) [ 000000010000000]
tmp_V_18              (select           ) [ 000000000000000]
p_Result_s            (partselect       ) [ 000000000000000]
p_Result_47           (bitconcatenate   ) [ 000000000000000]
tmp_4                 (cttz             ) [ 000000000000000]
l                     (trunc            ) [ 000000000000000]
tmp_5                 (sub              ) [ 000000000000000]
lsb_index             (add              ) [ 000000000000000]
tmp_34                (partselect       ) [ 000000000000000]
icmp                  (icmp             ) [ 000000000000000]
tmp_35                (trunc            ) [ 000000000000000]
tmp_37                (sub              ) [ 000000000000000]
tmp_42                (zext             ) [ 000000000000000]
tmp_43                (lshr             ) [ 000000000000000]
p_Result_27           (and              ) [ 000000000000000]
tmp_12                (icmp             ) [ 000000000000000]
a                     (and              ) [ 000000000000000]
tmp_56                (bitselect        ) [ 000000000000000]
rev                   (xor              ) [ 000000000000000]
p_Result_5            (bitselect        ) [ 000000000000000]
tmp_13                (and              ) [ 000000000000000]
tmp_3                 (or               ) [ 000000000000000]
tmp_15                (bitconcatenate   ) [ 000000000000000]
tmp_16                (icmp             ) [ 000000000000000]
tmp_17                (add              ) [ 000000000000000]
tmp_18                (zext             ) [ 000000000000000]
tmp_22                (lshr             ) [ 000000000000000]
tmp_23                (sub              ) [ 000000000000000]
tmp_25                (zext             ) [ 000000000000000]
tmp_26                (shl              ) [ 000000000000000]
p_in1                 (select           ) [ 000000000000000]
m_cast                (zext             ) [ 000000000000000]
tmp_42_cast           (zext             ) [ 000000000000000]
m                     (add              ) [ 000000000000000]
m_6                   (partselect       ) [ 000000010000000]
tmp_58                (bitselect        ) [ 000000010000000]
tmp_59                (trunc            ) [ 000000010000000]
tmp_28                (icmp             ) [ 000000010000000]
p_Result_49           (bitselect        ) [ 000000010000000]
tmp_V_19              (select           ) [ 000000000000000]
p_Result_9            (partselect       ) [ 000000000000000]
p_Result_50           (bitconcatenate   ) [ 000000000000000]
tmp_29                (cttz             ) [ 000000000000000]
l_1                   (trunc            ) [ 000000000000000]
tmp_30                (sub              ) [ 000000000000000]
lsb_index_1           (add              ) [ 000000000000000]
tmp_63                (partselect       ) [ 000000000000000]
icmp1                 (icmp             ) [ 000000000000000]
tmp_64                (trunc            ) [ 000000000000000]
tmp_65                (sub              ) [ 000000000000000]
tmp_66                (zext             ) [ 000000000000000]
tmp_67                (lshr             ) [ 000000000000000]
p_Result_31           (and              ) [ 000000000000000]
tmp_31                (icmp             ) [ 000000000000000]
a_1                   (and              ) [ 000000000000000]
tmp_69                (bitselect        ) [ 000000000000000]
rev1                  (xor              ) [ 000000000000000]
p_Result_32           (bitselect        ) [ 000000000000000]
tmp_32                (and              ) [ 000000000000000]
tmp_10                (or               ) [ 000000000000000]
tmp_33                (bitconcatenate   ) [ 000000000000000]
tmp_36                (icmp             ) [ 000000000000000]
tmp_38                (add              ) [ 000000000000000]
tmp_39                (zext             ) [ 000000000000000]
tmp_40                (lshr             ) [ 000000000000000]
tmp_41                (sub              ) [ 000000000000000]
tmp_44                (zext             ) [ 000000000000000]
tmp_45                (shl              ) [ 000000000000000]
p_in                  (select           ) [ 000000000000000]
m_4_cast              (zext             ) [ 000000000000000]
tmp_62_cast           (zext             ) [ 000000000000000]
m_2                   (add              ) [ 000000000000000]
m_7                   (partselect       ) [ 000000010000000]
tmp_70                (bitselect        ) [ 000000010000000]
tmp_71                (trunc            ) [ 000000010000000]
m_8_cast              (zext             ) [ 000000000000000]
tmp_5_cast_cast       (select           ) [ 000000000000000]
tmp_7                 (sub              ) [ 000000000000000]
p_Repl2_7_trunc       (add              ) [ 000000000000000]
tmp_8                 (bitconcatenate   ) [ 000000000000000]
p_Result_48           (partset          ) [ 000000000000000]
tmp_60                (trunc            ) [ 000000000000000]
tmp_27                (bitcast          ) [ 000000000000000]
x                     (select           ) [ 000000001110000]
m_9_cast              (zext             ) [ 000000000000000]
tmp_12_cast_cast      (select           ) [ 000000000000000]
tmp_14                (sub              ) [ 000000000000000]
p_Repl2_10_trunc      (add              ) [ 000000000000000]
tmp_46                (bitconcatenate   ) [ 000000000000000]
p_Result_51           (partset          ) [ 000000000000000]
tmp_72                (trunc            ) [ 000000000000000]
tmp_47                (bitcast          ) [ 000000000000000]
y                     (select           ) [ 000000001110000]
sinhkln2              (fsub             ) [ 000000000110000]
coshkln2              (fadd             ) [ 000000000110000]
tmp_50                (fmul             ) [ 000000000001111]
tmp_51                (fmul             ) [ 000000000001111]
s_out_tmp             (fadd             ) [ 000000000000000]
p_Val2_22             (bitcast          ) [ 000000000000000]
tmp_73                (trunc            ) [ 000000000000000]
p_Result_54           (bitconcatenate   ) [ 000000000000000]
ret_i_i5              (bitcast          ) [ 000000000000000]
StgValue_240          (br               ) [ 000000000000000]
s_out_write_assign    (phi              ) [ 000000000000001]
StgValue_242          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_hyperb_table_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_hyperb_table_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i1.i23.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3small"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3small.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i39.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i39"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i25.i39"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="d_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cordic_hyperb_table_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="124" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_hyperb_table_1/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="124" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_Val2_4_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="39" slack="1"/>
<pin id="187" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Val2_4_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="37" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="39" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_V_16_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="39" slack="1"/>
<pin id="197" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_16 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_V_16_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="39" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_16/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_V_17_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="39" slack="1"/>
<pin id="209" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_17 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_V_17_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="39" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="39" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_17/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="k1_0_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k1_0_i (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="k1_0_i_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0_i/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="s_out_write_assign_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="s_out_write_assign (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="s_out_write_assign_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="12"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="12"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="32" slack="0"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="32" slack="12"/>
<pin id="241" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_out_write_assign/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_big_mult_v3small_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="85" slack="0"/>
<pin id="245" dir="0" index="1" bw="46" slack="0"/>
<pin id="246" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_big_mult_v3small_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="78" slack="0"/>
<pin id="250" dir="0" index="1" bw="39" slack="0"/>
<pin id="251" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_15/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sinhkln2/4 s_out_tmp/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="coshkln2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="2"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="2"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="39" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/4 p_Result_45/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Val2_8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_41_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_V_14_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_14/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_V_15_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_15/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_42_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="31" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_42/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ret_i_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="notlhs_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="notrhs_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="23" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="t_f_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="40" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="23" slack="0"/>
<pin id="366" dir="0" index="3" bw="1" slack="0"/>
<pin id="367" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_f_V/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="t_f_V_1_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="40" slack="0"/>
<pin id="374" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_f_V_1_cast/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_i_i_cast5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast5/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sh_assign_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="isNeg_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_i_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="ush_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sh_assign_2_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_cast/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_i_31_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_31/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_i_cast_32_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_32/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_V_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="40" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_V_4_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="40" slack="0"/>
<pin id="432" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4_cast/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="40" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="r_V_9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="40" slack="0"/>
<pin id="443" dir="0" index="2" bw="46" slack="0"/>
<pin id="444" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Result_44_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="23" slack="0"/>
<pin id="454" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="ret_i_i6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i6/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_43_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="24" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_43/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="ret_i_i4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i4/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="ret_V_6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="85" slack="0"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="0" index="3" bw="8" slack="0"/>
<pin id="480" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="prod_dec_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="39" slack="0"/>
<pin id="487" dir="0" index="1" bw="85" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="0" index="3" bw="8" slack="0"/>
<pin id="490" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="prod_dec_V/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ssdm_int_V_write_ass_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="37" slack="0"/>
<pin id="498" dir="0" index="1" bw="78" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="0" index="3" bw="8" slack="0"/>
<pin id="501" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_z_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="37" slack="0"/>
<pin id="508" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_z_V/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="k1_0_i_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_0_i_cast/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="k1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_lshr_f_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="0" index="2" bw="3" slack="0"/>
<pin id="530" dir="0" index="3" bw="4" slack="0"/>
<pin id="531" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_1_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_19_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="k_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="isNeg_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_20_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="k_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="k_1_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k_1_cast/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_21_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="39" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="r_V_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="39" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="r_V_10_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="39" slack="0"/>
<pin id="597" dir="0" index="2" bw="39" slack="0"/>
<pin id="598" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_10/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ret_V_1_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="39" slack="0"/>
<pin id="604" dir="0" index="1" bw="39" slack="0"/>
<pin id="605" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1_i/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="ret_V_i7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="39" slack="0"/>
<pin id="610" dir="0" index="1" bw="39" slack="0"/>
<pin id="611" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_i7/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tx_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="39" slack="0"/>
<pin id="617" dir="0" index="2" bw="39" slack="0"/>
<pin id="618" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tx_V/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="r_V_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="39" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="r_V_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="39" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="r_V_11_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="39" slack="0"/>
<pin id="637" dir="0" index="2" bw="39" slack="0"/>
<pin id="638" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_11/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ret_V_1_i1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="39" slack="0"/>
<pin id="644" dir="0" index="1" bw="39" slack="0"/>
<pin id="645" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1_i1/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ret_V_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="39" slack="0"/>
<pin id="650" dir="0" index="1" bw="39" slack="0"/>
<pin id="651" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_i/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="ty_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="39" slack="0"/>
<pin id="657" dir="0" index="2" bw="39" slack="0"/>
<pin id="658" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ty_V/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_24_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="39" slack="0"/>
<pin id="670" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_V_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="39" slack="0"/>
<pin id="676" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_3/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="two_p_plus_s_exp_V_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="2"/>
<pin id="682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="two_p_plus_s_exp_V/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_48_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="2"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_49_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="0"/>
<pin id="691" dir="0" index="1" bw="85" slack="2"/>
<pin id="692" dir="0" index="2" bw="8" slack="0"/>
<pin id="693" dir="0" index="3" bw="8" slack="0"/>
<pin id="694" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_67_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="0" index="1" bw="7" slack="0"/>
<pin id="701" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_67_cast/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="two_p_minus_s_exp_V_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="7" slack="0"/>
<pin id="708" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="two_p_minus_s_exp_V/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="two_p_minus_s_exp_V_s_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="0"/>
<pin id="714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="two_p_minus_s_exp_V_s/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_52_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="8" slack="0"/>
<pin id="720" dir="0" index="3" bw="1" slack="0"/>
<pin id="721" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_52/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="two_p_plus_k_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="two_p_plus_k/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_Result_53_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="0" index="3" bw="1" slack="0"/>
<pin id="737" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_53/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="two_p_minus_k_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="two_p_minus_k/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_52_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="37" slack="0"/>
<pin id="750" dir="0" index="1" bw="124" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="0" index="3" bw="8" slack="0"/>
<pin id="753" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="z_s_V_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="37" slack="0"/>
<pin id="760" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_s_V/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="ret_V_4_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="39" slack="1"/>
<pin id="764" dir="0" index="1" bw="37" slack="0"/>
<pin id="765" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4_i/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ret_V_i1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="37" slack="0"/>
<pin id="770" dir="0" index="1" bw="39" slack="1"/>
<pin id="771" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_i1/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tz_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="39" slack="0"/>
<pin id="777" dir="0" index="2" bw="39" slack="0"/>
<pin id="778" dir="1" index="3" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz_V/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="39" slack="1"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Result_46_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="39" slack="1"/>
<pin id="791" dir="0" index="2" bw="7" slack="0"/>
<pin id="792" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_46/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_V_18_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="39" slack="1"/>
<pin id="799" dir="0" index="2" bw="39" slack="1"/>
<pin id="800" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_18/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_Result_s_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="39" slack="0"/>
<pin id="805" dir="0" index="1" bw="39" slack="0"/>
<pin id="806" dir="0" index="2" bw="7" slack="0"/>
<pin id="807" dir="0" index="3" bw="1" slack="0"/>
<pin id="808" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="p_Result_47_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="39" slack="0"/>
<pin id="817" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_47/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_4_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="0" index="1" bw="64" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="l_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="lsb_index_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_34_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="31" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="0" index="3" bw="6" slack="0"/>
<pin id="850" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_35_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_37_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="6" slack="0"/>
<pin id="868" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_42_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="0"/>
<pin id="873" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_43_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="6" slack="0"/>
<pin id="878" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Result_27_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="39" slack="0"/>
<pin id="883" dir="0" index="1" bw="39" slack="0"/>
<pin id="884" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_27/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_12_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="39" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="a_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_56_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="0" index="2" bw="6" slack="0"/>
<pin id="903" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="rev_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="p_Result_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="39" slack="0"/>
<pin id="916" dir="0" index="2" bw="32" slack="0"/>
<pin id="917" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_13_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_15_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_16_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_17_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_18_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_22_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="39" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_23_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_25_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_26_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="39" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_in1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="39" slack="0"/>
<pin id="982" dir="0" index="2" bw="39" slack="0"/>
<pin id="983" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_in1/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="m_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="39" slack="0"/>
<pin id="989" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_42_cast_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="m_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="39" slack="0"/>
<pin id="998" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="m_6_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="39" slack="0"/>
<pin id="1003" dir="0" index="1" bw="40" slack="0"/>
<pin id="1004" dir="0" index="2" bw="1" slack="0"/>
<pin id="1005" dir="0" index="3" bw="7" slack="0"/>
<pin id="1006" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_6/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_58_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="40" slack="0"/>
<pin id="1014" dir="0" index="2" bw="6" slack="0"/>
<pin id="1015" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_59_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_28_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="39" slack="1"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_Result_49_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="39" slack="1"/>
<pin id="1032" dir="0" index="2" bw="7" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_V_19_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="39" slack="1"/>
<pin id="1040" dir="0" index="2" bw="39" slack="1"/>
<pin id="1041" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_19/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_Result_9_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="39" slack="0"/>
<pin id="1046" dir="0" index="1" bw="39" slack="0"/>
<pin id="1047" dir="0" index="2" bw="7" slack="0"/>
<pin id="1048" dir="0" index="3" bw="1" slack="0"/>
<pin id="1049" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="p_Result_50_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="39" slack="0"/>
<pin id="1058" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_50/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_29_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="0"/>
<pin id="1064" dir="0" index="1" bw="64" slack="0"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="l_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="0"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_1/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_30_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="0"/>
<pin id="1076" dir="0" index="1" bw="32" slack="0"/>
<pin id="1077" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="lsb_index_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="6" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_63_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="31" slack="0"/>
<pin id="1088" dir="0" index="1" bw="32" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="0" index="3" bw="6" slack="0"/>
<pin id="1091" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="icmp1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="31" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_64_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_65_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="6" slack="0"/>
<pin id="1109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_66_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="6" slack="0"/>
<pin id="1114" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_67_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="6" slack="0"/>
<pin id="1119" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_Result_31_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="39" slack="0"/>
<pin id="1124" dir="0" index="1" bw="39" slack="0"/>
<pin id="1125" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_31/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_31_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="39" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="a_1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/6 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_69_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="0" index="2" bw="6" slack="0"/>
<pin id="1144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="rev1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="p_Result_32_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="39" slack="0"/>
<pin id="1157" dir="0" index="2" bw="32" slack="0"/>
<pin id="1158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_32_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_10_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_33_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="0" index="2" bw="1" slack="0"/>
<pin id="1178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_36_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_38_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="6" slack="0"/>
<pin id="1190" dir="0" index="1" bw="32" slack="0"/>
<pin id="1191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_39_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_40_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="39" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="0"/>
<pin id="1201" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_41_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="6" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="0"/>
<pin id="1207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_44_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="0"/>
<pin id="1212" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_45_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="39" slack="0"/>
<pin id="1216" dir="0" index="1" bw="32" slack="0"/>
<pin id="1217" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="p_in_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="39" slack="0"/>
<pin id="1223" dir="0" index="2" bw="39" slack="0"/>
<pin id="1224" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_in/6 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="m_4_cast_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="39" slack="0"/>
<pin id="1230" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_4_cast/6 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_62_cast_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/6 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="m_2_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="0" index="1" bw="39" slack="0"/>
<pin id="1239" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/6 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="m_7_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="39" slack="0"/>
<pin id="1244" dir="0" index="1" bw="40" slack="0"/>
<pin id="1245" dir="0" index="2" bw="1" slack="0"/>
<pin id="1246" dir="0" index="3" bw="7" slack="0"/>
<pin id="1247" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_7/6 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_70_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="40" slack="0"/>
<pin id="1255" dir="0" index="2" bw="6" slack="0"/>
<pin id="1256" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/6 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_71_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="64" slack="0"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="m_8_cast_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="39" slack="1"/>
<pin id="1266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_8_cast/7 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_5_cast_cast_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="0" index="1" bw="8" slack="0"/>
<pin id="1270" dir="0" index="2" bw="8" slack="0"/>
<pin id="1271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_cast_cast/7 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_7_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="1"/>
<pin id="1277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="p_Repl2_7_trunc_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="0"/>
<pin id="1281" dir="0" index="1" bw="8" slack="0"/>
<pin id="1282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_7_trunc/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_8_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="9" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="1"/>
<pin id="1288" dir="0" index="2" bw="8" slack="0"/>
<pin id="1289" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="p_Result_48_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="64" slack="0"/>
<pin id="1294" dir="0" index="1" bw="39" slack="0"/>
<pin id="1295" dir="0" index="2" bw="9" slack="0"/>
<pin id="1296" dir="0" index="3" bw="6" slack="0"/>
<pin id="1297" dir="0" index="4" bw="6" slack="0"/>
<pin id="1298" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_48/7 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_60_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="0"/>
<pin id="1306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/7 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_27_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="x_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="0" index="1" bw="32" slack="0"/>
<pin id="1315" dir="0" index="2" bw="32" slack="0"/>
<pin id="1316" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/7 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="m_9_cast_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="39" slack="1"/>
<pin id="1321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_9_cast/7 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_12_cast_cast_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="0" index="1" bw="8" slack="0"/>
<pin id="1325" dir="0" index="2" bw="8" slack="0"/>
<pin id="1326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12_cast_cast/7 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_14_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="0"/>
<pin id="1331" dir="0" index="1" bw="8" slack="1"/>
<pin id="1332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="p_Repl2_10_trunc_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="0"/>
<pin id="1336" dir="0" index="1" bw="8" slack="0"/>
<pin id="1337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_10_trunc/7 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_46_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="9" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="1"/>
<pin id="1343" dir="0" index="2" bw="8" slack="0"/>
<pin id="1344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="p_Result_51_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="64" slack="0"/>
<pin id="1349" dir="0" index="1" bw="39" slack="0"/>
<pin id="1350" dir="0" index="2" bw="9" slack="0"/>
<pin id="1351" dir="0" index="3" bw="6" slack="0"/>
<pin id="1352" dir="0" index="4" bw="6" slack="0"/>
<pin id="1353" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_51/7 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_72_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="64" slack="0"/>
<pin id="1361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="tmp_47_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="0"/>
<pin id="1365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="y_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="0" index="1" bw="32" slack="0"/>
<pin id="1370" dir="0" index="2" bw="32" slack="0"/>
<pin id="1371" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="p_Val2_22_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="0"/>
<pin id="1376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_22/14 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_73_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="0"/>
<pin id="1380" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="p_Result_54_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="0"/>
<pin id="1384" dir="0" index="1" bw="1" slack="12"/>
<pin id="1385" dir="0" index="2" bw="31" slack="0"/>
<pin id="1386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_54/14 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="ret_i_i5_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i5/14 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="d_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="12"/>
<pin id="1396" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="d_read "/>
</bind>
</comp>

<comp id="1399" class="1005" name="p_Result_41_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="12"/>
<pin id="1401" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="p_Result_41 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_11_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="12"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_s_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="12"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="12"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="r_V_9_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="46" slack="1"/>
<pin id="1418" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="ret_i_i6_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="12"/>
<pin id="1423" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="ret_i_i6 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="ret_i_i4_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="12"/>
<pin id="1428" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="ret_i_i4 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="p_Val2_12_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="85" slack="2"/>
<pin id="1433" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="ret_V_6_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="2"/>
<pin id="1438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="prod_dec_V_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="39" slack="1"/>
<pin id="1444" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="prod_dec_V "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_z_V_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="39" slack="1"/>
<pin id="1449" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_z_V "/>
</bind>
</comp>

<comp id="1455" class="1005" name="k1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="6" slack="0"/>
<pin id="1457" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="tx_V_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="39" slack="0"/>
<pin id="1462" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="1465" class="1005" name="ty_V_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="39" slack="0"/>
<pin id="1467" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="1470" class="1005" name="cordic_hyperb_table_1_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="7" slack="1"/>
<pin id="1472" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_hyperb_table_1 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_V_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="39" slack="1"/>
<pin id="1477" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_V_3_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="39" slack="1"/>
<pin id="1482" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="two_p_plus_k_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="1"/>
<pin id="1487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="two_p_plus_k "/>
</bind>
</comp>

<comp id="1491" class="1005" name="two_p_minus_k_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="two_p_minus_k "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tz_V_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="39" slack="1"/>
<pin id="1499" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

<comp id="1502" class="1005" name="tmp_2_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="1"/>
<pin id="1504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="p_Result_46_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="1"/>
<pin id="1509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_46 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="m_6_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="39" slack="1"/>
<pin id="1514" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_58_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_59_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_28_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="p_Result_49_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_49 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="m_7_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="39" slack="1"/>
<pin id="1539" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="m_7 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_70_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_71_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="8" slack="1"/>
<pin id="1549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="x_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="2"/>
<pin id="1554" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1557" class="1005" name="y_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="2"/>
<pin id="1559" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sinhkln2_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sinhkln2 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="coshkln2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coshkln2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_50_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="1"/>
<pin id="1574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_51_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="1"/>
<pin id="1579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="108" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="188" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="94" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="188" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="185" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="166" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="283" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="330"><net_src comp="295" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="305" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="269" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="295" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="295" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="305" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="295" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="295" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="386" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="380" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="362" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="372" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="416" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="386" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="430" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="287" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="305" pin="1"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="16" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="287" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="243" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="52" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="243" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="495"><net_src comp="485" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="248" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="50" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="223" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="223" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="223" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="223" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="84" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="510" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="90" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="540" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="552" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="546" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="199" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="199" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="578" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="552" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="582" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="211" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="594" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="594" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="211" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="274" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="602" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="211" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="578" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="211" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="578" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="552" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="622" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="628" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="199" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="634" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="634" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="199" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="274" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="642" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="648" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="540" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="211" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="199" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="110" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="110" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="112" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="50" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="116" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="689" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="684" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="118" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="44" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="18" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="679" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="22" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="738"><net_src comp="44" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="18" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="712" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="22" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="745"><net_src comp="732" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="754"><net_src comp="120" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="179" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="122" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="748" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="185" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="758" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="185" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="274" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="762" pin="2"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="207" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="66" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="94" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="207" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="56" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="207" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="809"><net_src comp="128" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="796" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="56" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="102" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="818"><net_src comp="130" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="132" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="803" pin="4"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="134" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="813" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="30" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="821" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="136" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="138" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="851"><net_src comp="140" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="142" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="854"><net_src comp="8" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="859"><net_src comp="845" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="144" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="833" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="70" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="146" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="796" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="66" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="855" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="887" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="6" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="839" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="8" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="30" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="94" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="796" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="839" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="925"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="907" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="893" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="938"><net_src comp="148" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="144" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="839" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="102" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="150" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="833" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="796" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="152" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="833" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="796" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="969" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="941" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="957" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="973" pin="2"/><net_sink comp="979" pin=2"/></net>

<net id="990"><net_src comp="979" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="933" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="987" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1007"><net_src comp="154" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="142" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1010"><net_src comp="136" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1016"><net_src comp="156" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="995" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="152" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="821" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="195" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="66" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="94" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="195" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="56" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1042"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="195" pin="1"/><net_sink comp="1037" pin=2"/></net>

<net id="1050"><net_src comp="128" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="1037" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1052"><net_src comp="56" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1053"><net_src comp="102" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1059"><net_src comp="130" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="132" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1044" pin="4"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="134" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="30" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="136" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="138" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1092"><net_src comp="140" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="142" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1095"><net_src comp="8" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1100"><net_src comp="1086" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="144" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1074" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="70" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="146" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1112" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="1037" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="66" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1096" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1145"><net_src comp="6" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="1080" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1147"><net_src comp="8" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1140" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="30" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="94" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1037" pin="3"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="1080" pin="2"/><net_sink comp="1154" pin=2"/></net>

<net id="1166"><net_src comp="1154" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1148" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1134" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1179"><net_src comp="148" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="144" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=2"/></net>

<net id="1186"><net_src comp="1080" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="102" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="150" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1074" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1037" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="152" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1074" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1037" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1210" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1225"><net_src comp="1182" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="1198" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=2"/></net>

<net id="1231"><net_src comp="1220" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="1174" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="1232" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1228" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1248"><net_src comp="154" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1250"><net_src comp="142" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1251"><net_src comp="136" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1257"><net_src comp="156" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1236" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="152" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1263"><net_src comp="1062" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1272"><net_src comp="40" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1273"><net_src comp="110" pin="0"/><net_sink comp="1267" pin=2"/></net>

<net id="1278"><net_src comp="158" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1283"><net_src comp="1274" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1267" pin="3"/><net_sink comp="1279" pin=1"/></net>

<net id="1290"><net_src comp="160" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=2"/></net>

<net id="1299"><net_src comp="162" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="1264" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1301"><net_src comp="1285" pin="3"/><net_sink comp="1292" pin=2"/></net>

<net id="1302"><net_src comp="12" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1303"><net_src comp="8" pin="0"/><net_sink comp="1292" pin=4"/></net>

<net id="1307"><net_src comp="1292" pin="5"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1304" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1317"><net_src comp="164" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=2"/></net>

<net id="1327"><net_src comp="40" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1328"><net_src comp="110" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="158" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1338"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1322" pin="3"/><net_sink comp="1334" pin=1"/></net>

<net id="1345"><net_src comp="160" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1346"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=2"/></net>

<net id="1354"><net_src comp="162" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1355"><net_src comp="1319" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="1340" pin="3"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="12" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1358"><net_src comp="8" pin="0"/><net_sink comp="1347" pin=4"/></net>

<net id="1362"><net_src comp="1347" pin="5"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="1359" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1372"><net_src comp="164" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1373"><net_src comp="1363" pin="1"/><net_sink comp="1367" pin=2"/></net>

<net id="1377"><net_src comp="253" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1381"><net_src comp="1374" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1387"><net_src comp="16" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="1378" pin="1"/><net_sink comp="1382" pin=2"/></net>

<net id="1392"><net_src comp="1382" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="1397"><net_src comp="166" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="233" pin=6"/></net>

<net id="1402"><net_src comp="287" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1407"><net_src comp="344" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="350" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="356" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="440" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1424"><net_src comp="459" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1429"><net_src comp="471" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1434"><net_src comp="243" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1439"><net_src comp="475" pin="4"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1441"><net_src comp="1436" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1445"><net_src comp="485" pin="4"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1450"><net_src comp="506" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1458"><net_src comp="520" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1463"><net_src comp="614" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1468"><net_src comp="654" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1473"><net_src comp="172" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1478"><net_src comp="667" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1483"><net_src comp="673" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1488"><net_src comp="726" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1494"><net_src comp="742" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1500"><net_src comp="774" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1505"><net_src comp="782" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1510"><net_src comp="788" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1515"><net_src comp="1001" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1520"><net_src comp="1011" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1525"><net_src comp="1019" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1530"><net_src comp="1023" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1535"><net_src comp="1029" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1540"><net_src comp="1242" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1545"><net_src comp="1252" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1550"><net_src comp="1260" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1555"><net_src comp="1312" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1560"><net_src comp="1367" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1565"><net_src comp="253" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1570"><net_src comp="257" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1575"><net_src comp="261" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1580"><net_src comp="265" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="253" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sinh_cosh_range_redu : d | {1 }
	Port: sinh_cosh_range_redu : cordic_hyperb_table_s | {4 5 }
  - Chain level:
	State 1
		p_Result_41 : 1
		tmp_V_14 : 1
		tmp_V_15 : 1
		tmp : 1
		p_Result_42 : 2
		ret_i_i : 3
		notlhs : 2
		notrhs : 2
		tmp_6 : 3
		tmp_9 : 4
		tmp_11 : 5
		StgValue_28 : 5
		tmp_s : 2
		StgValue_30 : 3
		tmp_1 : 2
		StgValue_32 : 3
		t_f_V : 2
		t_f_V_1_cast : 3
		tmp_i_i_cast5 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i : 2
		tmp_i_cast : 3
		ush : 5
		sh_assign_2_cast : 6
		tmp_i_31 : 7
		tmp_i_cast_32 : 7
		r_V_4 : 8
		r_V_4_cast : 9
		r_V_5 : 8
		r_V_9 : 10
		p_Val2_12 : 11
		p_Result_44 : 2
		ret_i_i6 : 3
		p_Result_43 : 2
		ret_i_i4 : 3
	State 2
		ret_V_6 : 1
		prod_dec_V : 1
		p_Val2_15 : 2
	State 3
		ssdm_int_V_write_ass : 1
		tmp_z_V : 2
	State 4
		k1_0_i_cast : 1
		exitcond_i : 1
		k1 : 1
		StgValue_71 : 2
		p_lshr_f_cast : 1
		tmp_1_cast : 2
		tmp_19 : 3
		k : 4
		isNeg_1 : 5
		tmp_20 : 4
		k_3 : 6
		k_1_cast : 7
		tmp_21 : 8
		r_V : 9
		r_V_1 : 9
		r_V_10 : 10
		tmp_76 : 1
		ret_V_1_i : 11
		ret_V_i7 : 11
		tx_V : 12
		rend : 1
		r_V_2 : 9
		r_V_3 : 9
		r_V_11 : 10
		ret_V_1_i1 : 11
		ret_V_i : 11
		ty_V : 12
		rend9 : 1
		tmp_24 : 4
		cordic_hyperb_table_1 : 5
		p_Val2_s : 6
		tmp_V : 1
		tmp_V_3 : 1
		tmp_67_cast : 1
		two_p_minus_s_exp_V : 2
		two_p_minus_s_exp_V_s : 3
		p_Result_52 : 1
		two_p_plus_k : 2
		p_Result_53 : 4
		two_p_minus_k : 5
		sinhkln2 : 6
		coshkln2 : 6
	State 5
		tmp_52 : 1
		z_s_V : 2
		ret_V_4_i : 3
		ret_V_i1 : 3
		tz_V : 4
		rend16 : 1
	State 6
		tmp_V_18 : 1
		p_Result_s : 2
		p_Result_47 : 3
		tmp_4 : 4
		l : 5
		tmp_5 : 6
		lsb_index : 7
		tmp_34 : 8
		icmp : 9
		tmp_35 : 7
		tmp_37 : 8
		tmp_42 : 9
		tmp_43 : 10
		p_Result_27 : 11
		tmp_12 : 11
		a : 12
		tmp_56 : 8
		rev : 9
		p_Result_5 : 8
		tmp_13 : 9
		tmp_3 : 12
		tmp_15 : 12
		tmp_16 : 8
		tmp_17 : 7
		tmp_18 : 8
		tmp_22 : 9
		tmp_23 : 7
		tmp_25 : 8
		tmp_26 : 9
		p_in1 : 10
		m_cast : 11
		tmp_42_cast : 13
		m : 14
		m_6 : 15
		tmp_58 : 15
		tmp_59 : 5
		tmp_V_19 : 1
		p_Result_9 : 2
		p_Result_50 : 3
		tmp_29 : 4
		l_1 : 5
		tmp_30 : 6
		lsb_index_1 : 7
		tmp_63 : 8
		icmp1 : 9
		tmp_64 : 7
		tmp_65 : 8
		tmp_66 : 9
		tmp_67 : 10
		p_Result_31 : 11
		tmp_31 : 11
		a_1 : 12
		tmp_69 : 8
		rev1 : 9
		p_Result_32 : 8
		tmp_32 : 9
		tmp_10 : 12
		tmp_33 : 12
		tmp_36 : 8
		tmp_38 : 7
		tmp_39 : 8
		tmp_40 : 9
		tmp_41 : 7
		tmp_44 : 8
		tmp_45 : 9
		p_in : 10
		m_4_cast : 11
		tmp_62_cast : 13
		m_2 : 14
		m_7 : 15
		tmp_70 : 15
		tmp_71 : 5
	State 7
		p_Repl2_7_trunc : 1
		tmp_8 : 2
		p_Result_48 : 3
		tmp_60 : 4
		tmp_27 : 5
		x : 6
		p_Repl2_10_trunc : 1
		tmp_46 : 2
		p_Result_51 : 3
		tmp_72 : 4
		tmp_47 : 5
		y : 6
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		p_Val2_22 : 1
		tmp_73 : 2
		p_Result_54 : 3
		ret_i_i5 : 4
		s_out_write_assign : 5
		StgValue_242 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_big_mult_v3small_fu_243  |    6    |   5.01  |   834   |   1749  |
|          | grp_big_mult_v3small_1_fu_248 |    5    |   5.01  |   806   |   1678  |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_253          |    2    |    0    |   227   |   214   |
|          |           grp_fu_257          |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          r_V_5_fu_434         |    0    |    0    |    0    |   133   |
|          |           r_V_fu_582          |    0    |    0    |    0    |   130   |
|    shl   |          r_V_2_fu_622         |    0    |    0    |    0    |   130   |
|          |         tmp_26_fu_973         |    0    |    0    |    0    |   130   |
|          |         tmp_45_fu_1214        |    0    |    0    |    0    |   130   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_261          |    3    |    0    |   128   |   135   |
|          |           grp_fu_265          |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           ush_fu_404          |    0    |    0    |    0    |    9    |
|          |          r_V_9_fu_440         |    0    |    0    |    0    |    46   |
|          |           k_3_fu_566          |    0    |    0    |    0    |    7    |
|          |         r_V_10_fu_594         |    0    |    0    |    0    |    39   |
|          |          tx_V_fu_614          |    0    |    0    |    0    |    39   |
|          |         r_V_11_fu_634         |    0    |    0    |    0    |    39   |
|          |          ty_V_fu_654          |    0    |    0    |    0    |    39   |
|          |   two_p_minus_s_exp_V_fu_704  |    0    |    0    |    0    |    7    |
|  select  |          tz_V_fu_774          |    0    |    0    |    0    |    39   |
|          |        tmp_V_18_fu_796        |    0    |    0    |    0    |    39   |
|          |          p_in1_fu_979         |    0    |    0    |    0    |    39   |
|          |        tmp_V_19_fu_1037       |    0    |    0    |    0    |    39   |
|          |          p_in_fu_1220         |    0    |    0    |    0    |    39   |
|          |    tmp_5_cast_cast_fu_1267    |    0    |    0    |    0    |    8    |
|          |           x_fu_1312           |    0    |    0    |    0    |    32   |
|          |    tmp_12_cast_cast_fu_1322   |    0    |    0    |    0    |    8    |
|          |           y_fu_1367           |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_i_fu_394         |    0    |    0    |    0    |    15   |
|          |         tmp_19_fu_540         |    0    |    0    |    0    |    15   |
|          |        ret_V_1_i_fu_602       |    0    |    0    |    0    |    46   |
|          |       ret_V_1_i1_fu_642       |    0    |    0    |    0    |    46   |
|          |          tmp_V_fu_667         |    0    |    0    |    0    |    46   |
|          |         tmp_V_3_fu_673        |    0    |    0    |    0    |    46   |
|          |       tmp_67_cast_fu_698      |    0    |    0    |    0    |    15   |
|    sub   |        ret_V_4_i_fu_762       |    0    |    0    |    0    |    46   |
|          |          tmp_5_fu_833         |    0    |    0    |    0    |    39   |
|          |         tmp_37_fu_865         |    0    |    0    |    0    |    15   |
|          |         tmp_23_fu_963         |    0    |    0    |    0    |    39   |
|          |         tmp_30_fu_1074        |    0    |    0    |    0    |    39   |
|          |         tmp_65_fu_1106        |    0    |    0    |    0    |    15   |
|          |         tmp_41_fu_1204        |    0    |    0    |    0    |    39   |
|          |         tmp_7_fu_1274         |    0    |    0    |    0    |    19   |
|          |         tmp_14_fu_1329        |    0    |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sh_assign_fu_380       |    0    |    0    |    0    |    15   |
|          |           k1_fu_520           |    0    |    0    |    0    |    15   |
|          |            k_fu_546           |    0    |    0    |    0    |    15   |
|          |        ret_V_i7_fu_608        |    0    |    0    |    0    |    46   |
|          |         ret_V_i_fu_648        |    0    |    0    |    0    |    46   |
|          |   two_p_plus_s_exp_V_fu_679   |    0    |    0    |    0    |    15   |
|          |        ret_V_i1_fu_768        |    0    |    0    |    0    |    46   |
|    add   |        lsb_index_fu_839       |    0    |    0    |    0    |    39   |
|          |         tmp_17_fu_947         |    0    |    0    |    0    |    39   |
|          |            m_fu_995           |    0    |    0    |    0    |    46   |
|          |      lsb_index_1_fu_1080      |    0    |    0    |    0    |    39   |
|          |         tmp_38_fu_1188        |    0    |    0    |    0    |    39   |
|          |          m_2_fu_1236          |    0    |    0    |    0    |    46   |
|          |    p_Repl2_7_trunc_fu_1279    |    0    |    0    |    0    |    19   |
|          |    p_Repl2_10_trunc_fu_1334   |    0    |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          r_V_4_fu_424         |    0    |    0    |    0    |   133   |
|          |         tmp_43_fu_875         |    0    |    0    |    0    |    13   |
|   lshr   |         tmp_22_fu_957         |    0    |    0    |    0    |   130   |
|          |         tmp_67_fu_1116        |    0    |    0    |    0    |    13   |
|          |         tmp_40_fu_1198        |    0    |    0    |    0    |   130   |
|----------|-------------------------------|---------|---------|---------|---------|
|   cttz   |          tmp_4_fu_821         |    0    |    0    |    73   |    72   |
|          |         tmp_29_fu_1062        |    0    |    0    |    73   |    72   |
|----------|-------------------------------|---------|---------|---------|---------|
|   ashr   |          r_V_1_fu_588         |    0    |    0    |    0    |   130   |
|          |          r_V_3_fu_628         |    0    |    0    |    0    |   130   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         notlhs_fu_326         |    0    |    0    |    0    |    11   |
|          |         notrhs_fu_332         |    0    |    0    |    0    |    20   |
|          |          tmp_s_fu_350         |    0    |    0    |    0    |    11   |
|          |          tmp_1_fu_356         |    0    |    0    |    0    |    11   |
|          |       exitcond_i_fu_514       |    0    |    0    |    0    |    11   |
|          |         tmp_48_fu_684         |    0    |    0    |    0    |    11   |
|   icmp   |          tmp_2_fu_782         |    0    |    0    |    0    |    21   |
|          |          icmp_fu_855          |    0    |    0    |    0    |    20   |
|          |         tmp_12_fu_887         |    0    |    0    |    0    |    21   |
|          |         tmp_16_fu_941         |    0    |    0    |    0    |    20   |
|          |         tmp_28_fu_1023        |    0    |    0    |    0    |    21   |
|          |         icmp1_fu_1096         |    0    |    0    |    0    |    20   |
|          |         tmp_31_fu_1128        |    0    |    0    |    0    |    21   |
|          |         tmp_36_fu_1182        |    0    |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |          tmp_9_fu_269         |    0    |    0    |    66   |    72   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         tmp_11_fu_344         |    0    |    0    |    0    |    2    |
|          |       p_Result_27_fu_881      |    0    |    0    |    0    |    39   |
|          |            a_fu_893           |    0    |    0    |    0    |    2    |
|    and   |         tmp_13_fu_921         |    0    |    0    |    0    |    2    |
|          |      p_Result_31_fu_1122      |    0    |    0    |    0    |    39   |
|          |          a_1_fu_1134          |    0    |    0    |    0    |    2    |
|          |         tmp_32_fu_1162        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         tmp_20_fu_560         |    0    |    0    |    0    |    7    |
|    xor   |           rev_fu_907          |    0    |    0    |    0    |    2    |
|          |          rev1_fu_1148         |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_6_fu_338         |    0    |    0    |    0    |    2    |
|    or    |          tmp_3_fu_927         |    0    |    0    |    0    |    2    |
|          |         tmp_10_fu_1168        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |       d_read_read_fu_166      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_274          |    0    |    0    |    0    |    0    |
|          |       p_Result_41_fu_287      |    0    |    0    |    0    |    0    |
|          |          isNeg_fu_386         |    0    |    0    |    0    |    0    |
|          |         isNeg_1_fu_552        |    0    |    0    |    0    |    0    |
|          |       p_Result_46_fu_788      |    0    |    0    |    0    |    0    |
| bitselect|         tmp_56_fu_899         |    0    |    0    |    0    |    0    |
|          |       p_Result_5_fu_913       |    0    |    0    |    0    |    0    |
|          |         tmp_58_fu_1011        |    0    |    0    |    0    |    0    |
|          |      p_Result_49_fu_1029      |    0    |    0    |    0    |    0    |
|          |         tmp_69_fu_1140        |    0    |    0    |    0    |    0    |
|          |      p_Result_32_fu_1154      |    0    |    0    |    0    |    0    |
|          |         tmp_70_fu_1252        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_V_14_fu_295        |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_475        |    0    |    0    |    0    |    0    |
|          |       prod_dec_V_fu_485       |    0    |    0    |    0    |    0    |
|          |  ssdm_int_V_write_ass_fu_496  |    0    |    0    |    0    |    0    |
|          |      p_lshr_f_cast_fu_526     |    0    |    0    |    0    |    0    |
|          |         tmp_49_fu_689         |    0    |    0    |    0    |    0    |
|partselect|         tmp_52_fu_748         |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_803       |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_845         |    0    |    0    |    0    |    0    |
|          |          m_6_fu_1001          |    0    |    0    |    0    |    0    |
|          |       p_Result_9_fu_1044      |    0    |    0    |    0    |    0    |
|          |         tmp_63_fu_1086        |    0    |    0    |    0    |    0    |
|          |          m_7_fu_1242          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_V_15_fu_305        |    0    |    0    |    0    |    0    |
|          |           tmp_fu_309          |    0    |    0    |    0    |    0    |
|          |            l_fu_829           |    0    |    0    |    0    |    0    |
|          |         tmp_35_fu_861         |    0    |    0    |    0    |    0    |
|          |         tmp_59_fu_1019        |    0    |    0    |    0    |    0    |
|   trunc  |          l_1_fu_1070          |    0    |    0    |    0    |    0    |
|          |         tmp_64_fu_1102        |    0    |    0    |    0    |    0    |
|          |         tmp_71_fu_1260        |    0    |    0    |    0    |    0    |
|          |         tmp_60_fu_1304        |    0    |    0    |    0    |    0    |
|          |         tmp_72_fu_1359        |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_1378        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       p_Result_42_fu_313      |    0    |    0    |    0    |    0    |
|          |          t_f_V_fu_362         |    0    |    0    |    0    |    0    |
|          |       p_Result_44_fu_449      |    0    |    0    |    0    |    0    |
|          |       p_Result_43_fu_463      |    0    |    0    |    0    |    0    |
|          |       p_Result_52_fu_716      |    0    |    0    |    0    |    0    |
|          |       p_Result_53_fu_732      |    0    |    0    |    0    |    0    |
|bitconcatenate|       p_Result_47_fu_813      |    0    |    0    |    0    |    0    |
|          |         tmp_15_fu_933         |    0    |    0    |    0    |    0    |
|          |      p_Result_50_fu_1054      |    0    |    0    |    0    |    0    |
|          |         tmp_33_fu_1174        |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_1285         |    0    |    0    |    0    |    0    |
|          |         tmp_46_fu_1340        |    0    |    0    |    0    |    0    |
|          |      p_Result_54_fu_1382      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      t_f_V_1_cast_fu_372      |    0    |    0    |    0    |    0    |
|          |      tmp_i_i_cast5_fu_376     |    0    |    0    |    0    |    0    |
|          |        tmp_i_31_fu_416        |    0    |    0    |    0    |    0    |
|          |      tmp_i_cast_32_fu_420     |    0    |    0    |    0    |    0    |
|          |       r_V_4_cast_fu_430       |    0    |    0    |    0    |    0    |
|          |         tmp_z_V_fu_506        |    0    |    0    |    0    |    0    |
|          |       k1_0_i_cast_fu_510      |    0    |    0    |    0    |    0    |
|          |       tmp_1_cast_fu_536       |    0    |    0    |    0    |    0    |
|          |         tmp_21_fu_578         |    0    |    0    |    0    |    0    |
|          |  two_p_minus_s_exp_V_s_fu_712 |    0    |    0    |    0    |    0    |
|          |          z_s_V_fu_758         |    0    |    0    |    0    |    0    |
|   zext   |         tmp_42_fu_871         |    0    |    0    |    0    |    0    |
|          |         tmp_18_fu_953         |    0    |    0    |    0    |    0    |
|          |         tmp_25_fu_969         |    0    |    0    |    0    |    0    |
|          |         m_cast_fu_987         |    0    |    0    |    0    |    0    |
|          |       tmp_42_cast_fu_991      |    0    |    0    |    0    |    0    |
|          |         tmp_66_fu_1112        |    0    |    0    |    0    |    0    |
|          |         tmp_39_fu_1194        |    0    |    0    |    0    |    0    |
|          |         tmp_44_fu_1210        |    0    |    0    |    0    |    0    |
|          |        m_4_cast_fu_1228       |    0    |    0    |    0    |    0    |
|          |      tmp_62_cast_fu_1232      |    0    |    0    |    0    |    0    |
|          |        m_8_cast_fu_1264       |    0    |    0    |    0    |    0    |
|          |        m_9_cast_fu_1319       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       tmp_i_cast_fu_400       |    0    |    0    |    0    |    0    |
|   sext   |    sh_assign_2_cast_fu_412    |    0    |    0    |    0    |    0    |
|          |        k_1_cast_fu_574        |    0    |    0    |    0    |    0    |
|          |         tmp_24_fu_662         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  partset |      p_Result_48_fu_1292      |    0    |    0    |    0    |    0    |
|          |      p_Result_51_fu_1347      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    21   |  10.02  |   2562  |   7500  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|cordic_hyperb_table_1_reg_1470|    7   |
|       coshkln2_reg_1567      |   32   |
|        d_read_reg_1394       |   32   |
|        k1_0_i_reg_219        |    6   |
|          k1_reg_1455         |    6   |
|         m_6_reg_1512         |   39   |
|         m_7_reg_1537         |   39   |
|     p_Result_41_reg_1399     |    1   |
|     p_Result_46_reg_1507     |    1   |
|     p_Result_49_reg_1532     |    1   |
|      p_Val2_12_reg_1431      |   85   |
|       p_Val2_4_reg_185       |   39   |
|      prod_dec_V_reg_1442     |   39   |
|        r_V_9_reg_1416        |   46   |
|       ret_V_6_reg_1436       |    8   |
|       ret_i_i4_reg_1426      |   32   |
|       ret_i_i6_reg_1421      |   32   |
|  s_out_write_assign_reg_230  |   32   |
|       sinhkln2_reg_1562      |   32   |
|        tmp_11_reg_1404       |    1   |
|        tmp_1_reg_1412        |    1   |
|        tmp_28_reg_1527       |    1   |
|        tmp_2_reg_1502        |    1   |
|        tmp_50_reg_1572       |   32   |
|        tmp_51_reg_1577       |   32   |
|        tmp_58_reg_1517       |    1   |
|        tmp_59_reg_1522       |    8   |
|        tmp_70_reg_1542       |    1   |
|        tmp_71_reg_1547       |    8   |
|       tmp_V_16_reg_195       |   39   |
|       tmp_V_17_reg_207       |   39   |
|       tmp_V_3_reg_1480       |   39   |
|        tmp_V_reg_1475        |   39   |
|        tmp_s_reg_1408        |    1   |
|       tmp_z_V_reg_1447       |   39   |
|    two_p_minus_k_reg_1491    |   32   |
|     two_p_plus_k_reg_1485    |   32   |
|         tx_V_reg_1460        |   39   |
|         ty_V_reg_1465        |   39   |
|         tz_V_reg_1497        |   39   |
|          x_reg_1552          |   32   |
|          y_reg_1557          |   32   |
+------------------------------+--------+
|             Total            |  1036  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_179       |  p0  |   2  |   7  |   14   ||    9    |
|        tmp_V_16_reg_195       |  p0  |   2  |  39  |   78   ||    9    |
|        tmp_V_17_reg_207       |  p0  |   2  |  39  |   78   ||    9    |
|  grp_big_mult_v3small_fu_243  |  p1  |   2  |  46  |   92   ||    9    |
| grp_big_mult_v3small_1_fu_248 |  p1  |   2  |  39  |   78   ||    9    |
|           grp_fu_253          |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_253          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_257          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_257          |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_274          |  p1  |   2  |  39  |   78   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   738  ||  8.517  ||   102   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |   10   |  2562  |  7500  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   102  |
|  Register |    -   |    -   |  1036  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |   18   |  3598  |  7602  |
+-----------+--------+--------+--------+--------+
