<?xml version="1.0" encoding="UTF-8"?>
<module id="PKTDMA_RXCHANNEL" HW_revision="" XML_version="1" description="">
 <register id="Config_Register_A" offset="0x0" width="32" description="RX Flow Configuration Register A">
    <bitfield id="rx_einfo_present" width="1" begin="30" end="30" description="" rwaccess="W" />
    <bitfield id="rx_psinfo_present" width="1" begin="29" end="29" description="" rwaccess="W" />
    <bitfield id="rx_error_handling" width="1" begin="28" end="28" description="" rwaccess="W" />
    <bitfield id="rx_desc_type" width="2" begin="27" end="26" description="" rwaccess="W" />
    <bitfield id="rx_ps_location" width="1" begin="25" end="25" description="" rwaccess="W" />
    <bitfield id="rx_sop_offset" width="9" begin="24" end="16" description="" rwaccess="W" />
    <bitfield id="rx_dest_qmgr" width="2" begin="13" end="12" description="" rwaccess="W" />
    <bitfield id="rx_dest_qnum" width="12" begin="11" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_B" offset="0x4" width="32" description="RX Flow Configuration Register B">
    <bitfield id="rx_src_tag_hi" width="8" begin="31" end="24" description="" rwaccess="R" />
    <bitfield id="rx_src_tag_lo" width="8" begin="23" end="16" description="" rwaccess="R" />
    <bitfield id="rx_dest_tag_hi" width="8" begin="15" end="8" description="" rwaccess="R" />
    <bitfield id="rx_dest_tag_lo" width="8" begin="7" end="0" description="" rwaccess="R" />
  </register>
  <register id="Config_Register_C" offset="0x8" width="32" description="RX Flow Configuration Register C">
    <bitfield id="rx_src_tag_hi_sel" width="3" begin="30" end="28" description="" rwaccess="W" />
    <bitfield id="rx_src_tag_lo_sel" width="3" begin="26" end="24" description="" rwaccess="W" />
    <bitfield id="rx_dest_tag_hi_sel" width="3" begin="22" end="20" description="" rwaccess="W" />
    <bitfield id="rx_dest_tag_lo_sel" width="3" begin="18" end="16" description="" rwaccess="W" />
    <bitfield id="rx_size_thresh_en" width="4" begin="3" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_D" offset="0xc" width="32" description="RX Flow Configuration Register D">
    <bitfield id="rx_fdq0_sz0_qmgr" width="2" begin="29" end="28" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz0_qnum" width="12" begin="27" end="16" description="" rwaccess="W" />
    <bitfield id="rx_fdq1_qmgr" width="2" begin="13" end="12" description="" rwaccess="W" />
    <bitfield id="rx_fdq1_qnum" width="12" begin="11" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_E" offset="0x10" width="32" description="RX Flow Configuration Register E">
    <bitfield id="rx_fdq2_qmgr" width="2" begin="29" end="28" description="" rwaccess="W" />
    <bitfield id="rx_fdq2_qnum" width="12" begin="27" end="16" description="" rwaccess="W" />
    <bitfield id="rx_fdq3_qmgr" width="2" begin="13" end="12" description="" rwaccess="W" />
    <bitfield id="rx_fdq3_qnum" width="12" begin="11" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_F" offset="0x14" width="32" description="RX Flow Configuration Register F">
    <bitfield id="rx_size_thresh0" width="16" begin="31" end="16" description="" rwaccess="W" />
    <bitfield id="rx_size_thresh1" width="16" begin="15" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_G" offset="0x18" width="32" description="RX Flow Configuration Register G">
    <bitfield id="rx_size_thresh2" width="16" begin="31" end="16" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz1_qmgr" width="2" begin="13" end="12" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz1_qnum" width="12" begin="11" end="0" description="" rwaccess="W" />
  </register>
  <register id="Config_Register_H" offset="0x1c" width="32" description="RX Flow Configuration Register H">
    <bitfield id="rx_fdq0_sz2_qmgr" width="2" begin="29" end="28" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz2_qnum" width="12" begin="27" end="16" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz3_qmgr" width="2" begin="13" end="12" description="" rwaccess="W" />
    <bitfield id="rx_fdq0_sz3_qnum" width="12" begin="11" end="0" description="" rwaccess="W" />
  </register> 
</module>