Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 19 11:12:28 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proyecto_control_sets_placed.rpt
| Design       : proyecto
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             752 |          228 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           21 |
| Yes          | No                    | No                     |             174 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             189 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0                 | screenInteface/vSync_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0                 | screenInteface/hSync_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | songPtr                                            | rstSynchronizer/aux_reg[1]_1[0]    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/E[0]                               |                                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | generaPieza/E[0]                                   |                                    |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | generaPieza/fsm.state_reg[1]_3[0]                  |                                    |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | screenInteface/fsm.state_reg[2][0]                 |                                    |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/dataRdy_i_1_n_0               | rstSynchronizer/aux_reg[1]_1[0]    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/aux_reg[1]_2[0]                    |                                    |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | codecInterface/clkGen[8]_i_1_n_0                   |                                    |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0                 |                                    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | screenInteface/lineCnt0                            |                                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/ps2ClkEdgeDetector/E[0]       | rstSynchronizer/SS[0]              |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | codecInterface/E[0]                                |                                    |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | rstSynchronizer/LinPos212_out                      | rstSynchronizer/aux_reg[1]_3       |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0                 | screenInteface/RGB[11]_i_1_n_0     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | codecInterface/outSampleShifter.sample[23]_i_1_n_0 |                                    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | codecInterface/newSample                           | ldSound_reg_n_0                    |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG | screenInteface/x0                                  | screenInteface/x[30]_i_6_0         |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg                          | rstSynchronizer/fsm.state_reg[1]_5 |               10 |             29 |         2.90 |
|  clk_IBUF_BUFG | rstSynchronizer/aux_reg[1]_0                       | rstSynchronizer/fsm.state_reg[0]_5 |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | screenInteface/y0                                  | screenInteface/lineCnt_reg[5]_0    |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG |                                                    | rstSynchronizer/aux_reg[1]_1[0]    |               21 |             59 |         2.81 |
|  clk_IBUF_BUFG | screenInteface/E[0]                                |                                    |               24 |             79 |         3.29 |
|  clk_IBUF_BUFG |                                                    |                                    |              228 |            753 |         3.30 |
+----------------+----------------------------------------------------+------------------------------------+------------------+----------------+--------------+


