Simulator report for arch
Tue Mar 18 18:55:52 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 539 nodes    ;
; Simulation Coverage         ;      48.79 % ;
; Total Number of Transitions ; 1281         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                           ;               ;
; Vector input source                                                                        ; E:/Project/FPGA/design/VWF/alusys_example.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                            ; On            ;
; Check outputs                                                                              ; Off                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                           ; Off           ;
; Detect glitches                                                                            ; Off                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      48.79 % ;
; Total nodes checked                                 ; 539          ;
; Total output ports checked                          ; 539          ;
; Total output ports with complete 1/0-value coverage ; 263          ;
; Total output ports with no 1/0-value coverage       ; 192          ;
; Total output ports with no 1-value coverage         ; 192          ;
; Total output ports with no 0-value coverage         ; 276          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; |alusys|CLK                                                                                ; |alusys|CLK                                                                                ; out              ;
; |alusys|WREG                                                                               ; |alusys|WREG                                                                               ; out              ;
; |alusys|Wn[1]                                                                              ; |alusys|Wn[1]                                                                              ; out              ;
; |alusys|Wn[0]                                                                              ; |alusys|Wn[0]                                                                              ; out              ;
; |alusys|An[0]                                                                              ; |alusys|An[0]                                                                              ; out              ;
; |alusys|BIMM                                                                               ; |alusys|BIMM                                                                               ; out              ;
; |alusys|Bn[0]                                                                              ; |alusys|Bn[0]                                                                              ; out              ;
; |alusys|IMM[7]                                                                             ; |alusys|IMM[7]                                                                             ; out              ;
; |alusys|IMM[6]                                                                             ; |alusys|IMM[6]                                                                             ; out              ;
; |alusys|IMM[5]                                                                             ; |alusys|IMM[5]                                                                             ; out              ;
; |alusys|IMM[3]                                                                             ; |alusys|IMM[3]                                                                             ; out              ;
; |alusys|IMM[2]                                                                             ; |alusys|IMM[2]                                                                             ; out              ;
; |alusys|IMM[0]                                                                             ; |alusys|IMM[0]                                                                             ; out              ;
; |alusys|Fn[1]                                                                              ; |alusys|Fn[1]                                                                              ; out              ;
; |alusys|Op[0]                                                                              ; |alusys|Op[0]                                                                              ; out              ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[6]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[6]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[1]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[0]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[0]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[5]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[5]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[3]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[3]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[2]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[2]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[1]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[6]                                                    ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[6]                                                    ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[5]                                                    ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[5]                                                    ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[3]                                                    ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[3]                                                    ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[2]                                                    ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[2]                                                    ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[0]                                                    ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[0]                                                    ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[6]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[1]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[1]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[0]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[6]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[6]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[1]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[0]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[0]                                                   ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[7]                                                              ; |alusys|sel2g:SEL2_B|inst2[7]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[6]                                                              ; |alusys|sel2g:SEL2_B|inst2[6]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[5]                                                              ; |alusys|sel2g:SEL2_B|inst2[5]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[3]                                                              ; |alusys|sel2g:SEL2_B|inst2[3]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[2]                                                              ; |alusys|sel2g:SEL2_B|inst2[2]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[1]                                                              ; |alusys|sel2g:SEL2_B|inst2[1]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[0]                                                              ; |alusys|sel2g:SEL2_B|inst2[0]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[7]                                                              ; |alusys|sel2g:SEL2_B|inst1[7]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[6]                                                              ; |alusys|sel2g:SEL2_B|inst1[6]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[5]                                                              ; |alusys|sel2g:SEL2_B|inst1[5]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[3]                                                              ; |alusys|sel2g:SEL2_B|inst1[3]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[2]                                                              ; |alusys|sel2g:SEL2_B|inst1[2]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[0]                                                              ; |alusys|sel2g:SEL2_B|inst1[0]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[6]                                                               ; |alusys|sel2g:SEL2_B|inst[6]                                                               ; out0             ;
; |alusys|sel2g:SEL2_B|inst[1]                                                               ; |alusys|sel2g:SEL2_B|inst[1]                                                               ; out0             ;
; |alusys|sel2g:SEL2_B|inst[0]                                                               ; |alusys|sel2g:SEL2_B|inst[0]                                                               ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[3]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[1]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[1]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[0]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[1]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[1]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[0]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[7]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[7]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[4]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[4]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[3]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[3]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[0]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[0]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[6]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[6]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[0]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[0]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[5]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[5]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[3]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[3]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[2]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[2]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[6]                                                    ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[6]                                                    ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[5]                                                    ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[5]                                                    ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[3]                                                    ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[3]                                                    ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[2]                                                    ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[2]                                                    ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[0]                                                    ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[0]                                                    ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[6]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[1]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[1]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[0]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[6]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[6]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[0]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[0]                                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[6]                                                           ; |alusys|alucomb:ALUCOMB|inst5[6]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[5]                                                           ; |alusys|alucomb:ALUCOMB|inst5[5]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[3]                                                           ; |alusys|alucomb:ALUCOMB|inst5[3]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[2]                                                           ; |alusys|alucomb:ALUCOMB|inst5[2]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[1]                                                           ; |alusys|alucomb:ALUCOMB|inst5[1]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[0]                                                           ; |alusys|alucomb:ALUCOMB|inst5[0]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[7]                                                           ; |alusys|alucomb:ALUCOMB|inst6[7]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[6]                                                           ; |alusys|alucomb:ALUCOMB|inst6[6]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[1]                                                           ; |alusys|alucomb:ALUCOMB|inst6[1]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[0]                                                           ; |alusys|alucomb:ALUCOMB|inst6[0]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[7]                                                           ; |alusys|alucomb:ALUCOMB|inst7[7]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[6]                                                           ; |alusys|alucomb:ALUCOMB|inst7[6]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[5]                                                           ; |alusys|alucomb:ALUCOMB|inst7[5]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[3]                                                           ; |alusys|alucomb:ALUCOMB|inst7[3]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[2]                                                           ; |alusys|alucomb:ALUCOMB|inst7[2]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[1]                                                           ; |alusys|alucomb:ALUCOMB|inst7[1]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[0]                                                           ; |alusys|alucomb:ALUCOMB|inst7[0]                                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[0]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[1]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[1]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[1]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[1]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[6]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[6]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[5]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[5]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[3]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[3]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[2]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[2]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[1]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[1]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[0]                                     ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[0]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[0]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[0]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[0]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[0]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[5]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[5]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[0]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[0]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[6]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[6]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[1]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[1]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[6]                           ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[6]                           ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[1]                           ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[1]                           ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[0]                           ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[0]                           ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[6]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[6]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[1]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[1]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[0]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[0]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[2]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[2]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[1]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[1]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[0]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[0]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[6]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[6]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[5]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[5]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[3]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[3]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[2]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[2]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[1]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[1]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[0]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[0]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[7]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[7]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[6]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[6]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[5]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[5]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[3]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[3]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[2]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[2]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[1]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[1]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[0]                                            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[0]                                            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|inst2              ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|inst2              ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst|inst     ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst|inst     ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst|inst2    ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst|inst2    ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst2   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst2   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|inst2             ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|inst2             ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst|inst    ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst|inst    ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst|inst2   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst|inst2   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst1|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst1|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst1|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst1|hadd:inst1|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|inst2             ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|inst2             ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst|inst    ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst|inst    ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst|inst2   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst|inst2   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|inst2             ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|inst2             ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst|inst    ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst|inst    ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst|inst2   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst|inst2   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst1|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst1|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst1|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst3|hadd:inst1|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|inst2            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|inst2            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst2 ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst2 ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|inst2            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|inst2            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst1|inst  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst1|inst  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst1|inst2 ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst2|hadd:inst1|inst2 ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst3|hadd:inst|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst3|hadd:inst|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst3|hadd:inst1|inst2 ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst3|hadd:inst1|inst2 ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[1]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[1]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[1]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[1]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[6]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[6]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[5]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[5]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[3]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[3]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[2]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[2]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[1]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[1]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[0]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[0]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[7]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[7]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[6]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[6]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[5]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[5]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[4]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[4]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[3]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[3]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[2]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[2]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[1]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[1]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[0]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst2[0]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[6]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[6]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[5]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[5]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[4]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[4]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[3]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[3]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[2]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[2]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[1]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[1]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[0]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[0]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[7]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[7]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[6]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[6]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[5]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[5]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[4]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[4]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[3]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[3]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[2]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[2]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[1]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[1]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[0]                                      ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst[0]                                      ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[6]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[6]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[5]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[5]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[4]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[4]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[3]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[3]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[2]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[2]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[1]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[1]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[0]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst2[0]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[7]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[7]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[6]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[6]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[5]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[5]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[4]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[4]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[3]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[3]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[2]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[2]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[1]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[1]                                     ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[0]                                     ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst[0]                                     ; out0             ;
; |alusys|dec2_4:24|inst                                                                     ; |alusys|dec2_4:24|inst                                                                     ; out0             ;
; |alusys|dec2_4:24|inst6                                                                    ; |alusys|dec2_4:24|inst6                                                                    ; out0             ;
; |alusys|dec2_4:24|inst7                                                                    ; |alusys|dec2_4:24|inst7                                                                    ; out0             ;
; |alusys|dec2_4:24|inst8                                                                    ; |alusys|dec2_4:24|inst8                                                                    ; out0             ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                 ; Output Port Name                                                                          ; Output Port Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |alusys|R0[7]                                                                             ; |alusys|R0[7]                                                                             ; pin_out          ;
; |alusys|R0[4]                                                                             ; |alusys|R0[4]                                                                             ; pin_out          ;
; |alusys|R0[1]                                                                             ; |alusys|R0[1]                                                                             ; pin_out          ;
; |alusys|An[1]                                                                             ; |alusys|An[1]                                                                             ; out              ;
; |alusys|Bn[1]                                                                             ; |alusys|Bn[1]                                                                             ; out              ;
; |alusys|IMM[4]                                                                            ; |alusys|IMM[4]                                                                            ; out              ;
; |alusys|IMM[1]                                                                            ; |alusys|IMM[1]                                                                            ; out              ;
; |alusys|Fn[0]                                                                             ; |alusys|Fn[0]                                                                             ; out              ;
; |alusys|Op[1]                                                                             ; |alusys|Op[1]                                                                             ; out              ;
; |alusys|R1[7]                                                                             ; |alusys|R1[7]                                                                             ; pin_out          ;
; |alusys|R1[6]                                                                             ; |alusys|R1[6]                                                                             ; pin_out          ;
; |alusys|R1[4]                                                                             ; |alusys|R1[4]                                                                             ; pin_out          ;
; |alusys|R1[0]                                                                             ; |alusys|R1[0]                                                                             ; pin_out          ;
; |alusys|R2[6]                                                                             ; |alusys|R2[6]                                                                             ; pin_out          ;
; |alusys|R2[5]                                                                             ; |alusys|R2[5]                                                                             ; pin_out          ;
; |alusys|R2[2]                                                                             ; |alusys|R2[2]                                                                             ; pin_out          ;
; |alusys|R3[7]                                                                             ; |alusys|R3[7]                                                                             ; pin_out          ;
; |alusys|R3[6]                                                                             ; |alusys|R3[6]                                                                             ; pin_out          ;
; |alusys|R3[5]                                                                             ; |alusys|R3[5]                                                                             ; pin_out          ;
; |alusys|R3[3]                                                                             ; |alusys|R3[3]                                                                             ; pin_out          ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[1]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[0]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[6]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[5]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[2]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[6]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[0]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[7]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[7]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[4]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[4]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[1]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[1]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[0]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[4]                                                  ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[4]                                                             ; |alusys|sel2g:SEL2_B|inst2[4]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[4]                                                             ; |alusys|sel2g:SEL2_B|inst1[4]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[1]                                                             ; |alusys|sel2g:SEL2_B|inst1[1]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst[7]                                                              ; |alusys|sel2g:SEL2_B|inst[7]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[4]                                                              ; |alusys|sel2g:SEL2_B|inst[4]                                                              ; out0             ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[7]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[7]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[5]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[5]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[3]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[3]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[5]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[5]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[2]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[2]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[7]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[7]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[4]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[4]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[0]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[0]                                                    ; regout           ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[3]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[6]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[5]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[6]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[0]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[7]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[7]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[4]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[4]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[4]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[4]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[3]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[2]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[1]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[0]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[4]                                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[7]                                                          ; |alusys|alucomb:ALUCOMB|inst5[7]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[4]                                                          ; |alusys|alucomb:ALUCOMB|inst5[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[4]                                                          ; |alusys|alucomb:ALUCOMB|inst6[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[4]                                                          ; |alusys|alucomb:ALUCOMB|inst7[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[6]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[6]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[5]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[5]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[3]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[3]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[2]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[2]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[1]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[1]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[0]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[0]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[0]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[4]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[4]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[5]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[5]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[3]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[3]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[2]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[2]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[5]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[5]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[4]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[4]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[2]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[2]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[1]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[1]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[0]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[0]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[6]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[6]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[6]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[6]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[2]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[2]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[1]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[1]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[7]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[7]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[4]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[4]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[4]                                           ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[4]                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|inst2            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|inst2            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[4]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[4]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[0]                                   ; out0             ;
; |alusys|regg:inst|lpm_ff:inst|dffs[7]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[7]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[4]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[4]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[1]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[1]                                                     ; regout           ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                 ; Output Port Name                                                                          ; Output Port Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |alusys|R0[7]                                                                             ; |alusys|R0[7]                                                                             ; pin_out          ;
; |alusys|R0[6]                                                                             ; |alusys|R0[6]                                                                             ; pin_out          ;
; |alusys|R0[5]                                                                             ; |alusys|R0[5]                                                                             ; pin_out          ;
; |alusys|R0[4]                                                                             ; |alusys|R0[4]                                                                             ; pin_out          ;
; |alusys|R0[3]                                                                             ; |alusys|R0[3]                                                                             ; pin_out          ;
; |alusys|R0[2]                                                                             ; |alusys|R0[2]                                                                             ; pin_out          ;
; |alusys|R0[1]                                                                             ; |alusys|R0[1]                                                                             ; pin_out          ;
; |alusys|R0[0]                                                                             ; |alusys|R0[0]                                                                             ; pin_out          ;
; |alusys|CLRN                                                                              ; |alusys|CLRN                                                                              ; out              ;
; |alusys|An[1]                                                                             ; |alusys|An[1]                                                                             ; out              ;
; |alusys|Bn[1]                                                                             ; |alusys|Bn[1]                                                                             ; out              ;
; |alusys|IMM[4]                                                                            ; |alusys|IMM[4]                                                                            ; out              ;
; |alusys|IMM[1]                                                                            ; |alusys|IMM[1]                                                                            ; out              ;
; |alusys|Fn[0]                                                                             ; |alusys|Fn[0]                                                                             ; out              ;
; |alusys|Op[1]                                                                             ; |alusys|Op[1]                                                                             ; out              ;
; |alusys|R1[7]                                                                             ; |alusys|R1[7]                                                                             ; pin_out          ;
; |alusys|R1[6]                                                                             ; |alusys|R1[6]                                                                             ; pin_out          ;
; |alusys|R1[5]                                                                             ; |alusys|R1[5]                                                                             ; pin_out          ;
; |alusys|R1[4]                                                                             ; |alusys|R1[4]                                                                             ; pin_out          ;
; |alusys|R1[3]                                                                             ; |alusys|R1[3]                                                                             ; pin_out          ;
; |alusys|R1[2]                                                                             ; |alusys|R1[2]                                                                             ; pin_out          ;
; |alusys|R1[1]                                                                             ; |alusys|R1[1]                                                                             ; pin_out          ;
; |alusys|R1[0]                                                                             ; |alusys|R1[0]                                                                             ; pin_out          ;
; |alusys|R2[7]                                                                             ; |alusys|R2[7]                                                                             ; pin_out          ;
; |alusys|R2[6]                                                                             ; |alusys|R2[6]                                                                             ; pin_out          ;
; |alusys|R2[5]                                                                             ; |alusys|R2[5]                                                                             ; pin_out          ;
; |alusys|R2[4]                                                                             ; |alusys|R2[4]                                                                             ; pin_out          ;
; |alusys|R2[3]                                                                             ; |alusys|R2[3]                                                                             ; pin_out          ;
; |alusys|R2[2]                                                                             ; |alusys|R2[2]                                                                             ; pin_out          ;
; |alusys|R2[1]                                                                             ; |alusys|R2[1]                                                                             ; pin_out          ;
; |alusys|R2[0]                                                                             ; |alusys|R2[0]                                                                             ; pin_out          ;
; |alusys|R3[7]                                                                             ; |alusys|R3[7]                                                                             ; pin_out          ;
; |alusys|R3[6]                                                                             ; |alusys|R3[6]                                                                             ; pin_out          ;
; |alusys|R3[5]                                                                             ; |alusys|R3[5]                                                                             ; pin_out          ;
; |alusys|R3[4]                                                                             ; |alusys|R3[4]                                                                             ; pin_out          ;
; |alusys|R3[3]                                                                             ; |alusys|R3[3]                                                                             ; pin_out          ;
; |alusys|R3[2]                                                                             ; |alusys|R3[2]                                                                             ; pin_out          ;
; |alusys|R3[1]                                                                             ; |alusys|R3[1]                                                                             ; pin_out          ;
; |alusys|R3[0]                                                                             ; |alusys|R3[0]                                                                             ; pin_out          ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[1]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[0]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst2[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[1]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[0]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[6]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[5]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[3]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[2]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[1]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[1]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[0]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst3|inst[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[5]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[3]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[2]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst2[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[6]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[0]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst|inst1[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[7]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[7]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[4]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[4]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst|inst[1]                                                   ; |alusys|sel4g:SEL4_B|sel2g:inst|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst2[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[7]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[6]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[5]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[4]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[3]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[2]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[1]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[0]                                                 ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[7]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[5]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[4]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[3]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[2]                                                  ; |alusys|sel4g:SEL4_B|sel2g:inst4|inst[2]                                                  ; out0             ;
; |alusys|sel2g:SEL2_B|inst2[4]                                                             ; |alusys|sel2g:SEL2_B|inst2[4]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[4]                                                             ; |alusys|sel2g:SEL2_B|inst1[4]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst1[1]                                                             ; |alusys|sel2g:SEL2_B|inst1[1]                                                             ; out0             ;
; |alusys|sel2g:SEL2_B|inst[7]                                                              ; |alusys|sel2g:SEL2_B|inst[7]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[5]                                                              ; |alusys|sel2g:SEL2_B|inst[5]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[4]                                                              ; |alusys|sel2g:SEL2_B|inst[4]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[3]                                                              ; |alusys|sel2g:SEL2_B|inst[3]                                                              ; out0             ;
; |alusys|sel2g:SEL2_B|inst[2]                                                              ; |alusys|sel2g:SEL2_B|inst[2]                                                              ; out0             ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[7]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[7]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[5]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[5]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[4]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[4]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[3]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[3]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[2]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[2]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[1]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[1]                                                    ; regout           ;
; |alusys|regg:inst7|lpm_ff:inst|dffs[0]                                                    ; |alusys|regg:inst7|lpm_ff:inst|dffs[0]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[7]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[7]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[5]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[5]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[4]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[4]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[3]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[3]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[2]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[2]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[1]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[1]                                                    ; regout           ;
; |alusys|regg:inst6|lpm_ff:inst|dffs[0]                                                    ; |alusys|regg:inst6|lpm_ff:inst|dffs[0]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[7]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[7]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[6]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[6]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[5]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[5]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[4]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[4]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[3]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[3]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[2]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[2]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[1]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[1]                                                    ; regout           ;
; |alusys|regg:inst5|lpm_ff:inst|dffs[0]                                                    ; |alusys|regg:inst5|lpm_ff:inst|dffs[0]                                                    ; regout           ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[3]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[6]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[5]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst3|inst[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[5]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[3]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst2[2]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[6]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[6]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[0]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst|inst1[0]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[7]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[7]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[4]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[4]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst|inst[1]                                                   ; |alusys|sel4g:SEL4_A|sel2g:inst|inst[1]                                                   ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[4]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[3]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[2]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst2[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[7]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[7]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[6]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[6]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[5]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[5]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[4]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[4]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[3]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[3]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[2]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[2]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[1]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[1]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[0]                                                 ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst1[0]                                                 ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[7]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[7]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[5]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[5]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[4]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[4]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[3]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[3]                                                  ; out0             ;
; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[2]                                                  ; |alusys|sel4g:SEL4_A|sel2g:inst4|inst[2]                                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[7]                                                          ; |alusys|alucomb:ALUCOMB|inst5[7]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst5[4]                                                          ; |alusys|alucomb:ALUCOMB|inst5[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[5]                                                          ; |alusys|alucomb:ALUCOMB|inst6[5]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[4]                                                          ; |alusys|alucomb:ALUCOMB|inst6[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[3]                                                          ; |alusys|alucomb:ALUCOMB|inst6[3]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst6[2]                                                          ; |alusys|alucomb:ALUCOMB|inst6[2]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|inst7[4]                                                          ; |alusys|alucomb:ALUCOMB|inst7[4]                                                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst2[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[6]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[6]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[5]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[5]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[3]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[3]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[2]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[2]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[1]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[1]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[0]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst1[0]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst3|inst[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst2[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst1[0]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[4]                                    ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst|inst[4]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst2[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[7]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[7]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[5]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[5]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[4]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[4]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[3]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[3]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[2]                                  ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst1[2]                                  ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:logic|sel2g:inst4|inst[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[4]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[4]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[2]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[2]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[1]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst2[1]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[5]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[5]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[4]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[4]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[2]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[2]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[1]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[1]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[0]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst1[0]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[6]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[6]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[2]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[2]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[1]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst3|inst[1]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[2]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst2[2]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[6]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[6]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[5]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[5]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[3]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[3]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[2]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[2]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[1]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst1[1]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[7]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[7]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[5]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[5]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[4]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[4]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[3]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[3]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[2]                          ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst|inst[2]                          ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[2]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst2[2]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[7]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[7]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[6]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[6]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[3]                        ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst1[3]                        ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[7]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[7]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[4]                         ; |alusys|alucomb:ALUCOMB|sh1c:shift|sel4g:inst|sel2g:inst4|inst[4]                         ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[4]                                           ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|inst[4]                                           ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst|hadd:inst1|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst|fadd:inst2|hadd:inst1|inst  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|inst2            ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|inst2            ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst   ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst   ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst2  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst|inst2  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst  ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst|hadd:inst1|inst  ; out0             ;
; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst ; |alusys|alucomb:ALUCOMB|addsub8:add/sub|add8:inst2|adder:inst1|fadd:inst1|hadd:inst1|inst ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst2[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[4]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst3|inst[4]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[7]                                    ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst|inst1[7]                                    ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[7]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[7]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[6]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[6]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[5]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[5]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[4]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[4]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[3]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[3]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[2]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[2]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[1]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[1]                                   ; out0             ;
; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[0]                                   ; |alusys|alucomb:ALUCOMB|sel4g:inst|sel2g:inst4|inst1[0]                                   ; out0             ;
; |alusys|regg:inst|lpm_ff:inst|dffs[7]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[7]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[6]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[6]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[5]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[5]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[4]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[4]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[3]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[3]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[2]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[2]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[1]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[1]                                                     ; regout           ;
; |alusys|regg:inst|lpm_ff:inst|dffs[0]                                                     ; |alusys|regg:inst|lpm_ff:inst|dffs[0]                                                     ; regout           ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 18 18:55:51 2025
Info: Command: quartus_sim --simulation_results_format=VWF arch -c arch
Info (324025): Using vector source file "E:/Project/FPGA/design/VWF/alusys_example.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      48.79 %
Info (328052): Number of transitions in simulation is 1281
Info (324045): Vector file arch.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4451 megabytes
    Info: Processing ended: Tue Mar 18 18:55:52 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


