// Seed: 1748093355
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge id_3) 1)
  else $unsigned(94);
  ;
  parameter id_4 = 1;
  assign module_0 = 1 ? id_1 : -1'b0;
  genvar id_5;
  initial begin : LABEL_0
    #1;
  end
  assign id_3 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    inout supply1 id_3,
    input tri id_4 id_11,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wor id_9
);
  assign id_9 = id_4;
  tri0 id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
