module fsm_module(
    input clk, // System clock
    input reset,
    input start, // flag valid data/activate the process
    
    // interface for keygenerator
    input key_ready, // flag valid roundkeys
    output reg [3:0] round_index_out,
    output reg finished
);

reg [2:0] current_state; // current state
reg [2:0] next_state; // next state

parameter [2:0] RESULT = 3'b011;
parameter [2:0] IDLE   = 3'b100;
parameter [2:0] INIT   = 3'b010;
parameter [2:0] LOAD1  = 3'b101;
parameter [2:0] LOAD2  = 3'b001;
parameter [2:0] MULT   = 3'b110;
parameter [2:0] SQR    = 3'b000;
parameter [2:0] DEAD   = 3'b111; // additional dead state

reg [3:0] round_index; // currently processed round
reg [3:0] next_round_index; // next round, index for keygenerate

always @(posedge clk, posedge reset) begin : clocked_FSM
    if (reset) begin
        current_state <= IDLE;
        round_index <= 0;
    end
    else begin
        current_state <= next_state;
        round_index <= next_round_index;
    end
end

always @(current_state, start) begin : gen_next_state
    case(current_state)
        IDLE: begin
            if (start)
                next_state = INIT;
            else
                next_state = IDLE;
        end
        INIT: next_state = LOAD1;
        LOAD1: next_state = LOAD2;
        LOAD2: next_state = MULT;
        MULT: next_state = SQR;
        SQR: begin
            if (round_index == 4'd10)
                next_state = RESULT;
            else
                next_state = MULT;
        end
        RESULT: next_state = IDLE;
        default: next_state = DEAD; // additional dead state
    endcase
end

always @(current_state) begin : com_output_assign
    finished = 1'b0;
    next_round_index = round_index;
    round_index_out = round_index;
    case(current_state)
        IDLE: next_round_index = 0;
        INIT: next_round_index = 0;
        LOAD1: next_round_index = 0;
        LOAD2: next_round_index = 0;
        SQR: next_round_index = round_index + 1'b1;
        RESULT: begin
            next_round_index = 0;
            finished = 1'b1;
        end
        default: begin end
    endcase
end

endmodule