// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x000 : Control signals
//         bit 0  - ap_start (Read/Write/COH)
//         bit 1  - ap_done (Read/COR)
//         bit 2  - ap_idle (Read)
//         bit 3  - ap_ready (Read)
//         bit 7  - auto_restart (Read/Write)
//         others - reserved
// 0x004 : Global Interrupt Enable Register
//         bit 0  - Global Interrupt Enable (Read/Write)
//         others - reserved
// 0x008 : IP Interrupt Enable Register (Read/Write)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x00c : IP Interrupt Status Register (Read/TOW)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x200 ~
// 0x3ff : Memory 'regs_V' (128 * 32b)
//         Word n : bit [31:0] - regs_V[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCTRLLOOP_CTRL_ADDR_AP_CTRL     0x000
#define XCTRLLOOP_CTRL_ADDR_GIE         0x004
#define XCTRLLOOP_CTRL_ADDR_IER         0x008
#define XCTRLLOOP_CTRL_ADDR_ISR         0x00c
#define XCTRLLOOP_CTRL_ADDR_REGS_V_BASE 0x200
#define XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH 0x3ff
#define XCTRLLOOP_CTRL_WIDTH_REGS_V     32
#define XCTRLLOOP_CTRL_DEPTH_REGS_V     128

