/*
 * Copyright 2013 Timesys
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6dl.dtsi"

/ {
        model = "Leica i.MX6 DualLite Skyline Board";
        compatible = "fsl,imx6dl-skyline", "fsl,imx6dl";

	aliases {
		mxcfb0 = &mxcfb1;
	};

	regulators {
		compatible = "simple-bus";

		vcore_reg: vcore {
			compatible = "regulator-fixed";
			regulator-name = "vcore";
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
		};

        reg_2p5v: 2p5v {
                compatible = "regulator-fixed";
                regulator-name = "2P5V";
                regulator-min-microvolt = <2500000>;
                regulator-max-microvolt = <2500000>;
                regulator-always-on;
        };

        reg_3p3v: 3p3v {
                compatible = "regulator-fixed";
                regulator-name = "3P3V";
                regulator-min-microvolt = <3300000>;
                regulator-max-microvolt = <3300000>;
                regulator-always-on;
        };

        reg_1p8v: 1p8v {
                compatible = "regulator-fixed";
                regulator-name = "1P8V";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-always-on;
        };

        reg_1p2v: 1p2v {
                compatible = "regulator-fixed";
                regulator-name = "1P2V";
                regulator-min-microvolt = <1200000>;
                regulator-max-microvolt = <1200000>;
                regulator-always-on;
        };

        reg_usb_otg_vbus: usb_otg_vbus {
            compatible = "regulator-fixed";
            regulator-name = "usb_otg_vbus";
            regulator-min-microvolt = <5000000>;
            regulator-max-microvolt = <5000000>;
            gpio = <&gpio4 15 0>;
            enable-active-high;
        };
	};

    sound {
            compatible = "fsl,imx6dl-skyline-sgtl5000",
                         "fsl,imx-audio-sgtl5000";
            model = "imx6dl-sgtl5000";
            ssi-controller = <&ssi1>;
            audio-codec = <&codec>;
            audio-routing =
                    "MIC_IN", "Mic Jack",
                    "Mic Jack", "Mic Bias",
                    "Headphone Jack", "HP_OUT";
            mux-int-port = <1>;
            mux-ext-port = <3>;
    };

	mxcfb1: fb@0 {
            compatible = "fsl,mxc_sdc_fb";
            disp_dev = "lcd";
            interface_pix_fmt = "RGB24";
            mode_str ="CLAA-WVGA";
            default_bpp = <24>;
            int_clk = <0>;
            late_init = <0>;
            status = "disabled";
	};

	lcd@0 {
            compatible = "fsl,lcd";
            ipu_id = <0>;
            disp_id = <0>;
            default_ifmt = "RGB24";
            pinctrl-names = "default";
            pinctrl-0 = <&pinctrl_ipu1>;

            status = "okay";
	};

     dvi_ctrl {
        lcd-pwr-gpio = <&gpio6 4 0>;
        dvi-pwr-gpio = <&gpio5 18 1>;
        dvi-detect-gpio = <&gpio5 21 0>;
        dvi-reset-gpio = <&gpio4 20 0>;
        dvi-ddc-i2c-gpio = <&gpio6 5 0>;
     };
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	pu-supply = <&reg_pu>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1>;
	status = "okay";

	eth2: ks8851@0 {
		compatible = "micrel,ks8851";
		reg = <0>;
        reset-gpios = <&gpio1 0 0>;
		spi-max-frequency = <24000000>;

		interrupt-parent = <&gpio1>;
		interrupts = <4 1>;
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 29 0>, <&gpio3 25 0>;
	pinctrl-names = "default";
	status = "disabled";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "mii";
    phy-reset-gpios = <&gpio3 23 0>;
    phy-reset-duration = <200>;
    fsl,magic-packet;
	status = "okay";

#if 0
    mdio: mdio@0 {
        #address-cells = <1>;
        #size-cells = <0>;
    };
#endif

#if 0
	/*#address-cells = <0>;*/
	/*#size-cells = <1>;*/
	phy_int {
		reg = <0x6>;
		interrupt-parent = <&gpio5>;
		interrupts = <30 IRQ_TYPE_LEVEL_LOW>;
	};
#endif

#if 0
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@1 {
			reg = <1>;
		};

		ethphy2: ethernet-phy@2 {
			reg = <2>;
		};
	};
#endif
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	pu-supply = <&reg_pu>;
};

&gpu {
	pu-supply = <&reg_pu>;
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;
	status = "okay";

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				/*regulator-min-microvolt = <400000>;*/
				/*regulator-max-microvolt = <1975000>;*/
				regulator-min-microvolt = <1350000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				/*regulator-min-microvolt = <400000>;*/
				/*regulator-max-microvolt = <1975000>;*/
				regulator-min-microvolt = <1350000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

    codec: sgtl5000@0a {
            compatible = "fsl,sgtl5000";
            reg = <0x0a>;
            clocks = <&clks 201>;
            VDDA-supply = <&reg_3p3v>;
            VDDIO-supply = <&reg_3p3v>;
            VDDD-supply = <&reg_1p2v>;
    };
};

&i2c3 {
    clock-frequency = <100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c3_2>;
    status = "okay";

    pcf8523@68 {
            compatible = "nxp,pcf8523";
            reg = <0x68>;
    };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

    skyline {
		pinctrl_hog: hoggrp-1 {
			fsl,pins = <
                        /* CCM_CLK01 for audio codec sgtl5000 */
                        MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1   0x80000000

                        /* WDOG 1 */
                        MX6QDL_PAD_GPIO_9__WDOG1_B 0x80000000

                        /* ??? */
                        MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K 0x130b0

                        /* spi 1 cs */
                        MX6QDL_PAD_EIM_D19__GPIO3_IO19  0x80000000
                        /* spi 2 cs */
                        /*MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 0x80000000*/
                        /*MX6QDL_PAD_EIM_D25__GPIO3_IO25    0x80000000*/

                        /* USB OTG power pin */
                        MX6QDL_PAD_KEY_COL4__USB_OTG_OC  0x80000000
                        /* USB OTG ï¼š HOST MODE */
                        /*MX6QDL_PAD_GPIO_7__USB_OTG_HOST_MODE  0x80000000*/
                        MX6QDL_PAD_EIM_D30__USB_H1_OC    0x80000000

                        /* USB OTG PWR ENABLE*/
                        /*MX6QDL_PAD_KEY_ROW4__GPIO4_IO15  0x80000000*/
                        MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR 0x80000000

                        /* GPIO  1 */
                        /* ETH_SPI_RST */
                        MX6QDL_PAD_GPIO_0__GPIO1_IO00   0x80000000
                        /* ETH_SPI_PME */
                        MX6QDL_PAD_GPIO_2__GPIO1_IO02   0x80000000
                        /* ETH_SPI_INTRN */
                        MX6QDL_PAD_GPIO_4__GPIO1_IO04   0x80000000
                        /* rtc irq  */
                        MX6QDL_PAD_GPIO_5__GPIO1_IO05   0x80000000
                        /*MX6QDL_PAD_GPIO_7__GPIO1_IO07   0x80000000 *
                        MX6QDL_PAD_SD1_DAT2__GPIO1_IO19   0x80000000
                        MX6QDL_PAD_SD1_CLK__GPIO1_IO20   0x80000000

                        /* GPIO  2 */
                        /*  SOFT SWITCH LED2 */
                        MX6QDL_PAD_EIM_OE__GPIO2_IO25   0x80000000

                        /* GPIO  3 */
                        MX6QDL_PAD_EIM_D20__GPIO3_IO20   0x80000000
                        /* ETH_RSTN */
                        MX6QDL_PAD_EIM_D23__GPIO3_IO23   0x80000000

                        /* GPIO  4 */
                        /*  SOFT SWITCH LED1 */
                        MX6QDL_PAD_KEY_COL1__GPIO4_IO08  0x80000000
                        /* speaker shutdown */
                        MX6QDL_PAD_KEY_ROW3__GPIO4_IO13  0x80000000
                        MX6QDL_PAD_KEY_COL4__GPIO4_IO14  0x80000000
                        /*MX6QDL_PAD_DI0_PIN4__GPIO4_IO20  0x80000000*/

                        /* GPIO  5 */
                        /* dvi power control */
                        MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18   0x80000000
                        MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20  0x80000000
                        /* dvi detect */
                        MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x80000000
                        /* ENET irq */
                        MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30    0x80000000

                        /* GPIO  6 */
                        /* LCD_PWR_CONTROL */
                        MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04   0x40013070
                        /* DVI_DDC_I2C_ENABLE */
                        MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05   0x80000000
                        /* emmc: SD4 RESET */
                        MX6QDL_PAD_NANDF_CLE__GPIO6_IO07    0x80000000
                        MX6QDL_PAD_NANDF_ALE__GPIO6_IO08    0x80000000
                        MX6QDL_PAD_NANDF_CS2__GPIO6_IO15    0x80000000
                        /* PMIC irq b */
                        MX6QDL_PAD_SD3_DAT7__GPIO6_IO17     0x80000000
                        /* SOFT SWITCH */
                        MX6QDL_PAD_SD3_DAT6__GPIO6_IO18     0x80000000
                        MX6QDL_PAD_EIM_BCLK__GPIO6_IO31     0x80000000

                        /* GPIO  7 */
                        /* POWER_GOOD */
                        MX6QDL_PAD_SD3_DAT5__GPIO7_IO00    0x80000000
                        MX6QDL_PAD_SD3_DAT4__GPIO7_IO01    0x80000000
                        /* CAN1 lbk */
                        MX6QDL_PAD_SD3_DAT2__GPIO7_IO06    0x80000000
                        /* SD2_DETECTï¼š SD3_DATA3(B15) */
                        MX6QDL_PAD_SD3_DAT3__GPIO7_IO07    0x80000000
                        MX6QDL_PAD_GPIO_17__GPIO7_IO12     0x80000000

			>;
		};

		pinctrl_flexcan1_4: flexcan1grp-4 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX 0x80000000
			>;
		};

        pinctrl_ecspi2_2: ecspi2grp-2 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x80000000
                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
            >;
        };

		pinctrl_usbotg_3: usbotggrp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
#define GP_USBOTG_HUB_RESET	<&gpio1 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x0b0b0
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				/*MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000*/
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC              0x1b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO            0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0        0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1        0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER          0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN          0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0        0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1        0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN         0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK       0x1b0b0
				MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3         0x1b0b0
				MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3         0x1b0b0
				MX6QDL_PAD_KEY_ROW1__ENET_COL              0x1b0b0
				MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2         0x1b0b0
				MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2         0x1b0b0
				MX6QDL_PAD_KEY_COL3__ENET_CRS              0x1b0b0
				MX6QDL_PAD_GPIO_18__ENET_RX_CLK            0x1b0b0
				MX6QDL_PAD_GPIO_19__ENET_TX_ER             0x1b0b0
			>;
		};
    };
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

/* UART 2 is the debug/console port */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	status = "okay";
};

&usbh1 {
    phy_type = "utmi";
    dr_mode = "host";
    status = "okay";
};

&usbotg {
    vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_3>;
	reset-gpios = GP_USBOTG_HUB_RESET;
    phy_type = "utmi";
    dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2_2>;
        cd-gpios = <&gpio7 7 0>;
        vmmc-supply = <&reg_3p3v>;
        bus-width = <4>;
        no-1-8-v;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "okay";
};

&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4_1>;
        vmmc-supply = <&reg_3p3v>;
        bus-width = <8>;
        non-removable;
        no-1-8-v;
        keep-power-in-suspend;
        status = "okay";
};

&vpu {
	pu-supply = <&reg_pu>;
};

/*
 * CAN1 is connected to the expansion port.
 * 
 */
&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1_4>;
        trx-en-gpio = <&gpio7 6 0>;
        trx-stby-gpio = <&gpio7 6 0>;
	    status = "okay";
};

&mxcfb1 {
	    status = "okay";
};
