<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1100" height="800" x="91" y="56" />
 <generation
   greybox="0"
   simulation="NONE"
   path="C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/MMIO/"
   block_symbol_file="1" />
 <hdlexample language="VERILOG" />
</preferences>
