$date
	Sat Jun  1 22:06:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 5 # q [4:0] $end
$var reg 5 $ d [4:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 5 % d_reg [4:0] $end
$var reg 5 & q_reg [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
b1 $
b0 #
1"
b0 !
$end
#10
0"
#20
b10 $
b10 %
b1 !
b1 #
b1 &
1"
#30
0"
#40
b10 !
b10 #
b10 &
b11 $
b11 %
1"
#50
0"
#60
b100 $
b100 %
b11 !
b11 #
b11 &
1"
#70
0"
#80
b100 !
b100 #
b100 &
b101 $
b101 %
1"
#90
0"
#100
b110 $
b110 %
b101 !
b101 #
b101 &
1"
#110
0"
#120
b110 !
b110 #
b110 &
b111 $
b111 %
1"
