<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.h' l='40' type='void llvm::DecodeMOVHLPSMask(unsigned int NElts, SmallVectorImpl&lt;int&gt; &amp; ShuffleMask)'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='746' u='c' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.h' l='38'>/// Decode a MOVHLPS instruction as a v2f64/v4f32 shuffle mask.
/// i.e. &lt;3,1&gt; or &lt;6,7,2,3&gt;</doc>
<def f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.cpp' l='59' ll='65' type='void llvm::DecodeMOVHLPSMask(unsigned int NElts, SmallVectorImpl&lt;int&gt; &amp; ShuffleMask)'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.cpp' l='58'>// &lt;3,1&gt; or &lt;6,7,2,3&gt;</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7001' u='c' c='_ZL20getTargetShuffleMaskPN4llvm6SDNodeENS_3MVTEbRNS_15SmallVectorImplINS_7SDValueEEERNS3_IiEERb'/>
