============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:24:11 pm
  Module:                 ms_es_ordered_cas_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[2]/CLK                                0             0 R 
      countval_reg[2]/Q      DFFSR             1  1.5   10  +109     109 R 
      drc_bufs105/A                                           +0     109   
      drc_bufs105/Y          BUFX2             4 11.7   29   +47     156 R 
    ctr/countval[2] 
    g228/A                                                    +0     156   
    g228/Y                   INVX1             1  2.3   11   +21     177 F 
    g223/A                                                    +0     177   
    g223/Y                   OR2X1             2  4.7   16   +45     222 F 
    g222/C                                                    +0     222   
    g222/Y                   NAND3X1           1  1.5   34   +29     251 R 
    drc_bufs233/A                                             +0     251   
    drc_bufs233/Y            BUFX2             1  2.0    8   +34     286 R 
    g219/C                                                    +0     286   
    g219/Y                   OAI21X1           1  2.7    3   +14     299 F 
    g218/A                                                    +0     299   
    g218/Y                   AOI22X1           1  1.5   44   +43     342 R 
    drc_bufs234/A                                             +0     342   
    drc_bufs234/Y            BUFX2             2  3.6   14   +38     380 R 
    drc_bufs230/A                                             +0     380   
    drc_bufs230/Y            INVX1             2  3.6   16   +20     400 F 
  genblk1[0].genblk1.sng/sn_out[1] 
  g168/B                                                      +0     400   
  g168/Y                     AND2X1            2  3.7   21   +47     447 F 
  g157/B                                                      +0     447   
  g157/Y                     AND2X1            1  8.8   35   +58     505 F 
  genblk2.stoch2bin/data_in[6] 
    par_ctr/a[6] 
      p0/a[2] 
        fa0/b 
          g2/B                                                +0     505   
          g2/YS              FAX1              1  3.4   12   +88     593 F 
        fa0/s 
        ha0/b 
          g17/B                                               +0     593   
          g17/YC             HAX1              1  3.4   20   +48     641 F 
        ha0/cout 
        ha1/a 
          g17/B                                               +0     641   
          g17/YS             HAX1              1 12.7   65   +82     723 R 
        ha1/s 
      p0/y[1] 
      g167/A                                                  +0     723   
      g167/YS                FAX1              2 10.2   31  +106     828 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g829/C                                                  +0     828   
      g829/YC                FAX1              1  7.1   29   +82     910 F 
      g825/C                                                  +0     910   
      g825/YC                FAX1              1  7.1   29   +82     992 F 
      g821/C                                                  +0     992   
      g821/YC                FAX1              1  7.1   29   +82    1073 F 
      g817/C                                                  +0    1073   
      g817/YC                FAX1              1  7.1   26   +82    1155 F 
      g813/C                                                  +0    1155   
      g813/YC                FAX1              1  7.1   27   +81    1236 F 
      g809/C                                                  +0    1236   
      g809/YC                FAX1              1  7.1   27   +81    1317 F 
      g805/C                                                  +0    1317   
      g805/YC                FAX1              1  7.1   27   +81    1398 F 
      g801/C                                                  +0    1398   
      g801/YC                FAX1              1  7.1   27   +81    1480 F 
      g797/C                                                  +0    1480   
      g797/YC                FAX1              1  7.1   27   +81    1561 F 
      g793/C                                                  +0    1561   
      g793/YC                FAX1              1 10.9   37   +89    1650 F 
      g2/A                                                    +0    1650   
      g2/YS                  FAX1              1  2.8   21   +84    1734 R 
      g787/A                                                  +0    1734   
      g787/Y                 MUX2X1            1  1.5   21   +23    1756 F 
      g786/A                                                  +0    1756   
      g786/Y                 INVX1             1  2.0    0    +4    1760 R 
      countval_reg[11]/D     DFFSR                            +0    1760   
      countval_reg[11]/CLK   setup                       0   +70    1831 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3119ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
