#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  3 13:59:55 2021
# Process ID: 21300
# Current directory: C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22516 C:\Users\ADAM\Desktop\ENEL373 Digital Electronics and Devices\CalculatorProject\CalculatorProject\CalculatorProject.xpr
# Log file: C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/vivado.log
# Journal file: C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 714.277 ; gain = 92.359
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\ADAM\Desktop\ENEL373 Digital Electronics and Devices\CalculatorProject\CalculatorProject\CalculatorProject.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 824.734 ; gain = 5.070
update_compile_order -fileset sources_1
generate_target all [get_files  {{C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/design_1.bd}}]
Wrote  : <C:\Users\ADAM\Desktop\ENEL373 Digital Electronics and Devices\CalculatorProject\CalculatorProject\CalculatorProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/design_1.bd}}]
export_simulation -of_objects [get_files {{C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.ip_user_files} -ipstatic_source_dir {C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.cache/compile_simlib/modelsim} {questa=C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.cache/compile_simlib/questa} {riviera=C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.cache/compile_simlib/riviera} {activehdl=C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: CalculatorProject
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.391 ; gain = 216.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CalculatorProject' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:37]
INFO: [Synth 8-3491] module 'clkDivider' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider.vhd:36' bound to instance 'CPU_CLOCK' of component 'clkDivider' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:152]
INFO: [Synth 8-638] synthesizing module 'clkDivider' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider.vhd:41]
WARNING: [Synth 8-614] signal 'CLKvalue' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'clkDivider' (1#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider.vhd:41]
INFO: [Synth 8-3491] module 'SwitchFormat' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/SwitchFormat.vhd:34' bound to instance 'FORMAT_SWITCH_INPUT_FOR_BUS' of component 'SwitchFormat' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:154]
INFO: [Synth 8-638] synthesizing module 'SwitchFormat' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/SwitchFormat.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SwitchFormat' (2#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/SwitchFormat.vhd:39]
INFO: [Synth 8-3491] module 'TriBuffer28' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/TriBuffer28.vhd:34' bound to instance 'TRIBUFFER_FOR_SWITCHES' of component 'TriBuffer28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:155]
INFO: [Synth 8-638] synthesizing module 'TriBuffer28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/TriBuffer28.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TriBuffer28' (3#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/TriBuffer28.vhd:40]
INFO: [Synth 8-3491] module 'StateMachine' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/StateMachine.vhd:32' bound to instance 'STATE_MACHINE' of component 'StateMachine' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:160]
INFO: [Synth 8-638] synthesizing module 'StateMachine' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/StateMachine.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'StateMachine' (4#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/StateMachine.vhd:44]
INFO: [Synth 8-3491] module 'Register28' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/Register28.vhd:34' bound to instance 'ALU_ACCUMULATOR' of component 'Register28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Register28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/Register28.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Register28' (5#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/Register28.vhd:41]
INFO: [Synth 8-3491] module 'ALU28' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:35' bound to instance 'ALU' of component 'ALU28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:172]
INFO: [Synth 8-638] synthesizing module 'ALU28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:43]
WARNING: [Synth 8-614] signal 'InputA' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:50]
WARNING: [Synth 8-614] signal 'ResetError' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:50]
WARNING: [Synth 8-614] signal 'OpCode' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:50]
WARNING: [Synth 8-614] signal 'DataA' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:50]
WARNING: [Synth 8-614] signal 'DataB' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ALU28' (6#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/ALU28.vhd:43]
INFO: [Synth 8-3491] module 'Register28' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/Register28.vhd:34' bound to instance 'ALU_OUTPUT_READ' of component 'Register28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:173]
INFO: [Synth 8-3491] module 'TriBuffer28' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/TriBuffer28.vhd:34' bound to instance 'ALU_OUTPUT_WRITE' of component 'TriBuffer28' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:174]
INFO: [Synth 8-3491] module 'bit12binToBCD' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:36' bound to instance 'PROCESS_BUS_DATA' of component 'bit12binToBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:177]
INFO: [Synth 8-638] synthesizing module 'bit12binToBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:42]
INFO: [Synth 8-3491] module 'checkNeg' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/checkNeg.vhd:36' bound to instance 'CHECK_IF_DATA_NEGATIVE' of component 'checkNeg' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:78]
INFO: [Synth 8-638] synthesizing module 'checkNeg' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/checkNeg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'checkNeg' (7#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/checkNeg.vhd:42]
INFO: [Synth 8-3491] module 'doubleDabble' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/doubleDabble.vhd:36' bound to instance 'PROCESS_BINARY_DATA' of component 'doubleDabble' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:79]
INFO: [Synth 8-638] synthesizing module 'doubleDabble' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/doubleDabble.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'doubleDabble' (8#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/doubleDabble.vhd:41]
INFO: [Synth 8-3491] module 'completeBCD' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/completeBCD.vhd:34' bound to instance 'FIT_NEGATIVE' of component 'completeBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:80]
INFO: [Synth 8-638] synthesizing module 'completeBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/completeBCD.vhd:40]
WARNING: [Synth 8-614] signal 'NegBCD' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/completeBCD.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'completeBCD' (9#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/completeBCD.vhd:40]
INFO: [Synth 8-3491] module 'OutputBCD' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/OutputBCD.vhd:34' bound to instance 'SEND_BCD_FINAL' of component 'OutputBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:81]
INFO: [Synth 8-638] synthesizing module 'OutputBCD' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/OutputBCD.vhd:41]
WARNING: [Synth 8-614] signal 'OpCode' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/OutputBCD.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'OutputBCD' (10#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/OutputBCD.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bit12binToBCD' (11#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/bit12binToBCD.vhd:42]
INFO: [Synth 8-3491] module 'clkDivider7Seg' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider7Seg.vhd:35' bound to instance 'SET_SEGMENT_FREQUENCY' of component 'clkDivider7Seg' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:178]
INFO: [Synth 8-638] synthesizing module 'clkDivider7Seg' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider7Seg.vhd:40]
WARNING: [Synth 8-614] signal 'CLKvalue' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider7Seg.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'clkDivider7Seg' (12#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/clkDivider7Seg.vhd:40]
INFO: [Synth 8-3491] module 'shiftRegister3Segs' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/shiftRegister3Segs.vhd:36' bound to instance 'SHIFT_SEGMENT_DISPLAYED' of component 'shiftRegister3Segs' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:179]
INFO: [Synth 8-638] synthesizing module 'shiftRegister3Segs' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/shiftRegister3Segs.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'shiftRegister3Segs' (13#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/shiftRegister3Segs.vhd:41]
INFO: [Synth 8-3491] module 'bcdSelect' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/bcdSelect.vhd:36' bound to instance 'SELECT_4_BIT_FROM_32_BIT' of component 'bcdSelect' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:180]
INFO: [Synth 8-638] synthesizing module 'bcdSelect' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/bcdSelect.vhd:42]
WARNING: [Synth 8-614] signal 'bcdFiller' is read in the process but is not in the sensitivity list [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/bcdSelect.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'bcdSelect' (14#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/Sources/bcdSelect.vhd:42]
INFO: [Synth 8-3491] module 'bcdToSeg7' declared at 'C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/imports/Sources/bcdToSeg7.vhd:27' bound to instance 'DISPLAY_4_BIT' of component 'bcdToSeg7' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:181]
INFO: [Synth 8-638] synthesizing module 'bcdToSeg7' [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/imports/Sources/bcdToSeg7.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'bcdToSeg7' (15#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/imports/Sources/bcdToSeg7.vhd:32]
WARNING: [Synth 8-3848] Net LED in module/entity CalculatorProject does not have driver. [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'CalculatorProject' (16#1) [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/sources_1/new/CalculatorProject.vhd:37]
WARNING: [Synth 8-3331] design ALU28 has unconnected port InputA[27]
WARNING: [Synth 8-3331] design ALU28 has unconnected port InputA[26]
WARNING: [Synth 8-3331] design ALU28 has unconnected port InputA[25]
WARNING: [Synth 8-3331] design ALU28 has unconnected port InputA[24]
WARNING: [Synth 8-3331] design CalculatorProject has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.051 ; gain = 281.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.965 ; gain = 304.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.965 ; gain = 304.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1426.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/constrs_1/imports/Constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ADAM/Desktop/ENEL373 Digital Electronics and Devices/CalculatorProject/CalculatorProject/CalculatorProject.srcs/constrs_1/imports/Constraints/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.277 ; gain = 451.363
53 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1574.277 ; gain = 625.848
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  3 19:18:04 2021...
