$date
	Fri Feb 18 17:04:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vdfsm_tb $end
$var wire 4 ! speed [3:0] $end
$var reg 2 " LR [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 2 % LR [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 4 & speed [3:0] $end
$var reg 2 ' next_state [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1000 &
b0 %
1$
1#
b0 "
b1000 !
$end
#2000
0$
#4000
b1 '
b1 "
b1 %
#5000
0#
#10000
b100 !
b100 &
b10 '
b1 (
1#
#15000
0#
#20000
b10 !
b10 &
b11 '
b10 (
1#
#25000
0#
#30000
b1 !
b1 &
b0 '
b11 (
1#
#35000
0#
#40000
b1000 !
b1000 &
b1 '
b0 (
1#
#44000
b11 '
b10 "
b10 %
#45000
0#
#50000
b1 !
b1 &
b10 '
b11 (
1#
#55000
0#
#60000
b10 !
b10 &
b1 '
b10 (
1#
#64000
b11 '
b1 "
b1 %
#65000
0#
#70000
b1 !
b1 &
b0 '
b11 (
1#
#74000
b10 '
b10 "
b10 %
#75000
0#
#80000
b10 !
b10 &
b1 '
b10 (
1#
#84000
b11 '
b1 "
b1 %
#85000
0#
#90000
b1 !
b1 &
b0 '
b11 (
1#
#95000
0#
#100000
b1000 !
b1000 &
b1 '
b0 (
1#
#105000
0#
#110000
b100 !
b100 &
b10 '
b1 (
1#
#114000
b0 '
b10 "
b10 %
#115000
0#
#120000
b1000 !
b1000 &
b11 '
b0 (
1#
#124000
