==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'proj1_hls/obj_detector.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'flatten_label7' (proj1_hls/obj_detector.cpp:124) in function 'flatten' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'maxpool_label6' (proj1_hls/obj_detector.cpp:95) in function 'maxpool' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'convolve_label5' (proj1_hls/obj_detector.cpp:59) in function 'convolve' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (proj1_hls/obj_detector.cpp:125) in function 'flatten' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (proj1_hls/obj_detector.cpp:126) in function 'flatten' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (proj1_hls/obj_detector.cpp:96) in function 'maxpool' completely.
@I [XFORM-501] Unrolling loop 'convolve_label4' (proj1_hls/obj_detector.cpp:60) in function 'convolve' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (proj1_hls/obj_detector.cpp:62) in function 'convolve' completely.
@I [XFORM-501] Unrolling loop 'convolve_label3' (proj1_hls/obj_detector.cpp:66) in function 'convolve' completely.
@I [XFORM-102] Automatically partitioning small array 'cost' (proj1_hls/obj_detector.cpp:18) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'temp' (proj1_hls/obj_detector.cpp:143) completely based on array size.
@I [XFORM-101] Partitioning array 'cost' (proj1_hls/obj_detector.cpp:18) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'temp' (proj1_hls/obj_detector.cpp:143) in dimension 1 completely.
@I [XFORM-102] Partitioning array 's2' (proj1_hls/obj_detector.cpp:16) in dimension 3 automatically.
@I [HLS-111] Elapsed time: 37.807 seconds; current memory usage: 153 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'obj_detector' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_convolve' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'convolve_label5'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_load_1', proj1_hls/obj_detector.cpp:70) on array 'A' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 140, Depth: 166.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 10.781 seconds; current memory usage: 174 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_convolve' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] After resource sharing, estimated clock period (11.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@I [BIND-100] The critical path consists of the following:
	'load' operation ('A_load', proj1_hls/obj_detector.cpp:65) on array 'A' (2.71 ns)
	'fmul' operation ('temp', proj1_hls/obj_detector.cpp:65) (8.35 ns)
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 3.027 seconds; current memory usage: 174 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_ReLU' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.536 seconds; current memory usage: 176 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_ReLU' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.27 seconds; current memory usage: 176 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_maxpool' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'maxpool_label6'.
@W [SCHED-69] Unable to schedule 'load' operation ('inp_load_4', proj1_hls/obj_detector.cpp:97) on array 'inp' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 24, Depth: 27.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.949 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_maxpool' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.903 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_flatten' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'flatten_label7'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (proj1_hls/obj_detector.cpp:127) of variable 'inp_4_load_1', proj1_hls/obj_detector.cpp:127 on array 'out_r' and 'store' operation (proj1_hls/obj_detector.cpp:127) of variable 'inp_0_load', proj1_hls/obj_detector.cpp:127 on array 'out_r'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'store' operation (proj1_hls/obj_detector.cpp:127) of variable 'inp_0_load_2', proj1_hls/obj_detector.cpp:127 on array 'out_r' and 'store' operation (proj1_hls/obj_detector.cpp:127) of variable 'inp_0_load', proj1_hls/obj_detector.cpp:127 on array 'out_r'.
@W [SCHED-69] Unable to schedule 'store' operation (proj1_hls/obj_detector.cpp:127) of variable 'inp_0_load', proj1_hls/obj_detector.cpp:127 on array 'out_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 72, Depth: 73.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 27.662 seconds; current memory usage: 197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_flatten' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.88 seconds; current memory usage: 199 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_FCL' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'FCL_label8'.
@W [SCHED-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136) and 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136).
@W [SCHED-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136) and 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136).
@W [SCHED-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136) and 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136).
@W [SCHED-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136) and 'fadd' operation ('out', proj1_hls/obj_detector.cpp:136).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 10.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.74 seconds; current memory usage: 199 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_FCL' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.362 seconds; current memory usage: 199 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector_softmax' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 200 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector_softmax' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.316 seconds; current memory usage: 200 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'obj_detector' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.254 seconds; current memory usage: 200 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'obj_detector' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.766 seconds; current memory usage: 200 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_convolve' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'obj_detector_convolve/A_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector_convolve/A_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector_convolve/B_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector_convolve/B_Din_A' to 0.
@I [RTGEN-100] Generating core module 'obj_detector_fadd_32ns_32ns_32_5_full_dsp': 5 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fmul_32ns_32ns_32_4_max_dsp': 5 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_convolve'.
@I [HLS-111] Elapsed time: 3.948 seconds; current memory usage: 200 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_ReLU' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'obj_detector_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_ReLU'.
@I [HLS-111] Elapsed time: 7.927 seconds; current memory usage: 203 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_maxpool' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'obj_detector_fcmp_32ns_32ns_1_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_maxpool'.
@I [HLS-111] Elapsed time: 0.839 seconds; current memory usage: 206 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_flatten' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_flatten'.
@I [HLS-111] Elapsed time: 4.134 seconds; current memory usage: 212 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_FCL' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'obj_detector_FCL/W_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector_FCL/W_Din_A' to 0.
@I [RTGEN-100] Generating core module 'obj_detector_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_FCL'.
@I [HLS-111] Elapsed time: 3.212 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector_softmax' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'obj_detector_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fpext_32ns_64_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'obj_detector_fptrunc_64ns_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'obj_detector_softmax'.
@I [HLS-111] Elapsed time: 0.385 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'obj_detector' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'obj_detector/A' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'obj_detector/W0' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'obj_detector/W1' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'obj_detector/res' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'obj_detector' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Setting dangling out port 'obj_detector/A_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector/A_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector/W0_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector/W0_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector/W1_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'obj_detector/W1_Din_A' to 0.
@I [RTGEN-100] Finished creating RTL model for 'obj_detector'.
@I [HLS-111] Elapsed time: 0.664 seconds; current memory usage: 215 MB.
@I [RTMG-278] Implementing memory 'obj_detector_s0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'obj_detector_s1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'obj_detector_s2_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'obj_detector_s3_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'obj_detector'.
@I [WVHDL-304] Generating RTL VHDL for 'obj_detector'.
@I [WVLOG-307] Generating RTL Verilog for 'obj_detector'.
@I [HLS-112] Total elapsed time: 113.628 seconds; peak memory usage: 215 MB.
@I [LIC-101] Checked in feature [HLS]
