$date
	Sun Oct 23 07:02:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#298627
b1 !
1"
#298630
b1 &
b1 %
1$
#298631
0"
#298634
1#
#298638
b0 &
0#
b0 %
0$
#1258270
b1100 &
b1100 %
1$
b1100 !
1"
#1258271
0"
#1258274
b110 &
b110 %
#1258278
b11 &
b11 %
#1258282
b1010 &
b1010 %
#1258286
b101 &
b101 %
#1258290
b10000 &
b10000 %
#1258294
b1000 &
b1000 %
#1258298
b100 &
b100 %
#1258302
b10 &
b10 %
#1258306
b1 &
b1 %
1#
#1258310
b0 &
0#
b0 %
0$
#2296605
b10100 !
1"
#2296606
b10100 &
b10100 %
1$
#2296607
0"
#2296610
b1010 &
b1010 %
#2296614
b101 &
b101 %
#2296618
b10000 &
b10000 %
#2296622
b1000 &
b1000 %
#2296626
b100 &
b100 %
#2296630
b10 &
b10 %
#2296634
b1 &
b1 %
1#
#2296638
b0 &
0#
b0 %
0$
#4500012
