{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553686778631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553686778631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 12:39:38 2019 " "Processing started: Wed Mar 27 12:39:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553686778631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686778631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_Affichag_VGA_DE10-Lite -c TP2_Affichag_VGA_DE10-Lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_Affichag_VGA_DE10-Lite -c TP2_Affichag_VGA_DE10-Lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686778631 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686779428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553686779522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553686779522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../src/VGA_Audio_PLL.v" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-struct " "Found design unit 1: top_level-struct" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793896 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/syncvh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/syncvh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVH-RTL " "Found design unit 1: SyncVH-RTL" {  } { { "../src/syncVH.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/syncVH.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793896 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVH " "Found entity 1: SyncVH" {  } { { "../src/syncVH.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/syncVH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-struct " "Found design unit 1: SyncGen-struct" {  } { { "../src/SyncGen.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/SyncGen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "../src/SyncGen.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/SyncGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/rom_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/rom_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_image-SYN " "Found design unit 1: rom_image-SYN" {  } { { "../src/ROM_Image.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/ROM_Image.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Image " "Found entity 1: ROM_Image" {  } { { "../src/ROM_Image.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/ROM_Image.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/interface_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/interface_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_vga-struct " "Found design unit 1: interface_vga-struct" {  } { { "../src/interface_vga.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/interface_vga.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_vga " "Found entity 1: interface_vga" {  } { { "../src/interface_vga.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/interface_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/countvh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/countvh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countVH-RTL " "Found design unit 1: countVH-RTL" {  } { { "../src/countVH.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/countVH.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""} { "Info" "ISGN_ENTITY_NAME" "1 countVH " "Found entity 1: countVH" {  } { { "../src/countVH.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/countVH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/compteur_adresse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/compteur_adresse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_adresse-RTL " "Found design unit 1: compteur_adresse-RTL" {  } { { "../src/compteur_adresse.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/compteur_adresse.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_adresse " "Found entity 1: compteur_adresse" {  } { { "../src/compteur_adresse.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/compteur_adresse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/colours.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/coren/documents/github/vhdl-tp2/tp2_affichage_vga_de10-lite/src/colours.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colours-mire " "Found design unit 1: colours-mire" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 colours-struct " "Found design unit 2: colours-struct" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""} { "Info" "ISGN_ENTITY_NAME" "1 colours " "Found entity 1: colours" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/fit/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553686793942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "Pline colours.vhd(119) " "VHDL Association List error at colours.vhd(119): formal \"Pline\" does not exist" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 119 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Ppixel colours.vhd(119) " "VHDL error at colours.vhd(119): formal port or parameter \"Ppixel\" must have actual or default value" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 119 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Ppixel compteur_adresse.vhd(17) " "HDL error at compteur_adresse.vhd(17): see declaration for object \"Ppixel\"" {  } { { "../src/compteur_adresse.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/compteur_adresse.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Pligne colours.vhd(119) " "VHDL error at colours.vhd(119): formal port or parameter \"Pligne\" must have actual or default value" {  } { { "../src/colours.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/colours.vhd" 119 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Pligne compteur_adresse.vhd(18) " "HDL error at compteur_adresse.vhd(18): see declaration for object \"Pligne\"" {  } { { "../src/compteur_adresse.vhd" "" { Text "C:/Users/coren/Documents/GitHub/VHDL-TP2/TP2_Affichage_VGA_DE10-Lite/src/compteur_adresse.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553686793942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553686794114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 12:39:54 2019 " "Processing ended: Wed Mar 27 12:39:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553686794114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553686794114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553686794114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686794114 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553686794755 ""}
