OpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged_unpadded.lef at line 68178.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/routing/15-addspacers.def
[INFO ODB-0128] Design: dvsd_pe
[INFO ODB-0130]     Created 16 pins.
[INFO ODB-0131]     Created 150 components and 733 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 586 connections.
[INFO ODB-0133]     Created 56 nets and 147 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/routing/15-addspacers.def
[INFO ORD-0030] Using 2 thread(s)
[WARNING DRT-0252] params file is deprecated. Use tcl arguments.
[INFO DRT-0149] Reading Tech And Libs

units:       1000
#layers:     13
#macros:     441
#vias:       25
#viarulegen: 25

[INFO DRT-0150] Reading Design

design:      dvsd_pe
die area:    ( 0 0 ) ( 34165 54885 )
trackPts:    12
defvias:     4
#components: 150
#terminals:  16
#snets:      2
#nets:       56

[INFO DRT-0151] Reading Guide

#guides:     279

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] libcell analysis ...
[INFO DRT-0163] instance analysis ...
[INFO DRT-0164] # unique instances = 51
[INFO DRT-0168] Init region query ...
[INFO DRT-0024]   complete FR_MASTERSLICE
[INFO DRT-0024]   complete FR_VIA
[INFO DRT-0024]   complete li1
[INFO DRT-0024]   complete mcon
[INFO DRT-0024]   complete met1
[INFO DRT-0024]   complete via
[INFO DRT-0024]   complete met2
[INFO DRT-0024]   complete via2
[INFO DRT-0024]   complete met3
[INFO DRT-0024]   complete via3
[INFO DRT-0024]   complete met4
[INFO DRT-0024]   complete via4
[INFO DRT-0024]   complete met5
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0
[INFO DRT-0033] FR_VIA shape region query size = 0
[INFO DRT-0033] li1 shape region query size = 1504
[INFO DRT-0033] mcon shape region query size = 1212
[INFO DRT-0033] met1 shape region query size = 375
[INFO DRT-0033] via shape region query size = 128
[INFO DRT-0033] met2 shape region query size = 72
[INFO DRT-0033] via2 shape region query size = 128
[INFO DRT-0033] met3 shape region query size = 70
[INFO DRT-0033] via3 shape region query size = 128
[INFO DRT-0033] met4 shape region query size = 50
[INFO DRT-0033] via4 shape region query size = 13
[INFO DRT-0033] met5 shape region query size = 23
[INFO DRT-0165] start pin access
[INFO DRT-0076]   complete 100 pins
[INFO DRT-0078]   complete 118 pins
[INFO DRT-0081]   complete 45 unique inst patterns
[INFO DRT-0084]   complete 47 groups
#scanned instances     = 150
#unique  instances     = 51
#stdCellGenAp          = 916
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 720
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 147
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] complete pin access
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 76.13 (MB), peak = 76.13 (MB)
[INFO DRT-0169] Post process guides ...
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 4 STEP 6900 ;
[INFO DRT-0028]   complete FR_MASTERSLICE
[INFO DRT-0028]   complete FR_VIA
[INFO DRT-0028]   complete li1
[INFO DRT-0028]   complete mcon
[INFO DRT-0028]   complete met1
[INFO DRT-0028]   complete via
[INFO DRT-0028]   complete met2
[INFO DRT-0028]   complete via2
[INFO DRT-0028]   complete met3
[INFO DRT-0028]   complete via3
[INFO DRT-0028]   complete met4
[INFO DRT-0028]   complete via4
[INFO DRT-0028]   complete met5
[WARNING DRT-0225] net5 1 pin not visited, fall back to feedrough mode
[INFO DRT-0178] init guide query ...
[INFO DRT-0035]   complete FR_MASTERSLICE (guide)
[INFO DRT-0035]   complete FR_VIA (guide)
[INFO DRT-0035]   complete li1 (guide)
[INFO DRT-0035]   complete mcon (guide)
[INFO DRT-0035]   complete met1 (guide)
[INFO DRT-0035]   complete via (guide)
[INFO DRT-0035]   complete met2 (guide)
[INFO DRT-0035]   complete via2 (guide)
[INFO DRT-0035]   complete met3 (guide)
[INFO DRT-0035]   complete via3 (guide)
[INFO DRT-0035]   complete met4 (guide)
[INFO DRT-0035]   complete via4 (guide)
[INFO DRT-0035]   complete met5 (guide)
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0
[INFO DRT-0036] FR_VIA guide region query size = 0
[INFO DRT-0036] li1 guide region query size = 109
[INFO DRT-0036] mcon guide region query size = 0
[INFO DRT-0036] met1 guide region query size = 74
[INFO DRT-0036] via guide region query size = 0
[INFO DRT-0036] met2 guide region query size = 36
[INFO DRT-0036] via2 guide region query size = 0
[INFO DRT-0036] met3 guide region query size = 6
[INFO DRT-0036] via3 guide region query size = 0
[INFO DRT-0036] met4 guide region query size = 0
[INFO DRT-0036] via4 guide region query size = 0
[INFO DRT-0036] met5 guide region query size = 0
[INFO DRT-0179] init gr pin query ...
[INFO DRT-0185] post process initialize RPin region query ...
[INFO DRT-0181] start track assignment
[INFO DRT-0184] Done with 145 vertical wires in 1 frboxes and 80 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 45 vertical wires in 1 frboxes and 19 horizontal wires in 1 frboxes.
[INFO DRT-0182] complete track assignment
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 76.17 (MB), peak = 76.17 (MB)
[INFO DRT-0187] start routing data preparation
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 76.59 (MB), peak = 76.59 (MB)
[INFO DRT-0194] start detail routing ...
[INFO DRT-0195] start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 95.73 (MB)
[INFO DRT-0199]   number of violations = 3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 93.91 (MB), peak = 440.31 (MB)
total wire length = 880 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 346 um
total wire length on LAYER met2 = 439 um
total wire length on LAYER met3 = 33 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 293
up-via summary (total 293):

----------------------
 FR_MASTERSLICE      0
            li1    154
           met1    133
           met2      6
           met3      0
           met4      0
----------------------
                   293


[INFO DRT-0195] start 1st optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 109.43 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 99.92 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 2nd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0195] start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 100.14 (MB)
[INFO DRT-0199]   number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.14 (MB), peak = 446.63 (MB)
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0198] complete detail routing
total wire length = 874 um
total wire length on LAYER li1 = 62 um
total wire length on LAYER met1 = 341 um
total wire length on LAYER met2 = 438 um
total wire length on LAYER met3 = 31 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 297
up-via summary (total 297):

----------------------
 FR_MASTERSLICE      0
            li1    153
           met1    138
           met2      6
           met3      0
           met4      0
----------------------
                   297


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 100.14 (MB), peak = 446.63 (MB)

[INFO DRT-0180] post processing ...
Saving to /openLANE_flow/designs/dvsd_pe/runs/run3/results/routing/16-dvsd_pe.def
