{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 11:48:35 2011 " "Info: Processing started: Sat Feb 19 11:48:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "part6.v(35) " "Warning (10263): Verilog HDL Event Control warning at part6.v(35): event expression contains \"\|\" or \"\|\|\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 35 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "S0 part6.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at part6.v(57): created implicit net for \"S0\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "S1 part6.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at part6.v(58): created implicit net for \"S1\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "S2 part6.v(59) " "Warning (10236): Verilog HDL Implicit Net warning at part6.v(59): created implicit net for \"S2\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "part6.v(84) " "Warning (10263): Verilog HDL Event Control warning at part6.v(84): event expression contains \"\|\" or \"\|\|\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 84 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0}
{ "Error" "EVRFX_VERI_UNMATCHED_BEGIN_COMMENT" "part6.v(164) " "Error (10225): Verilog HDL syntax error at part6.v(164): experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" {  } { { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 164 0 0 } }  } 0 10225 "Verilog HDL syntax error at %1!s!: experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" 0 0 "" 0}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "part6 " "Error: Top-level design entity \"part6\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Allocated 135 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 19 11:48:36 2011 " "Error: Processing ended: Sat Feb 19 11:48:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 2 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
