// SPDX-License-Identifier: GPL-2.0-or-later
// Copyright 2021 IBM Corp.

#include "aspeed-ast2600-evb.dts"

/ {
	model = "AST2600 A1 EVB";
};

&fmc {
	/delete-property/ fmc-spi-user-mode;
	spi-dma-write;
	low-spi-clk-write;
	status = "okay";

	flash@0 {
		status = "okay";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};

	flash@1 {
		status = "okay";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};

	flash@2 {
		status = "disabled";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};
};

&spi1 {
	/delete-property/ fmc-spi-user-mode;
	spi-dma-write;
	low-spi-clk-write;
	status = "okay";

	flash@0 {
		status = "okay";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};

	flash@1 {
		status = "disabled";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};
};

&spi2 {
	/delete-property/ fmc-spi-user-mode;
	spi-dma-write;
	low-spi-clk-write;
	status = "okay";

	flash@0 {
		status = "okay";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};

	flash@1 {
		status = "disabled";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};

	flash@2 {
		status = "disabled";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};
};


&emmc_controller {
	status = "okay";
	aspeed-max-tap-delay = <706>;
	mmc-hs200-1_8v;
};

&emmc {
	status = "okay";
#if 1
	bus-width = <4>;
#else
	bus-width = <8>;
	pinctrl-0 = <&pinctrl_emmc_default
			&pinctrl_emmcg8_default>;
#endif
	non-removable;
	max-frequency = <100000000>;
	/* <0 (MHz * 0.12708)>, <1 (MHz * 0.12708 + 180)> */
	clk-phase-mmc-hs200 = <0 13>, <1 193>;
	/*
	 * max-frequency = <200000000>;
	 * clk-phase-mmc-hs200 = <0 26>, <1 206>;
	 */
};

&sdc {
	status = "okay";
	aspeed-max-tap-delay = <9000>;
};

&sdhci0 {
	status = "okay";
	bus-width = <4>;
	max-frequency = <100000000>;
	sdhci-drive-type = /bits/ 8 <3>;
	/* SDR104/DDR50 bits in CAPA2 are not supported.
	 * SDMA and ADMA are also not supported.
	 */
	sdhci-caps-mask = <0x6 0x580000>;
	sdhci,wp-inverted;
	vmmc-supply = <&vcc_sdhci0>;
	vqmmc-supply = <&vccq_sdhci0>;
	/* <0 (MHz * 1.296)>, <1 (MHz * 3.24 + 180)> */
	clk-phase-uhs-sdr50 = <0 130>, <1 504>;
};

&sdhci1 {
	status = "okay";
	bus-width = <4>;
	max-frequency = <100000000>;
	sdhci-drive-type = /bits/ 8 <3>;
	/* SDR104/DDR50 bits in CAPA2 are not supported.
	 * SDMA and ADMA are also not supported.
	 */
	sdhci-caps-mask = <0x6 0x580000>;
	sdhci,wp-inverted;
	vmmc-supply = <&vcc_sdhci1>;
	vqmmc-supply = <&vccq_sdhci1>;
	/* <0 (MHz * 1.296)>, <1 (MHz * 3.24 + 180)> */
	clk-phase-uhs-sdr50 = <0 130>, <1 504>;
};

&rng {
	status = "okay";
};
