;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SPL 0, <402
	SPL 0, <405
	SUB @27, 0
	MOV -1, <-20
	ADD 210, 60
	SLT 0, @2
	ADD 270, 1
	SUB #0, -40
	SPL <-1, @-20
	SUB @127, 106
	SUB 300, 90
	SUB #0, -31
	SUB -0, 0
	DAT #0, <402
	ADD 270, 1
	SUB 2, @0
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	MOV -80, <-20
	DAT #0, <402
	ADD 30, 9
	SPL 0, <402
	SUB @121, 130
	SUB @121, 106
	SUB @120, <106
	SPL <-1, @-20
	ADD 270, 1
	ADD 270, 1
	ADD 210, 60
	SLT 0, @2
	SUB 7, <20
	SPL <-1, @-20
	SPL <-1, @-20
	SUB 7, <20
	DAT <300, #90
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD -110, 909
	CMP -207, <-120
	DJN -1, @-20
