#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd96130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd937e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xd946a0 .functor NOT 1, L_0xe0d460, C4<0>, C4<0>, C4<0>;
L_0xde57e0 .functor XOR 8, L_0xe0cff0, L_0xe0d1b0, C4<00000000>, C4<00000000>;
L_0xde5850 .functor XOR 8, L_0xde57e0, L_0xe0d2f0, C4<00000000>, C4<00000000>;
v0xe0ac00_0 .net *"_ivl_10", 7 0, L_0xe0d2f0;  1 drivers
v0xe0ad00_0 .net *"_ivl_12", 7 0, L_0xde5850;  1 drivers
v0xe0ade0_0 .net *"_ivl_2", 7 0, L_0xe0cf50;  1 drivers
v0xe0aea0_0 .net *"_ivl_4", 7 0, L_0xe0cff0;  1 drivers
v0xe0af80_0 .net *"_ivl_6", 7 0, L_0xe0d1b0;  1 drivers
v0xe0b0b0_0 .net *"_ivl_8", 7 0, L_0xde57e0;  1 drivers
v0xe0b190_0 .net "areset", 0 0, L_0xd94d50;  1 drivers
v0xe0b230_0 .var "clk", 0 0;
v0xe0b2d0_0 .net "predict_history_dut", 6 0, v0xe09fe0_0;  1 drivers
v0xe0b420_0 .net "predict_history_ref", 6 0, L_0xe0cdc0;  1 drivers
v0xe0b4c0_0 .net "predict_pc", 6 0, L_0xe0c050;  1 drivers
v0xe0b560_0 .net "predict_taken_dut", 0 0, v0xe0a1d0_0;  1 drivers
v0xe0b600_0 .net "predict_taken_ref", 0 0, L_0xe0cc00;  1 drivers
v0xe0b6a0_0 .net "predict_valid", 0 0, v0xe07260_0;  1 drivers
v0xe0b740_0 .var/2u "stats1", 223 0;
v0xe0b7e0_0 .var/2u "strobe", 0 0;
v0xe0b8a0_0 .net "tb_match", 0 0, L_0xe0d460;  1 drivers
v0xe0ba50_0 .net "tb_mismatch", 0 0, L_0xd946a0;  1 drivers
v0xe0baf0_0 .net "train_history", 6 0, L_0xe0c600;  1 drivers
v0xe0bbb0_0 .net "train_mispredicted", 0 0, L_0xe0c4a0;  1 drivers
v0xe0bc50_0 .net "train_pc", 6 0, L_0xe0c790;  1 drivers
v0xe0bd10_0 .net "train_taken", 0 0, L_0xe0c280;  1 drivers
v0xe0bdb0_0 .net "train_valid", 0 0, v0xe07be0_0;  1 drivers
v0xe0be50_0 .net "wavedrom_enable", 0 0, v0xe07cb0_0;  1 drivers
v0xe0bef0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xe07d50_0;  1 drivers
v0xe0bf90_0 .net "wavedrom_title", 511 0, v0xe07e30_0;  1 drivers
L_0xe0cf50 .concat [ 7 1 0 0], L_0xe0cdc0, L_0xe0cc00;
L_0xe0cff0 .concat [ 7 1 0 0], L_0xe0cdc0, L_0xe0cc00;
L_0xe0d1b0 .concat [ 7 1 0 0], v0xe09fe0_0, v0xe0a1d0_0;
L_0xe0d2f0 .concat [ 7 1 0 0], L_0xe0cdc0, L_0xe0cc00;
L_0xe0d460 .cmp/eeq 8, L_0xe0cf50, L_0xde5850;
S_0xd981a0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xd937e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xd97960 .param/l "LNT" 0 3 22, C4<01>;
P_0xd979a0 .param/l "LT" 0 3 22, C4<10>;
P_0xd979e0 .param/l "SNT" 0 3 22, C4<00>;
P_0xd97a20 .param/l "ST" 0 3 22, C4<11>;
P_0xd97a60 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xdbf8d0 .functor XOR 7, v0xe05400_0, L_0xe0c050, C4<0000000>, C4<0000000>;
L_0xdae640 .functor XOR 7, L_0xe0c600, L_0xe0c790, C4<0000000>, C4<0000000>;
v0xdd2400_0 .net *"_ivl_11", 0 0, L_0xe0cb10;  1 drivers
L_0x7fde46c381c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdd26d0_0 .net *"_ivl_12", 0 0, L_0x7fde46c381c8;  1 drivers
L_0x7fde46c38210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd944d0_0 .net *"_ivl_16", 6 0, L_0x7fde46c38210;  1 drivers
v0xd94710_0 .net *"_ivl_4", 1 0, L_0xe0c920;  1 drivers
v0xd948e0_0 .net *"_ivl_6", 8 0, L_0xe0ca20;  1 drivers
L_0x7fde46c38180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd94e40_0 .net *"_ivl_9", 1 0, L_0x7fde46c38180;  1 drivers
v0xe050e0_0 .net "areset", 0 0, L_0xd94d50;  alias, 1 drivers
v0xe051a0_0 .net "clk", 0 0, v0xe0b230_0;  1 drivers
v0xe05260 .array "pht", 0 127, 1 0;
v0xe05320_0 .net "predict_history", 6 0, L_0xe0cdc0;  alias, 1 drivers
v0xe05400_0 .var "predict_history_r", 6 0;
v0xe054e0_0 .net "predict_index", 6 0, L_0xdbf8d0;  1 drivers
v0xe055c0_0 .net "predict_pc", 6 0, L_0xe0c050;  alias, 1 drivers
v0xe056a0_0 .net "predict_taken", 0 0, L_0xe0cc00;  alias, 1 drivers
v0xe05760_0 .net "predict_valid", 0 0, v0xe07260_0;  alias, 1 drivers
v0xe05820_0 .net "train_history", 6 0, L_0xe0c600;  alias, 1 drivers
v0xe05900_0 .net "train_index", 6 0, L_0xdae640;  1 drivers
v0xe059e0_0 .net "train_mispredicted", 0 0, L_0xe0c4a0;  alias, 1 drivers
v0xe05aa0_0 .net "train_pc", 6 0, L_0xe0c790;  alias, 1 drivers
v0xe05b80_0 .net "train_taken", 0 0, L_0xe0c280;  alias, 1 drivers
v0xe05c40_0 .net "train_valid", 0 0, v0xe07be0_0;  alias, 1 drivers
E_0xda52c0 .event posedge, v0xe050e0_0, v0xe051a0_0;
L_0xe0c920 .array/port v0xe05260, L_0xe0ca20;
L_0xe0ca20 .concat [ 7 2 0 0], L_0xdbf8d0, L_0x7fde46c38180;
L_0xe0cb10 .part L_0xe0c920, 1, 1;
L_0xe0cc00 .functor MUXZ 1, L_0x7fde46c381c8, L_0xe0cb10, v0xe07260_0, C4<>;
L_0xe0cdc0 .functor MUXZ 7, L_0x7fde46c38210, v0xe05400_0, v0xe07260_0, C4<>;
S_0xd99ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xd981a0;
 .timescale -12 -12;
v0xdd1fe0_0 .var/i "i", 31 0;
S_0xe05e60 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xd937e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xe06010 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xd94d50 .functor BUFZ 1, v0xe07330_0, C4<0>, C4<0>, C4<0>;
L_0x7fde46c380a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe06af0_0 .net *"_ivl_10", 0 0, L_0x7fde46c380a8;  1 drivers
L_0x7fde46c380f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe06bd0_0 .net *"_ivl_14", 6 0, L_0x7fde46c380f0;  1 drivers
L_0x7fde46c38138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe06cb0_0 .net *"_ivl_18", 6 0, L_0x7fde46c38138;  1 drivers
L_0x7fde46c38018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe06d70_0 .net *"_ivl_2", 6 0, L_0x7fde46c38018;  1 drivers
L_0x7fde46c38060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe06e50_0 .net *"_ivl_6", 0 0, L_0x7fde46c38060;  1 drivers
v0xe06f80_0 .net "areset", 0 0, L_0xd94d50;  alias, 1 drivers
v0xe07020_0 .net "clk", 0 0, v0xe0b230_0;  alias, 1 drivers
v0xe070f0_0 .net "predict_pc", 6 0, L_0xe0c050;  alias, 1 drivers
v0xe071c0_0 .var "predict_pc_r", 6 0;
v0xe07260_0 .var "predict_valid", 0 0;
v0xe07330_0 .var "reset", 0 0;
v0xe073d0_0 .net "tb_match", 0 0, L_0xe0d460;  alias, 1 drivers
v0xe07490_0 .net "train_history", 6 0, L_0xe0c600;  alias, 1 drivers
v0xe07580_0 .var "train_history_r", 6 0;
v0xe07640_0 .net "train_mispredicted", 0 0, L_0xe0c4a0;  alias, 1 drivers
v0xe07710_0 .var "train_mispredicted_r", 0 0;
v0xe077b0_0 .net "train_pc", 6 0, L_0xe0c790;  alias, 1 drivers
v0xe079b0_0 .var "train_pc_r", 6 0;
v0xe07a70_0 .net "train_taken", 0 0, L_0xe0c280;  alias, 1 drivers
v0xe07b40_0 .var "train_taken_r", 0 0;
v0xe07be0_0 .var "train_valid", 0 0;
v0xe07cb0_0 .var "wavedrom_enable", 0 0;
v0xe07d50_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xe07e30_0 .var "wavedrom_title", 511 0;
E_0xda4760/0 .event negedge, v0xe051a0_0;
E_0xda4760/1 .event posedge, v0xe051a0_0;
E_0xda4760 .event/or E_0xda4760/0, E_0xda4760/1;
L_0xe0c050 .functor MUXZ 7, L_0x7fde46c38018, v0xe071c0_0, v0xe07260_0, C4<>;
L_0xe0c280 .functor MUXZ 1, L_0x7fde46c38060, v0xe07b40_0, v0xe07be0_0, C4<>;
L_0xe0c4a0 .functor MUXZ 1, L_0x7fde46c380a8, v0xe07710_0, v0xe07be0_0, C4<>;
L_0xe0c600 .functor MUXZ 7, L_0x7fde46c380f0, v0xe07580_0, v0xe07be0_0, C4<>;
L_0xe0c790 .functor MUXZ 7, L_0x7fde46c38138, v0xe079b0_0, v0xe07be0_0, C4<>;
S_0xe060d0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xe05e60;
 .timescale -12 -12;
v0xe06330_0 .var/2u "arfail", 0 0;
v0xe06410_0 .var "async", 0 0;
v0xe064d0_0 .var/2u "datafail", 0 0;
v0xe06570_0 .var/2u "srfail", 0 0;
E_0xda4510 .event posedge, v0xe051a0_0;
E_0xd869f0 .event negedge, v0xe051a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xda4510;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4510;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xd869f0;
    %load/vec4 v0xe073d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe064d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %wait E_0xda4510;
    %load/vec4 v0xe073d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe06330_0, 0, 1;
    %wait E_0xda4510;
    %load/vec4 v0xe073d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe06570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %load/vec4 v0xe06570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe06330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe06410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe064d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe06410_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe06630 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xe05e60;
 .timescale -12 -12;
v0xe06830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe06910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xe05e60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe080b0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xd937e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xe08b00_0 .var "GHR", 6 0;
v0xe08c00 .array "PHT", 0 127, 1 0;
v0xe09cc0_0 .net "areset", 0 0, L_0xd94d50;  alias, 1 drivers
v0xe09de0_0 .net "clk", 0 0, v0xe0b230_0;  alias, 1 drivers
v0xe09ed0_0 .var/i "i", 31 0;
v0xe09fe0_0 .var "predict_history", 6 0;
v0xe0a0c0_0 .net "predict_pc", 6 0, L_0xe0c050;  alias, 1 drivers
v0xe0a1d0_0 .var "predict_taken", 0 0;
v0xe0a290_0 .net "predict_valid", 0 0, v0xe07260_0;  alias, 1 drivers
v0xe0a330_0 .net "train_history", 6 0, L_0xe0c600;  alias, 1 drivers
v0xe0a440_0 .net "train_mispredicted", 0 0, L_0xe0c4a0;  alias, 1 drivers
v0xe0a530_0 .net "train_pc", 6 0, L_0xe0c790;  alias, 1 drivers
v0xe0a640_0 .net "train_taken", 0 0, L_0xe0c280;  alias, 1 drivers
v0xe0a730_0 .net "train_valid", 0 0, v0xe07be0_0;  alias, 1 drivers
v0xe08c00_0 .array/port v0xe08c00, 0;
E_0xdeaea0/0 .event anyedge, v0xe05760_0, v0xe08b00_0, v0xe055c0_0, v0xe08c00_0;
v0xe08c00_1 .array/port v0xe08c00, 1;
v0xe08c00_2 .array/port v0xe08c00, 2;
v0xe08c00_3 .array/port v0xe08c00, 3;
v0xe08c00_4 .array/port v0xe08c00, 4;
E_0xdeaea0/1 .event anyedge, v0xe08c00_1, v0xe08c00_2, v0xe08c00_3, v0xe08c00_4;
v0xe08c00_5 .array/port v0xe08c00, 5;
v0xe08c00_6 .array/port v0xe08c00, 6;
v0xe08c00_7 .array/port v0xe08c00, 7;
v0xe08c00_8 .array/port v0xe08c00, 8;
E_0xdeaea0/2 .event anyedge, v0xe08c00_5, v0xe08c00_6, v0xe08c00_7, v0xe08c00_8;
v0xe08c00_9 .array/port v0xe08c00, 9;
v0xe08c00_10 .array/port v0xe08c00, 10;
v0xe08c00_11 .array/port v0xe08c00, 11;
v0xe08c00_12 .array/port v0xe08c00, 12;
E_0xdeaea0/3 .event anyedge, v0xe08c00_9, v0xe08c00_10, v0xe08c00_11, v0xe08c00_12;
v0xe08c00_13 .array/port v0xe08c00, 13;
v0xe08c00_14 .array/port v0xe08c00, 14;
v0xe08c00_15 .array/port v0xe08c00, 15;
v0xe08c00_16 .array/port v0xe08c00, 16;
E_0xdeaea0/4 .event anyedge, v0xe08c00_13, v0xe08c00_14, v0xe08c00_15, v0xe08c00_16;
v0xe08c00_17 .array/port v0xe08c00, 17;
v0xe08c00_18 .array/port v0xe08c00, 18;
v0xe08c00_19 .array/port v0xe08c00, 19;
v0xe08c00_20 .array/port v0xe08c00, 20;
E_0xdeaea0/5 .event anyedge, v0xe08c00_17, v0xe08c00_18, v0xe08c00_19, v0xe08c00_20;
v0xe08c00_21 .array/port v0xe08c00, 21;
v0xe08c00_22 .array/port v0xe08c00, 22;
v0xe08c00_23 .array/port v0xe08c00, 23;
v0xe08c00_24 .array/port v0xe08c00, 24;
E_0xdeaea0/6 .event anyedge, v0xe08c00_21, v0xe08c00_22, v0xe08c00_23, v0xe08c00_24;
v0xe08c00_25 .array/port v0xe08c00, 25;
v0xe08c00_26 .array/port v0xe08c00, 26;
v0xe08c00_27 .array/port v0xe08c00, 27;
v0xe08c00_28 .array/port v0xe08c00, 28;
E_0xdeaea0/7 .event anyedge, v0xe08c00_25, v0xe08c00_26, v0xe08c00_27, v0xe08c00_28;
v0xe08c00_29 .array/port v0xe08c00, 29;
v0xe08c00_30 .array/port v0xe08c00, 30;
v0xe08c00_31 .array/port v0xe08c00, 31;
v0xe08c00_32 .array/port v0xe08c00, 32;
E_0xdeaea0/8 .event anyedge, v0xe08c00_29, v0xe08c00_30, v0xe08c00_31, v0xe08c00_32;
v0xe08c00_33 .array/port v0xe08c00, 33;
v0xe08c00_34 .array/port v0xe08c00, 34;
v0xe08c00_35 .array/port v0xe08c00, 35;
v0xe08c00_36 .array/port v0xe08c00, 36;
E_0xdeaea0/9 .event anyedge, v0xe08c00_33, v0xe08c00_34, v0xe08c00_35, v0xe08c00_36;
v0xe08c00_37 .array/port v0xe08c00, 37;
v0xe08c00_38 .array/port v0xe08c00, 38;
v0xe08c00_39 .array/port v0xe08c00, 39;
v0xe08c00_40 .array/port v0xe08c00, 40;
E_0xdeaea0/10 .event anyedge, v0xe08c00_37, v0xe08c00_38, v0xe08c00_39, v0xe08c00_40;
v0xe08c00_41 .array/port v0xe08c00, 41;
v0xe08c00_42 .array/port v0xe08c00, 42;
v0xe08c00_43 .array/port v0xe08c00, 43;
v0xe08c00_44 .array/port v0xe08c00, 44;
E_0xdeaea0/11 .event anyedge, v0xe08c00_41, v0xe08c00_42, v0xe08c00_43, v0xe08c00_44;
v0xe08c00_45 .array/port v0xe08c00, 45;
v0xe08c00_46 .array/port v0xe08c00, 46;
v0xe08c00_47 .array/port v0xe08c00, 47;
v0xe08c00_48 .array/port v0xe08c00, 48;
E_0xdeaea0/12 .event anyedge, v0xe08c00_45, v0xe08c00_46, v0xe08c00_47, v0xe08c00_48;
v0xe08c00_49 .array/port v0xe08c00, 49;
v0xe08c00_50 .array/port v0xe08c00, 50;
v0xe08c00_51 .array/port v0xe08c00, 51;
v0xe08c00_52 .array/port v0xe08c00, 52;
E_0xdeaea0/13 .event anyedge, v0xe08c00_49, v0xe08c00_50, v0xe08c00_51, v0xe08c00_52;
v0xe08c00_53 .array/port v0xe08c00, 53;
v0xe08c00_54 .array/port v0xe08c00, 54;
v0xe08c00_55 .array/port v0xe08c00, 55;
v0xe08c00_56 .array/port v0xe08c00, 56;
E_0xdeaea0/14 .event anyedge, v0xe08c00_53, v0xe08c00_54, v0xe08c00_55, v0xe08c00_56;
v0xe08c00_57 .array/port v0xe08c00, 57;
v0xe08c00_58 .array/port v0xe08c00, 58;
v0xe08c00_59 .array/port v0xe08c00, 59;
v0xe08c00_60 .array/port v0xe08c00, 60;
E_0xdeaea0/15 .event anyedge, v0xe08c00_57, v0xe08c00_58, v0xe08c00_59, v0xe08c00_60;
v0xe08c00_61 .array/port v0xe08c00, 61;
v0xe08c00_62 .array/port v0xe08c00, 62;
v0xe08c00_63 .array/port v0xe08c00, 63;
v0xe08c00_64 .array/port v0xe08c00, 64;
E_0xdeaea0/16 .event anyedge, v0xe08c00_61, v0xe08c00_62, v0xe08c00_63, v0xe08c00_64;
v0xe08c00_65 .array/port v0xe08c00, 65;
v0xe08c00_66 .array/port v0xe08c00, 66;
v0xe08c00_67 .array/port v0xe08c00, 67;
v0xe08c00_68 .array/port v0xe08c00, 68;
E_0xdeaea0/17 .event anyedge, v0xe08c00_65, v0xe08c00_66, v0xe08c00_67, v0xe08c00_68;
v0xe08c00_69 .array/port v0xe08c00, 69;
v0xe08c00_70 .array/port v0xe08c00, 70;
v0xe08c00_71 .array/port v0xe08c00, 71;
v0xe08c00_72 .array/port v0xe08c00, 72;
E_0xdeaea0/18 .event anyedge, v0xe08c00_69, v0xe08c00_70, v0xe08c00_71, v0xe08c00_72;
v0xe08c00_73 .array/port v0xe08c00, 73;
v0xe08c00_74 .array/port v0xe08c00, 74;
v0xe08c00_75 .array/port v0xe08c00, 75;
v0xe08c00_76 .array/port v0xe08c00, 76;
E_0xdeaea0/19 .event anyedge, v0xe08c00_73, v0xe08c00_74, v0xe08c00_75, v0xe08c00_76;
v0xe08c00_77 .array/port v0xe08c00, 77;
v0xe08c00_78 .array/port v0xe08c00, 78;
v0xe08c00_79 .array/port v0xe08c00, 79;
v0xe08c00_80 .array/port v0xe08c00, 80;
E_0xdeaea0/20 .event anyedge, v0xe08c00_77, v0xe08c00_78, v0xe08c00_79, v0xe08c00_80;
v0xe08c00_81 .array/port v0xe08c00, 81;
v0xe08c00_82 .array/port v0xe08c00, 82;
v0xe08c00_83 .array/port v0xe08c00, 83;
v0xe08c00_84 .array/port v0xe08c00, 84;
E_0xdeaea0/21 .event anyedge, v0xe08c00_81, v0xe08c00_82, v0xe08c00_83, v0xe08c00_84;
v0xe08c00_85 .array/port v0xe08c00, 85;
v0xe08c00_86 .array/port v0xe08c00, 86;
v0xe08c00_87 .array/port v0xe08c00, 87;
v0xe08c00_88 .array/port v0xe08c00, 88;
E_0xdeaea0/22 .event anyedge, v0xe08c00_85, v0xe08c00_86, v0xe08c00_87, v0xe08c00_88;
v0xe08c00_89 .array/port v0xe08c00, 89;
v0xe08c00_90 .array/port v0xe08c00, 90;
v0xe08c00_91 .array/port v0xe08c00, 91;
v0xe08c00_92 .array/port v0xe08c00, 92;
E_0xdeaea0/23 .event anyedge, v0xe08c00_89, v0xe08c00_90, v0xe08c00_91, v0xe08c00_92;
v0xe08c00_93 .array/port v0xe08c00, 93;
v0xe08c00_94 .array/port v0xe08c00, 94;
v0xe08c00_95 .array/port v0xe08c00, 95;
v0xe08c00_96 .array/port v0xe08c00, 96;
E_0xdeaea0/24 .event anyedge, v0xe08c00_93, v0xe08c00_94, v0xe08c00_95, v0xe08c00_96;
v0xe08c00_97 .array/port v0xe08c00, 97;
v0xe08c00_98 .array/port v0xe08c00, 98;
v0xe08c00_99 .array/port v0xe08c00, 99;
v0xe08c00_100 .array/port v0xe08c00, 100;
E_0xdeaea0/25 .event anyedge, v0xe08c00_97, v0xe08c00_98, v0xe08c00_99, v0xe08c00_100;
v0xe08c00_101 .array/port v0xe08c00, 101;
v0xe08c00_102 .array/port v0xe08c00, 102;
v0xe08c00_103 .array/port v0xe08c00, 103;
v0xe08c00_104 .array/port v0xe08c00, 104;
E_0xdeaea0/26 .event anyedge, v0xe08c00_101, v0xe08c00_102, v0xe08c00_103, v0xe08c00_104;
v0xe08c00_105 .array/port v0xe08c00, 105;
v0xe08c00_106 .array/port v0xe08c00, 106;
v0xe08c00_107 .array/port v0xe08c00, 107;
v0xe08c00_108 .array/port v0xe08c00, 108;
E_0xdeaea0/27 .event anyedge, v0xe08c00_105, v0xe08c00_106, v0xe08c00_107, v0xe08c00_108;
v0xe08c00_109 .array/port v0xe08c00, 109;
v0xe08c00_110 .array/port v0xe08c00, 110;
v0xe08c00_111 .array/port v0xe08c00, 111;
v0xe08c00_112 .array/port v0xe08c00, 112;
E_0xdeaea0/28 .event anyedge, v0xe08c00_109, v0xe08c00_110, v0xe08c00_111, v0xe08c00_112;
v0xe08c00_113 .array/port v0xe08c00, 113;
v0xe08c00_114 .array/port v0xe08c00, 114;
v0xe08c00_115 .array/port v0xe08c00, 115;
v0xe08c00_116 .array/port v0xe08c00, 116;
E_0xdeaea0/29 .event anyedge, v0xe08c00_113, v0xe08c00_114, v0xe08c00_115, v0xe08c00_116;
v0xe08c00_117 .array/port v0xe08c00, 117;
v0xe08c00_118 .array/port v0xe08c00, 118;
v0xe08c00_119 .array/port v0xe08c00, 119;
v0xe08c00_120 .array/port v0xe08c00, 120;
E_0xdeaea0/30 .event anyedge, v0xe08c00_117, v0xe08c00_118, v0xe08c00_119, v0xe08c00_120;
v0xe08c00_121 .array/port v0xe08c00, 121;
v0xe08c00_122 .array/port v0xe08c00, 122;
v0xe08c00_123 .array/port v0xe08c00, 123;
v0xe08c00_124 .array/port v0xe08c00, 124;
E_0xdeaea0/31 .event anyedge, v0xe08c00_121, v0xe08c00_122, v0xe08c00_123, v0xe08c00_124;
v0xe08c00_125 .array/port v0xe08c00, 125;
v0xe08c00_126 .array/port v0xe08c00, 126;
v0xe08c00_127 .array/port v0xe08c00, 127;
E_0xdeaea0/32 .event anyedge, v0xe08c00_125, v0xe08c00_126, v0xe08c00_127;
E_0xdeaea0 .event/or E_0xdeaea0/0, E_0xdeaea0/1, E_0xdeaea0/2, E_0xdeaea0/3, E_0xdeaea0/4, E_0xdeaea0/5, E_0xdeaea0/6, E_0xdeaea0/7, E_0xdeaea0/8, E_0xdeaea0/9, E_0xdeaea0/10, E_0xdeaea0/11, E_0xdeaea0/12, E_0xdeaea0/13, E_0xdeaea0/14, E_0xdeaea0/15, E_0xdeaea0/16, E_0xdeaea0/17, E_0xdeaea0/18, E_0xdeaea0/19, E_0xdeaea0/20, E_0xdeaea0/21, E_0xdeaea0/22, E_0xdeaea0/23, E_0xdeaea0/24, E_0xdeaea0/25, E_0xdeaea0/26, E_0xdeaea0/27, E_0xdeaea0/28, E_0xdeaea0/29, E_0xdeaea0/30, E_0xdeaea0/31, E_0xdeaea0/32;
S_0xe08800 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 33, 4 33 0, S_0xe080b0;
 .timescale 0 0;
v0xe08a00_0 .var/i "index", 31 0;
S_0xe0a9e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xd937e0;
 .timescale -12 -12;
E_0xdeb190 .event anyedge, v0xe0b7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe0b7e0_0;
    %nor/r;
    %assign/vec4 v0xe0b7e0_0, 0;
    %wait E_0xdeb190;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe05e60;
T_4 ;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07710_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe079b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07260_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe071c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe06410_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe060d0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe06910;
    %join;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07260_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe071c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07260_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe079b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07710_0, 0;
    %wait E_0xd869f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4510;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4510;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe06910;
    %join;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe071c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07260_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe079b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07710_0, 0;
    %wait E_0xd869f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07330_0, 0;
    %wait E_0xda4510;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4510;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xe07580_0, 0;
    %wait E_0xda4510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07be0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4510;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe06910;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xda4760;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xe07be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe07b40_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe079b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe071c0_0, 0;
    %assign/vec4 v0xe07260_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xe07580_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xe07710_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd981a0;
T_5 ;
    %wait E_0xda52c0;
    %load/vec4 v0xe050e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xd99ba0;
    %jmp t_0;
    .scope S_0xd99ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd1fe0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xdd1fe0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xdd1fe0_0;
    %store/vec4a v0xe05260, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xdd1fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdd1fe0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xd981a0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe05400_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe05760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xe05400_0;
    %load/vec4 v0xe056a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe05400_0, 0;
T_5.5 ;
    %load/vec4 v0xe05c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe05260, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xe05b80_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe05260, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe05260, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe05260, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xe05b80_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe05260, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xe05900_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe05260, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xe059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xe05820_0;
    %load/vec4 v0xe05b80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe05400_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe080b0;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe08b00_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe09ed0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0xe09ed0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xe09ed0_0;
    %store/vec4a v0xe08c00, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0xe09ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe09ed0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0xe080b0;
T_7 ;
    %wait E_0xda52c0;
    %load/vec4 v0xe09cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe08b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe09ed0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xe09ed0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xe09ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe08c00, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0xe09ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe09ed0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe0a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0xe08800;
    %jmp t_2;
    .scope S_0xe08800;
t_3 ;
    %load/vec4 v0xe0a530_0;
    %pad/u 32;
    %load/vec4 v0xe0a330_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xe08a00_0, 0, 32;
    %load/vec4 v0xe0a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0xe08a00_0;
    %load/vec4a v0xe08c00, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0xe08a00_0;
    %load/vec4a v0xe08c00, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0xe08a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe08c00, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0xe08a00_0;
    %load/vec4a v0xe08c00, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0xe08a00_0;
    %load/vec4a v0xe08c00, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0xe08a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe08c00, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0xe0a440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xe0a330_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe0a640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe08b00_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xe08b00_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe0a640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe08b00_0, 0;
T_7.14 ;
    %end;
    .scope S_0xe080b0;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0xe0a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0xe08b00_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe0a1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe08b00_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe080b0;
T_8 ;
    %wait E_0xdeaea0;
    %load/vec4 v0xe0a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe08b00_0;
    %store/vec4 v0xe09fe0_0, 0, 7;
    %load/vec4 v0xe0a0c0_0;
    %load/vec4 v0xe08b00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe08c00, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0xe0a1d0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0a1d0_0, 0, 1;
    %load/vec4 v0xe08b00_0;
    %store/vec4 v0xe09fe0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xd937e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0b7e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xd937e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe0b230_0;
    %inv;
    %store/vec4 v0xe0b230_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xd937e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe07020_0, v0xe0ba50_0, v0xe0b230_0, v0xe0b190_0, v0xe0b6a0_0, v0xe0b4c0_0, v0xe0bdb0_0, v0xe0bd10_0, v0xe0bbb0_0, v0xe0baf0_0, v0xe0bc50_0, v0xe0b600_0, v0xe0b560_0, v0xe0b420_0, v0xe0b2d0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xd937e0;
T_12 ;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xd937e0;
T_13 ;
    %wait E_0xda4760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe0b740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
    %load/vec4 v0xe0b8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe0b740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe0b600_0;
    %load/vec4 v0xe0b600_0;
    %load/vec4 v0xe0b560_0;
    %xor;
    %load/vec4 v0xe0b600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xe0b420_0;
    %load/vec4 v0xe0b420_0;
    %load/vec4 v0xe0b2d0_0;
    %xor;
    %load/vec4 v0xe0b420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xe0b740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0b740_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter3/response1/top_module.sv";
