<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>存储结构之SRAM, DRAM和Memory Controller | 皓月星辰</title><meta name="author" content="摘星的辉"><meta name="copyright" content="摘星的辉"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="（1）关注SRAM, DRAM，Memory Controller的物理实现，补充基础常识上的缺失。（2）最重要的是：给出SRAM, DRAM的性能、功耗、面积、成本评估方法。">
<meta property="og:type" content="article">
<meta property="og:title" content="存储结构之SRAM, DRAM和Memory Controller">
<meta property="og:url" content="https://stellarhui.github.io/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/">
<meta property="og:site_name" content="皓月星辰">
<meta property="og:description" content="（1）关注SRAM, DRAM，Memory Controller的物理实现，补充基础常识上的缺失。（2）最重要的是：给出SRAM, DRAM的性能、功耗、面积、成本评估方法。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://stellarhui.github.io/img/favicon.jpg">
<meta property="article:published_time" content="2025-07-19T10:09:04.628Z">
<meta property="article:modified_time" content="2025-07-22T14:22:16.871Z">
<meta property="article:author" content="摘星的辉">
<meta property="article:tag" content="芯片设计基础">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://stellarhui.github.io/img/favicon.jpg"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "存储结构之SRAM, DRAM和Memory Controller",
  "url": "https://stellarhui.github.io/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/",
  "image": "https://stellarhui.github.io/img/favicon.jpg",
  "datePublished": "2025-07-19T10:09:04.628Z",
  "dateModified": "2025-07-22T14:22:16.871Z",
  "author": [
    {
      "@type": "Person",
      "name": "摘星的辉",
      "url": "https://stellarhui.github.io"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.jpg"><link rel="canonical" href="https://stellarhui.github.io/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":400,"highlightFullpage":false,"highlightMacStyle":true},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '存储结构之SRAM, DRAM和Memory Controller',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><link rel="stylesheet" href="/css/font.css"><meta name="generator" content="Hexo 7.3.0"><style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/favicon.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">4</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">1</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/ZJU%E8%AF%BE%E7%A8%8B/"><i class="fa-fw fas fa-book"></i><span> ZJU课程</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-lightbulb"></i><span> 核心知识</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/"><i class="fa-fw fas fa-microchip"></i><span> 计算机体系结构</span></a></li><li><a class="site-page child" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"><i class="fa-fw fas fa-network-wired"></i><span> 计算机网络</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/categories/%E6%95%B0%E5%AD%A6/"><i class="fa-fw fas fa-square-root-variable"></i><span> 数学</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E6%9D%82%E9%A1%B9/"><i class="fa-fw fas fa-ellipsis"></i><span> 杂项</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">皓月星辰</span></a><a class="nav-page-title" href="/"><span class="site-name">存储结构之SRAM, DRAM和Memory Controller</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/ZJU%E8%AF%BE%E7%A8%8B/"><i class="fa-fw fas fa-book"></i><span> ZJU课程</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-lightbulb"></i><span> 核心知识</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/"><i class="fa-fw fas fa-microchip"></i><span> 计算机体系结构</span></a></li><li><a class="site-page child" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"><i class="fa-fw fas fa-network-wired"></i><span> 计算机网络</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/categories/%E6%95%B0%E5%AD%A6/"><i class="fa-fw fas fa-square-root-variable"></i><span> 数学</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E6%9D%82%E9%A1%B9/"><i class="fa-fw fas fa-ellipsis"></i><span> 杂项</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">存储结构之SRAM, DRAM和Memory Controller</h1><div class="post-header-tags"><a class="post-tag" href="/tags/%E8%8A%AF%E7%89%87%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80/"><i class="fas fa-tag"></i>芯片设计基础</a></div><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-07-19T10:09:04.628Z" title="发表于 2025-07-19 18:09:04">2025-07-19</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-07-22T14:22:16.871Z" title="更新于 2025-07-22 22:22:16">2025-07-22</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/">计算机体系结构</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">总字数:</span><span class="word-count">1.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>4分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="SRAM-DRAM和Memory-Controller"><a href="#SRAM-DRAM和Memory-Controller" class="headerlink" title="SRAM, DRAM和Memory Controller"></a>SRAM, DRAM和Memory Controller</h1><p>​	在本节中，我们将重点关注SRAM, DRAM存储结构的物理实现，<strong>补充基础常识上的缺失</strong>（但不需要了解太深入，毕竟学的是计算机不是电路）。最后，给出<strong>SRAM, DRAM的性能、功耗、面积、成本评估方法。</strong>（这才是重点！）</p>
<h2 id="SRAM"><a href="#SRAM" class="headerlink" title="SRAM"></a>SRAM</h2><p>​	SRAM无需刷新，速度快，支持非连续性访问，适合高速缓存（L1/L2 Cache），其性能通常优于DRAM。但其<strong>缺点</strong>是：无法避免软错误率（SER）和静态功耗，且具有易失性。</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250719185934420.png"></p>
<h3 id="SRAM-Memory-Cell"><a href="#SRAM-Memory-Cell" class="headerlink" title="SRAM Memory Cell"></a>SRAM Memory Cell</h3><p>​	SRAM由能够存储1 bit的Memory Cell单元（两个交叉耦合的反相器 + 两个访问晶体管）组成。</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250719184508940.png"></p>
<p>其中，两个交叉耦合的反相器有不同的实现方法，如Full-CMOS 6TMC，TFT-PMOS MC等。</p>
<blockquote>
<p>**备注：**一些基本结构和术语：</p>
<ul>
<li><strong>WL（Word Line，字线）</strong>：水平方向的金属线，连接<strong>一行所有Memory Cell</strong>的<strong>访问晶体管栅极</strong>（Gate）。当WL被激活（高电平）时，该行所有细胞的访问晶体管导通，细胞内存储的数据会传输到对应的位线对（BL/BLB）。</li>
<li><strong>BL（Bit Line，位线）与BLB（Bit Line Bar，反相位线）</strong>： 垂直方向的一对互补金属线，连接<strong>一列所有Memory Cell</strong>的<strong>访问晶体管源极/漏极</strong>（Source/Drain）。<ul>
<li><strong>BL</strong>：传输细胞存储的<strong>原始信号</strong>（如存储“1”时，BL为高电平）；</li>
<li><strong>BLB</strong>：传输<strong>BL的反相信号</strong>（如存储“1”时，BLB为低电平）； 两者形成<strong>差分信号</strong>（BL - BLB），目的是<strong>提高抗噪声能力</strong>（共模噪声会同时影响BL和BLB，差分信号不受其干扰）。</li>
</ul>
</li>
<li><strong>SA（Sense Amplifier， sense放大器）</strong>： 连接在每列BL/BLB的末端，用于<strong>放大微小的差分信号</strong>。</li>
</ul>
</blockquote>
<h3 id="地址译码"><a href="#地址译码" class="headerlink" title="地址译码"></a>地址译码</h3><p>​	地址译码的本质是<strong>将输入的二进制地址转换为选中特定存储单元的控制信号</strong>，关键目标是<strong>高效激活目标行（字线）<strong>和</strong>选择目标列（位线）</strong>。分为下面几步：</p>
<ul>
<li><strong>预译码（Predecoding）</strong>：将行地址拆分为多个子集（如8位行地址拆分为两个4位子集），用低扇入门（如4输入AND）生成预译码信号（16个信号/子集）。这是为了减少高扇入门的数量。</li>
<li><strong>行译码（Row Decoding）</strong>：将预译码信号组合（如2输入AND）生成<strong>全局字线（GWL）</strong>，再结合<strong>块选择信号</strong>（Block Select）生成<strong>局部字线（LWL）</strong>（Divided Wordline, DWL技术），激活目标行的所有存储单元。</li>
<li><strong>列译码（Column Decoding）</strong>：将列地址译码，通过**多路复用器（MUX）**选择目标列，连接到sense放大器或写入电路。</li>
</ul>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250719192032806.png"></p>
<h2 id="DRAM"><a href="#DRAM" class="headerlink" title="DRAM"></a>DRAM</h2><p>​	与SRAM不同，DRAM需定期刷新（dynamic），读写速度慢，适合作为主存。（但同样具有易失性）</p>
<h3 id="DRAM-1T1C-Cell"><a href="#DRAM-1T1C-Cell" class="headerlink" title="DRAM 1T1C Cell"></a>DRAM 1T1C Cell</h3><p>​	DRAM以<strong>1T1C存储单元</strong>（1个晶体管+1个电容）作为存储的基本单元。</p>
<h3 id="地址译码-1"><a href="#地址译码-1" class="headerlink" title="地址译码"></a>地址译码</h3><p>​	DRAM的译码过程可以分为下面几步：</p>
<ul>
<li><strong>行译码</strong>：行地址（如12位）通过<strong>行译码器</strong>激活对应的<strong>字线</strong>，选中一行的所有存储单元；</li>
<li><strong>列译码</strong>：列地址（如10位）通过<strong>列译码器</strong>选择对应的<strong>位线</strong>，连接到sense放大器或写入电路；</li>
<li><strong>Bank Selection</strong>：现代DRAM包含多个<strong>Bank</strong>，地址中的<strong>Bank ID</strong>选择目标bank，实现并行操作（提高带宽）。</li>
</ul>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250719193007174.png"></p>
<blockquote>
<p><strong>地址复用（Address Multiplexing）</strong>：DRAM的地址线是<strong>复用</strong>的（行地址与列地址共用同一组引脚），因此需通过**行地址 strobe（RAS#）<strong>和</strong>列地址 strobe（CAS#）**信号区分。</p>
</blockquote>
<h2 id="DRAM-Memory-Controller"><a href="#DRAM-Memory-Controller" class="headerlink" title="DRAM Memory Controller"></a>DRAM Memory Controller</h2><p>​	DRAM内存控制器起到“承上启下”的作用：（1）向上仲裁（CPU/I/O）竞争访问权；（2）向下管理调度各DRAM的访问。其核心架构为：</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250719193646279.png"></p>
<p>一些设计要点如下：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">                      		+-----------------+</span><br><span class="line">CPU/I/O Requests →  | 请求仲裁逻辑     | → 胜出请求进入地址映射</span><br><span class="line">                      		+-----------------+</span><br><span class="line">                                                ↓</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                   | 地址映射引擎     | → 输出 (Channel, Rank, Bank, Row, Column)</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                          	  ↓</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                   | DRAM命令生成器   | → 生成 ACT/READ/WRITE/PRE 序列</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                     	       ↓</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                   | 命令调度队列     | → 按策略排序命令 (FIFO/按库/按优先级)</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                       	     ↓</span><br><span class="line">                                  +-----------------+</span><br><span class="line">                                   | 电气接口驱动     | → 满足时序约束的DRAM信号输出</span><br><span class="line">                                  +-----------------+</span><br></pre></td></tr></table></figure>

<p>可以类比操作系统的管理：各个DRAM“类似于”各个进程（或者“库”），DRAM Memory Controller“类似于”OS。于是不难理解，其<strong>调度算法</strong>包含轮询 (Round-Robin)，最长队列优先 (LQF)，最早到期优先 (EDF)等。  </p>
<h2 id="SRAM-DRAM-Modeling"><a href="#SRAM-DRAM-Modeling" class="headerlink" title="SRAM, DRAM Modeling"></a>SRAM, DRAM Modeling</h2><h3 id="性能评估"><a href="#性能评估" class="headerlink" title="性能评估"></a>性能评估</h3><h4 id="评估原理"><a href="#评估原理" class="headerlink" title="评估原理"></a>评估原理</h4><p>所谓性能，其实就是读、写数据的<strong>延迟（消耗时间）</strong>。以一个DRAM做L4 LLC的系统为例，访问SRAM, DRAM的过程如下图：</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250721152125483.png"></p>
<p>该系统的一些参数以及一些常识性的结果如下：</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250721153534548.png"></p>
<p>以一次访问DRAM为例，访问过程如下：</p>
<p><img src="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/image-20250721154434002.png"></p>
<p>上图访问过程就是评估的原理，真实刻画了访问数据的延迟构成。</p>
<h4 id="评估方法"><a href="#评估方法" class="headerlink" title="评估方法"></a>评估方法</h4><ul>
<li>使用仿真工具：使用DRAM-sim可以快捷得到访问时间。</li>
<li>或者使用一些论文的模型、公式：比如zy学姐的论文On Design Space Exploration of Cache System in Multi-Chiplet Systems (DAC’25)。</li>
</ul>
<h3 id="面积、功耗评估"><a href="#面积、功耗评估" class="headerlink" title="面积、功耗评估"></a>面积、功耗评估</h3><p>具体的评估原理就略去了。只需要知道<strong>仿真工具Cacti</strong>即可。</p>
<h3 id="成本评估"><a href="#成本评估" class="headerlink" title="成本评估"></a>成本评估</h3><p>具体的评估原理就略去了。看论文里面的modeling。</p>
<blockquote>
<p><strong>参考文献</strong>：</p>
<ul>
<li>Memory Systems (Cache, DRAM, Disk).</li>
<li>Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture (DAC’14).</li>
</ul>
</blockquote>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://stellarhui.github.io">摘星的辉</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://stellarhui.github.io/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/">https://stellarhui.github.io/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/SRAM,%20DRAM%E5%92%8CMC/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://stellarhui.github.io" target="_blank">皓月星辰</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%8A%AF%E7%89%87%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80/">芯片设计基础</a></div><div class="post-share"><div class="social-share" data-image="/img/favicon.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2025/07/20/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/LLM%E5%8A%A0%E9%80%9F%E8%8A%AF%E7%89%87DSE%EF%BC%881%EF%BC%89%EF%BC%9A%E7%A1%AC%E4%BB%B6%E5%8F%98%E9%87%8F/" title="LLM加速芯片DSE（1）：硬件变量"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">LLM加速芯片DSE（1）：硬件变量</div></div><div class="info-2"><div class="info-item-1">LLM推理加速芯片DSE（1）：硬件变量设计芯片就像“盖楼”：在给定“地皮面积”（或者预算成本）的约束下，怎么规划盖楼，会使得性能（或者某个指标）最优？这就是DSE的意义。考虑片上面积给定的约束条件，有3类资源会占据片上面积：计算资源、存储资源、互联资源，因此DSE的工作经常将它们作为变量进行设计空间探索。这就是硬件变量。  评估指标：性能（执行时间），面积，功耗（或者散热），成本。 评估方法：（A） 使用仿真器或者真机跑数据；（B）使用论文中的model进行量化计算。  本节主要关注如何获取对应的性能、面积、功耗、成本数据。 计算类PE, CPU, GPU等。一般的性能评估方法是：（A.1）可以看微架构图，观察流水线的深度；（A.2）或者写verilog代码，运行仿真看最终消耗的cycle数目。 对于面积、功耗的评估，一般采用（A）写verilog代码，随后进行DC综合的方法。 对于成本的评估，需要细分PE的结构（多少MAC阵列，存储结构、控制单元的结构），然后使用（B）理论模型对各项进行估计并累加。 存储类资源类别：     SRAM DRAM    性能 （A）使用Cact...</div></div></div></a><a class="pagination-related" href="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/3D%E9%9B%86%E6%88%90%E8%8A%AF%E7%89%87/" title="3D集成芯片"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">3D集成芯片</div></div><div class="info-2"><div class="info-item-1">3D集成芯片3D集成与封装技术从2D IC到3D IC   维度 2D IC 3D IC    结构 单层平面布局 多层垂直堆叠（逻辑层、缓存层、DRAM层等）   互连方式 金属线水平绕行（长距离，高RC延迟） TSV垂直直连（短距离，低RC延迟）   互连密度 受限于引脚数量（带宽瓶颈） TSV密度 &gt;1000个/mm²（高带宽）   成本、散热 成本低，散热快 成本高，散热慢   3D封装技术​	3D封装技术通过封装级堆叠独立芯片（如Apple A8处理器堆叠CPU与DRAM），使用引线键合（Wire Bonding）或微凸块连接，通信依赖片外信号。常见的有2种：  3D集成技术​	该技术产生的是3D IC，通过硅通孔（TSV） 实现层间垂直互联，提供片内级高密度连接（微米级间距）。该技术具有下面的优势：  线长缩减（Wire Length Reduction）：带来通信延迟、功耗的减少。 内存带宽提升（Memory Bandwidth Improvement）：使用3D架构，可以堆叠DRAM作末级缓存（LLC）或者堆叠DRAM作主存。 垂直异构集成（Heteroge...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2025/07/19/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/3D%E9%9B%86%E6%88%90%E8%8A%AF%E7%89%87/" title="3D集成芯片"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-19</div><div class="info-item-2">3D集成芯片</div></div><div class="info-2"><div class="info-item-1">3D集成芯片3D集成与封装技术从2D IC到3D IC   维度 2D IC 3D IC    结构 单层平面布局 多层垂直堆叠（逻辑层、缓存层、DRAM层等）   互连方式 金属线水平绕行（长距离，高RC延迟） TSV垂直直连（短距离，低RC延迟）   互连密度 受限于引脚数量（带宽瓶颈） TSV密度 &gt;1000个/mm²（高带宽）   成本、散热 成本低，散热快 成本高，散热慢   3D封装技术​	3D封装技术通过封装级堆叠独立芯片（如Apple A8处理器堆叠CPU与DRAM），使用引线键合（Wire Bonding）或微凸块连接，通信依赖片外信号。常见的有2种：  3D集成技术​	该技术产生的是3D IC，通过硅通孔（TSV） 实现层间垂直互联，提供片内级高密度连接（微米级间距）。该技术具有下面的优势：  线长缩减（Wire Length Reduction）：带来通信延迟、功耗的减少。 内存带宽提升（Memory Bandwidth Improvement）：使用3D架构，可以堆叠DRAM作末级缓存（LLC）或者堆叠DRAM作主存。 垂直异构集成（Heteroge...</div></div></div></a><a class="pagination-related" href="/2025/07/21/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/%E5%A4%9A%E8%8A%AF%E7%B2%92%E7%B3%BB%E7%BB%9F%E7%9A%84%E4%BA%92%E8%81%94%E7%BB%93%E6%9E%84/" title="多芯粒系统的互联结构"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="info-item-2">多芯粒系统的互联结构</div></div><div class="info-2"><div class="info-item-1">多芯粒系统的互联结构本节主要关注多芯粒系统中用于互联、通信的3种结构：（1）路由器；（2）跨芯粒D2D接口；（3）I/O Die。下面将梳理其大致物理架构，重点关注如何评估其性能、功耗、面积、成本（以为DSE服务）。 路由器 D2D接口基本结构可以把芯粒间的die-to-die接口分为2层：物理层（physical layer (PHY)）和协议层（protocol layer (Adapter)）。（当然也有人分为3层，比如《Chiplet互连标准UCIe》，但本质相同）常见的D2D接口分为2类：  串行接口（serial interface）：特点是high-data-rate, long-reach, high-latency, high-power，例如SerDes； 并行接口（parallel interface）：特点是low-power, low-latency, short-reach, low-data-rate, and high-port-count (costly)，例如AIB, OpenHBI。   下图是两种接口的微架构。描述了数据包flit跨芯粒传输...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#SRAM-DRAM%E5%92%8CMemory-Controller"><span class="toc-number">1.</span> <span class="toc-text">SRAM, DRAM和Memory Controller</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#SRAM"><span class="toc-number">1.1.</span> <span class="toc-text">SRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#SRAM-Memory-Cell"><span class="toc-number">1.1.1.</span> <span class="toc-text">SRAM Memory Cell</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9C%B0%E5%9D%80%E8%AF%91%E7%A0%81"><span class="toc-number">1.1.2.</span> <span class="toc-text">地址译码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DRAM"><span class="toc-number">1.2.</span> <span class="toc-text">DRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#DRAM-1T1C-Cell"><span class="toc-number">1.2.1.</span> <span class="toc-text">DRAM 1T1C Cell</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9C%B0%E5%9D%80%E8%AF%91%E7%A0%81-1"><span class="toc-number">1.2.2.</span> <span class="toc-text">地址译码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DRAM-Memory-Controller"><span class="toc-number">1.3.</span> <span class="toc-text">DRAM Memory Controller</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#SRAM-DRAM-Modeling"><span class="toc-number">1.4.</span> <span class="toc-text">SRAM, DRAM Modeling</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%A7%E8%83%BD%E8%AF%84%E4%BC%B0"><span class="toc-number">1.4.1.</span> <span class="toc-text">性能评估</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%AF%84%E4%BC%B0%E5%8E%9F%E7%90%86"><span class="toc-number">1.4.1.1.</span> <span class="toc-text">评估原理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%AF%84%E4%BC%B0%E6%96%B9%E6%B3%95"><span class="toc-number">1.4.1.2.</span> <span class="toc-text">评估方法</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%A2%E7%A7%AF%E3%80%81%E5%8A%9F%E8%80%97%E8%AF%84%E4%BC%B0"><span class="toc-number">1.4.2.</span> <span class="toc-text">面积、功耗评估</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%88%90%E6%9C%AC%E8%AF%84%E4%BC%B0"><span class="toc-number">1.4.3.</span> <span class="toc-text">成本评估</span></a></li></ol></li></ol></li></ol></div></div></div></div></main><footer id="footer" style="background-image: url(/img/background.jpg);"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;2025 By 摘星的辉</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 7.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.4.2</a></span></div><div class="footer_custom_text"><div style="text-align:center; margin-top:20px;">
  <div style="margin-top:10px;">
    今天也要继续加油哦！
  </div>
</div>
</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const loadMathjax = () => {
    if (!window.MathJax) {
      window.MathJax = {
        tex: {
          inlineMath: [['$', '$'], ['\\(', '\\)']],
          tags: 'none',
        },
        chtml: {
          scale: 1.1
        },
        options: {
          enableMenu: true,
          renderActions: {
            findScript: [10, doc => {
              for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
                const display = !!node.type.match(/; *mode=display/)
                const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
                const text = document.createTextNode('')
                node.parentNode.replaceChild(text, node)
                math.start = {node: text, delim: '', n: 0}
                math.end = {node: text, delim: '', n: 0}
                doc.math.push(math)
              }
            }, '']
          }
        }
      }

      const script = document.createElement('script')
      script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
      script.id = 'MathJax-script'
      script.async = true
      document.head.appendChild(script)
    } else {
      MathJax.startup.document.state(0)
      MathJax.texReset()
      MathJax.typesetPromise()
    }
  }

  btf.addGlobalFn('encrypt', loadMathjax, 'mathjax')
  window.pjax ? loadMathjax() : window.addEventListener('load', loadMathjax)
})()</script></div><script id="canvas_nest" defer="defer" color="100,149,237" opacity="0.6" zIndex="-1" count="70" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>