#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Nov 14 19:50:46 2016
# Process ID: 1436
# Log file: C:/Users/Andrew/Documents/ISE Projects/ALU2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Andrew/Documents/ISE Projects/ALU2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Andrew/Documents/ISE Projects/ALU2/pa.fromHdl.tcl}
# create_project -name ALU2 -dir "C:/Users/Andrew/Documents/ISE Projects/ALU2/planAhead_run_1" -part xc3s1000ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ALU.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Andrew/Documents/ISE Projects/ALU2/ALU.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {FullAdder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ssd_decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SSD_controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Adder4Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top ALU $srcset
# add_files [list {ALU.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000ft256-4
Using Verific elaboration
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/FullAdder.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/ssd_decoder.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/SSD_controller.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/clk_gen.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/Adder4Bit.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU2/ALU.vhd" into library work
INFO: [Designutils 20-910] Reading macro library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/ALU2/ALU.ucf]
Finished Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/ALU2/ALU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ea40b4cc
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 588.379 ; gain = 137.156
update_compile_order -fileset sim_1
startgroup
set_property package_pin H13 [get_ports {inputX[3]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {inputX[2]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {inputX[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {inputX[0]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {inputY[3]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {inputY[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {inputY[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {inputY[0]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {SSD_anode[3]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {SSD_anode[2]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {SSD_anode[2]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {SSD_anode[1]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {SSD_anode[0]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {SSD_out[6]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {SSD_out[5]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {SSD_out[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {SSD_out[3]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {SSD_out[2]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {SSD_out[1]}]
endgroup
startgroup
set_property package_pin E14 [get_ports {SSD_out[0]}]
endgroup
set_property package_pin "" [get_ports [list  C_ALU_in]]
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Andrew/Documents/ISE Projects/ALU2\planAhead_pid1436.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 14 19:55:18 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
