/*
   Copyright 2013 Technical University of Denmark, DTU Compute.
   All rights reserved.

   This file is part of the time-predictable VLIW processor Patmos.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are met:

      1. Redistributions of source code must retain the above copyright notice,
         this list of conditions and the following disclaimer.

      2. Redistributions in binary form must reproduce the above copyright
         notice, this list of conditions and the following disclaimer in the
         documentation and/or other materials provided with the distribution.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER ``AS IS'' AND ANY EXPRESS
   OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
   NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY
   DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

   The views and conclusions contained in the software and documentation are
   those of the authors and should not be interpreted as representing official
   policies, either expressed or implied, of the copyright holder.
 */

/*
 * A write combine buffer
 *
 * Authors: Wolfgang Puffitsch (wpuffitsch@gmail.com)
 */

package datacache

import Chisel._

import patmos.Constants._
import patmos.WriteCombinePerf

import ocp._

class WriteNoBuffer() extends WriteBufferType {

  io.perf.hit := false.B
  io.perf.miss := false.B

  val addrWidth = io.writeMaster.M.Addr.getWidth
  val dataWidth = io.writeMaster.M.Data.getWidth
  val byteEnWidth = io.writeMaster.M.ByteEn.getWidth
  val burstLength = io.readMaster.burstLength
  val burstAddrBits = log2Up(burstLength)
  val byteAddrBits = log2Up(dataWidth/8)

  // State of transmission
  val idle :: write :: writeResp :: writeComb :: Nil = Enum(Bits(), 4)
  val state = Reg(init = idle)
  val cntReg = Reg(init = 0.U(burstAddrBits.W))

  // Register signals that come from write master
  val writeMasterReg = Reg(io.writeMaster.M)

  // Default responses
  io.readMaster.S := io.slave.S
  io.writeMaster.S := io.slave.S
  io.writeMaster.S.Resp := OcpResp.NULL

  // Read master requests are the default towards the slave
  io.slave.M := io.readMaster.M

  val wrPos = writeMasterReg.Addr(burstAddrBits+byteAddrBits-1, byteAddrBits)

  // Write burst
  when(state === write) {
    io.readMaster.S.Resp := OcpResp.NULL
    when(cntReg === Bits(0)) {
      io.slave.M.Cmd := OcpCmd.WR
      io.slave.M.Addr := Cat(writeMasterReg.Addr(addrWidth-1, burstAddrBits+byteAddrBits),
                             Fill(burstAddrBits+byteAddrBits, Bits(0)))
    }
    io.slave.M.DataValid := Bits(1)
    io.slave.M.Data := writeMasterReg.Data
    io.slave.M.DataByteEn := Bits(0)
    when(cntReg === wrPos) {
      io.slave.M.DataByteEn := writeMasterReg.ByteEn
    }
    when(io.slave.S.DataAccept === Bits(1)) {
      cntReg := cntReg + 1.U
    }
    when(cntReg === (burstLength - 1).U) {
      state := writeResp
    }
  }
  when(state === writeResp) {
    io.readMaster.S.Resp := OcpResp.NULL
    io.writeMaster.S.Resp := io.slave.S.Resp
    when(io.slave.S.Resp =/= OcpResp.NULL) {
      state := idle
    }
  }
  when(state =/= write) {
    writeMasterReg := io.writeMaster.M
  }

  // Start write transactions
  when(io.writeMaster.M.Cmd === OcpCmd.WR) {
    state := write
    io.perf.miss := true.B
  }
}
