# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ProiectBun.srcs/sources_1/new/VGA.vhd" \
"../../../../ProiectBun.srcs/sim_1/new/Simulare.vhd" \

# Do not sort compile order
nosort
