/* bench 2372.1.0 f48f73d05c07 */
/* bench 2372.1.1 7e11bce7e26f */
/* bench 2372.1.2 f080f1f13305 */
/* bench 2372.1.3 725623447bda */
/* bench 2372.1.4 e7fd39737fb2 */
/* bench 2372.1.5 c04838e44e18 */
/* bench 2372.1.6 bd5760e32350 */
/* bench 2372.1.7 b3f783ac5831 */
/* bench 2372.1.8 b1767cbcecc7 */
/* bench 2372.1.9 230da80f7e0f */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * include/asm-sh/cpu-sh4/sq.h
 *
 * Copyright (C) 2001, 2002, 2003  Paul Mundt
 * Copyright (C) 2001, 2002  M. R. Brown
 */
#ifndef __ASM_CPU_SH4_SQ_H
#define __ASM_CPU_SH4_SQ_H

#include <asm/addrspace.h>
#include <asm/page.h>
/* bench 24847.1.0 adfa6aa4c607 */
/* bench 24847.1.1 35f91022190b */
/* bench 24847.1.2 828fc1938bcf */
/* bench 24847.1.3 93ab65b6955f */
/* bench 24847.1.4 cf7891547677 */
/* bench 24847.1.5 8005c57f042e */
/* bench 24847.1.6 6146c0be4253 */
 * mapped to any physical address space. Since data is written (and aligned)
 * to 32-byte boundaries, we need to be sure that all allocations are aligned.
 */
#define SQ_SIZE                 32
#define SQ_ALIGN_MASK           (~(SQ_SIZE - 1))
#define SQ_ALIGN(addr)          (((addr)+SQ_SIZE-1) & SQ_ALIGN_MASK)

#define SQ_QACR0		(P4SEG_REG_BASE  + 0x38)
#define SQ_QACR1		(P4SEG_REG_BASE  + 0x3c)
#define SQ_ADDRMAX              (P4SEG_STORE_QUE + 0x04000000)

/* arch/sh/kernel/cpu/sh4/sq.c */
/* bench 27846.3.0 6d6be7a3e38e */
/* bench 27846.3.1 67c6cee01cad */
/* bench 27846.3.2 9cb56987e489 */
/* bench 27846.3.3 52863d091787 */
/* bench 27846.3.4 cdb993cfafa7 */
/* bench 27846.3.5 054fd16c0c69 */
/* bench 27846.3.6 ac3526c13622 */
/* bench 27846.3.7 451c86aa1f4f */
void sq_unmap(unsigned long vaddr);
void sq_flush_range(unsigned long start, unsigned int len);

#endif /* __ASM_CPU_SH4_SQ_H */
