Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 716d1d434af9406c84ce5fc14f03ae24 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rediv_behav xil_defaultlib.tb_rediv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_clk [C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sim_1/new/tb_rediv.sv:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divisor_f(div=3)
Compiling module xil_defaultlib.rediv_f(div=4,div2=2)
Compiling module xil_defaultlib.tb_rediv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rediv_behav
