{"vcs1":{"timestamp_begin":1709261725.308556361, "rt":1.34, "ut":0.23, "st":0.18}}
{"vcselab":{"timestamp_begin":1709261726.716451433, "rt":1.07, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1709261727.853377606, "rt":0.31, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709261724.783616562}
{"VCS_COMP_START_TIME": 1709261724.783616562}
{"VCS_COMP_END_TIME": 1709261729.484049456}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330184}}
{"stitch_vcselab": {"peak_mem": 231516}}
