{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 10:44:46 2020 " "Info: Processing started: Fri Nov 06 10:44:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Boussole -c Boussole " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Boussole -c Boussole" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boussole.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file boussole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boussole-rtl " "Info (12022): Found design unit 1: boussole-rtl" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 boussole " "Info (12023): Found entity 1: boussole" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-rtl " "Info (12022): Found design unit 1: diviseur-rtl" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info (12023): Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur1ms.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file diviseur1ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur1ms-rtl " "Info (12022): Found design unit 1: diviseur1ms-rtl" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur1ms " "Info (12023): Found entity 1: diviseur1ms" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Info (12022): Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/pwm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info (12023): Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Boussole " "Info (12127): Elaborating entity \"Boussole\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegistreCtrl Boussole.vhd(64) " "Warning (10036): Verilog HDL or VHDL warning at Boussole.vhd(64): object \"RegistreCtrl\" assigned a value but never read" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop Boussole.vhd(154) " "Warning (10492): VHDL Process Statement warning at Boussole.vhd(154): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu Boussole.vhd(154) " "Warning (10492): VHDL Process Statement warning at Boussole.vhd(154): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_valid Boussole.vhd(155) " "Warning (10492): VHDL Process Statement warning at Boussole.vhd(155): signal \"data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_CompasV Boussole.vhd(155) " "Warning (10492): VHDL Process Statement warning at Boussole.vhd(155): signal \"DATA_CompasV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:U0_div1 " "Info (12128): Elaborating entity \"diviseur\" for hierarchy \"diviseur:U0_div1\"" {  } { { "Boussole.vhd" "U0_div1" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur1ms diviseur1ms:U0_div1000 " "Info (12128): Elaborating entity \"diviseur1ms\" for hierarchy \"diviseur1ms:U0_div1000\"" {  } { { "Boussole.vhd" "U0_div1000" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Warning (13410): Pin \"readdata\[9\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Warning (13410): Pin \"readdata\[10\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Warning (13410): Pin \"readdata\[11\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Warning (13410): Pin \"readdata\[12\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Warning (13410): Pin \"readdata\[13\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Warning (13410): Pin \"readdata\[14\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Warning (13410): Pin \"readdata\[15\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Warning (13410): Pin \"readdata\[16\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Warning (13410): Pin \"readdata\[17\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Warning (13410): Pin \"readdata\[18\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Warning (13410): Pin \"readdata\[19\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Warning (13410): Pin \"readdata\[20\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Warning (13410): Pin \"readdata\[21\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Warning (13410): Pin \"readdata\[22\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Warning (13410): Pin \"readdata\[23\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Warning (13410): Pin \"readdata\[24\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Warning (13410): Pin \"readdata\[25\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Warning (13410): Pin \"readdata\[26\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Warning (13410): Pin \"readdata\[27\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Warning (13410): Pin \"readdata\[28\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Warning (13410): Pin \"readdata\[29\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Warning (13410): Pin \"readdata\[30\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Warning (13410): Pin \"readdata\[31\]\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Warning (21074): Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "Warning (15610): No output dependent on input pin \"writedata\[0\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "Warning (15610): No output dependent on input pin \"writedata\[3\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "Warning (15610): No output dependent on input pin \"writedata\[4\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "Warning (15610): No output dependent on input pin \"writedata\[5\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "Warning (15610): No output dependent on input pin \"writedata\[6\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "Warning (15610): No output dependent on input pin \"writedata\[7\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "Warning (15610): No output dependent on input pin \"writedata\[16\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "Warning (15610): No output dependent on input pin \"writedata\[17\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "Warning (15610): No output dependent on input pin \"writedata\[18\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "Warning (15610): No output dependent on input pin \"writedata\[19\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "Warning (15610): No output dependent on input pin \"writedata\[20\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "Warning (15610): No output dependent on input pin \"writedata\[21\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "Warning (15610): No output dependent on input pin \"writedata\[22\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "Warning (15610): No output dependent on input pin \"writedata\[23\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "Warning (15610): No output dependent on input pin \"writedata\[24\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "Warning (15610): No output dependent on input pin \"writedata\[25\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "Warning (15610): No output dependent on input pin \"writedata\[26\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "Warning (15610): No output dependent on input pin \"writedata\[27\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "Warning (15610): No output dependent on input pin \"writedata\[28\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "Warning (15610): No output dependent on input pin \"writedata\[29\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "Warning (15610): No output dependent on input pin \"writedata\[30\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "Warning (15610): No output dependent on input pin \"writedata\[31\]\"" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info (21057): Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info (21058): Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info (21059): Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Info (21061): Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 10:44:53 2020 " "Info: Processing ended: Fri Nov 06 10:44:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
