$date
   Thu Apr 10 23:43:52 2025
$end

$version
  2024.2.2
  $dumpfile ("tb.vcd") 
$end

$timescale
  1ps
$end

$scope module tb $end
$var reg 16 ! reg_write [15:0] $end
$var reg 16 " mem_write [15:0] $end
$var reg 16 # reg_result [15:0] $end
$var reg 16 $ mem_result [15:0] $end
$var reg 32 % idx [31:0] $end
$var reg 1 & clock $end
$var reg 32 ' reg_operation_type [31:0] $end
$var reg 32 ( mem_operation_type [31:0] $end
$var reg 32 ) addr [31:0] $end
$var reg 32 * current_address [31:0] $end
$var reg 32 + next_address [31:0] $end
$var reg 16 , instruction [15:0] $end
$var reg 1 - branch_flag $end
$var reg 1 . branch_select_flag $end
$var reg 1 / alu_zero_flag $end
$var reg 1 0 jump_flag $end
$upscope $end
$scope module glbl $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
b0 "
b0 #
b100100000 $
b10000 %
0&
b1 '
b0 (
b0 )
b0 *
b0 +
b0 ,
0-
0.
0/
00
$end

#1000
1&
b10 +

#2000
b10 !
b10 #
0&
b1 '
b100100000 ,

#3000
1&

#4000
b11000000110101 $
0&
b1 '
b10 )
b10 *

#5000
1&
b100 +

#6000
b100 !
b100 #
0&
b1 '
b11000000110101 ,

#7000
1&

#8000
b110000000000101 $
0&
b1 '
b100 )
b100 *

#9000
1&
b110 +

#10000
b110 !
b110 #
0&
b1 '
b110000000000101 ,

#11000
1&

#12000
b11000101000000 $
0&
b1 '
b110 )
b110 *

#13000
1&
b1000 +

#14000
b1000 !
b1000 #
0&
b1 '
b11000101000000 ,

#15000
1&

#16000
b100001 $
0&
b1 '
b1000 )
b1000 *

#17000
1&
b1010 +

#18000
b1010 !
b1010 #
0&
b1 '
b100001 ,

#19000
1&

#20000
b0 $
0&
b1 '
b1010 )
b1010 *

#21000
1&
b1100 +

#22000
b1100 !
0&
b0 '
b0 ,
