--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.778(R)|      SLOW  |   -3.179(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.194(R)|      SLOW  |   -1.924(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    3.537(R)|      SLOW  |   -1.651(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.538(R)|      SLOW  |         6.621(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.603(R)|      SLOW  |         6.622(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |         9.832(R)|      SLOW  |         6.241(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.777(F)|      SLOW  |         6.957(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        11.275(F)|      SLOW  |         7.280(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.842(F)|      SLOW  |         7.015(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        12.317(F)|      SLOW  |         8.026(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        12.472(F)|      SLOW  |         8.129(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        12.075(F)|      SLOW  |         7.852(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        14.189(F)|      SLOW  |         9.139(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        14.189(F)|      SLOW  |         9.139(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.770(F)|      SLOW  |         6.981(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        14.202(F)|      SLOW  |         9.172(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        12.568(F)|      SLOW  |         8.110(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        14.027(F)|      SLOW  |         9.017(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        14.917(F)|      SLOW  |         9.502(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.832(F)|      SLOW  |         7.012(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        14.025(F)|      SLOW  |         9.007(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        12.530(F)|      SLOW  |         8.059(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.913(F)|      SLOW  |         8.202(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.719(F)|      SLOW  |         8.119(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        12.905(F)|      SLOW  |         8.235(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.773(F)|      SLOW  |         8.147(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        10.530(F)|      SLOW  |         6.815(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.732(F)|      SLOW  |         6.969(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.707(F)|      SLOW  |         6.925(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.983(F)|      SLOW  |         8.465(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        12.314(F)|      SLOW  |         7.962(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.321(R)|      SLOW  |         5.389(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.470(R)|      SLOW  |         5.489(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.596(R)|      SLOW  |         5.699(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.706(R)|      SLOW  |         5.044(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.706(R)|      SLOW  |         5.459(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.091(R)|      SLOW  |         6.465(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        11.301(R)|      SLOW  |         6.427(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.524(R)|      SLOW  |         6.975(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.524(R)|      SLOW  |         7.037(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        11.412(R)|      SLOW  |         6.271(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.564(R)|      SLOW  |         7.552(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.708(R)|      SLOW  |         7.511(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.998(R)|      SLOW  |         6.530(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        10.373(R)|      SLOW  |         6.294(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        10.447(R)|      SLOW  |         6.463(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         9.157(R)|      SLOW  |         4.930(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         9.565(R)|      SLOW  |         5.259(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.288(R)|      SLOW  |         5.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         9.507(R)|      SLOW  |         5.626(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.973(R)|      SLOW  |         7.344(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.890(R)|      SLOW  |         5.795(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.890(R)|      SLOW  |         5.750(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.914(R)|      SLOW  |         6.021(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.628(R)|      SLOW  |         5.649(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.914(R)|      SLOW  |         6.430(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.815(R)|      SLOW  |         6.458(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.160(R)|      SLOW  |         5.305(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        10.154(R)|      SLOW  |         4.846(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         9.507(R)|      SLOW  |         4.376(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.653(R)|      SLOW  |         5.048(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.160(R)|      SLOW  |         4.971(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.653(R)|      SLOW  |         5.588(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        12.365(R)|      SLOW  |         5.916(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        12.365(R)|      SLOW  |         5.809(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.183(R)|      SLOW  |         5.976(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.933(R)|      SLOW  |         5.172(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        12.081(R)|      SLOW  |         7.674(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.857|    3.399|    3.488|    7.301|
RESET          |   20.143|   20.143|   20.520|   20.520|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    6.790|         |         |
GPIFII_PCLK_IN |    6.852|         |         |         |
RESET          |   12.594|   12.594|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.122|         |
RESET          |         |         |    2.150|    2.150|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 14:34:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



