(kicad_pcb (version 20171130) (host pcbnew 5.1.5+dfsg1-2~bpo9+1)

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 8)
    (zones 0)
    (modules 3)
    (nets 4)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 1.5)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.010000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 "Net-(C1-Pad1)")
  (net 3 "Net-(D1-Pad1)")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 1.5)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net GND)
    (add_net "Net-(C1-Pad1)")
    (add_net "Net-(D1-Pad1)")
  )

  (module Capacitors:0402 (layer F.Cu) (tedit 200000) (tstamp 5ED415C7)
    (at 68.2 67.2 270)
    (descr "GENERIC 1005 (0402) PACKAGE")
    (tags "GENERIC 1005 (0402) PACKAGE")
    (path /5ED4190A)
    (attr smd)
    (fp_text reference R1 (at 0 -1.27 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value "R " (at 0 1.27 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.19888 0.6477) (end -1.19888 -0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 1.19888 0.6477) (end -1.19888 0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 1.19888 -0.6477) (end 1.19888 0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start -1.19888 -0.6477) (end 1.19888 -0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 0.26924 0.2286) (end -0.26924 0.2286) (layer Dwgs.User) (width 0.1524))
    (fp_line (start -0.26924 -0.2286) (end 0.26924 -0.2286) (layer Dwgs.User) (width 0.1524))
    (fp_line (start -0.19812 0.29972) (end -0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start -0.19812 -0.29972) (end 0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start 0.19812 0.29972) (end 0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start -0.19812 0.29972) (end 0.19812 0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start 0.25654 0.3048) (end 0.25654 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.25654 -0.3048) (end 0.5588 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.5588 0.3048) (end 0.5588 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.25654 0.3048) (end 0.5588 0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 0.3048) (end -0.55372 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 -0.3048) (end -0.254 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.254 0.3048) (end -0.254 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 0.3048) (end -0.254 0.3048) (layer Dwgs.User) (width 0.06604))
    (pad 2 smd rect (at 0.57912 0 270) (size 0.84836 0.89916) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 smd rect (at -0.57912 0 270) (size 0.84836 0.89916) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(C1-Pad1)") (solder_mask_margin 0.1016))
  )

  (module Diode_SMD:D_SOD-523 (layer F.Cu) (tedit 586419F0) (tstamp 5ED415AF)
    (at 62.6 66.6 180)
    (descr "http://www.diodes.com/datasheets/ap02001.pdf p.144")
    (tags "Diode SOD523")
    (path /5ED46B62)
    (attr smd)
    (fp_text reference D1 (at 0 -1.3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value SCHOTTKY (at 0 1.4) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.6) (end -1.15 0.6) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.7 -0.6) (end -1.15 -0.6) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.65 0.45) (end -0.65 0.45) (layer F.Fab) (width 0.1))
    (fp_line (start -0.65 0.45) (end -0.65 -0.45) (layer F.Fab) (width 0.1))
    (fp_line (start -0.65 -0.45) (end 0.65 -0.45) (layer F.Fab) (width 0.1))
    (fp_line (start 0.65 -0.45) (end 0.65 0.45) (layer F.Fab) (width 0.1))
    (fp_line (start -0.2 0.2) (end -0.2 -0.2) (layer F.Fab) (width 0.1))
    (fp_line (start -0.2 0) (end -0.35 0) (layer F.Fab) (width 0.1))
    (fp_line (start -0.2 0) (end 0.1 0.2) (layer F.Fab) (width 0.1))
    (fp_line (start 0.1 0.2) (end 0.1 -0.2) (layer F.Fab) (width 0.1))
    (fp_line (start 0.1 -0.2) (end -0.2 0) (layer F.Fab) (width 0.1))
    (fp_line (start 0.1 0) (end 0.25 0) (layer F.Fab) (width 0.1))
    (fp_line (start 1.25 0.7) (end -1.25 0.7) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.25 0.7) (end -1.25 -0.7) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.25 -0.7) (end 1.25 -0.7) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.25 -0.7) (end 1.25 0.7) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 -0.6) (end -1.15 0.6) (layer F.SilkS) (width 0.12))
    (fp_text user %R (at 0 -1.3) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at -0.7 0) (size 0.6 0.7) (layers F.Cu F.Paste F.Mask)
      (net 3 "Net-(D1-Pad1)"))
    (pad 2 smd rect (at 0.7 0) (size 0.6 0.7) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(C1-Pad1)"))
    (model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_SOD-523.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitors:0402 (layer F.Cu) (tedit 200000) (tstamp 5ED41597)
    (at 72.8 67.2 270)
    (descr "GENERIC 1005 (0402) PACKAGE")
    (tags "GENERIC 1005 (0402) PACKAGE")
    (path /5ED41179)
    (attr smd)
    (fp_text reference C1 (at 0 -1.27 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value c1 (at 0 1.27 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.19888 0.6477) (end -1.19888 -0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 1.19888 0.6477) (end -1.19888 0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 1.19888 -0.6477) (end 1.19888 0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start -1.19888 -0.6477) (end 1.19888 -0.6477) (layer F.CrtYd) (width 0.0508))
    (fp_line (start 0.26924 0.2286) (end -0.26924 0.2286) (layer Dwgs.User) (width 0.1524))
    (fp_line (start -0.26924 -0.2286) (end 0.26924 -0.2286) (layer Dwgs.User) (width 0.1524))
    (fp_line (start -0.19812 0.29972) (end -0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start -0.19812 -0.29972) (end 0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start 0.19812 0.29972) (end 0.19812 -0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start -0.19812 0.29972) (end 0.19812 0.29972) (layer F.SilkS) (width 0.06604))
    (fp_line (start 0.25654 0.3048) (end 0.25654 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.25654 -0.3048) (end 0.5588 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.5588 0.3048) (end 0.5588 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start 0.25654 0.3048) (end 0.5588 0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 0.3048) (end -0.55372 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 -0.3048) (end -0.254 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.254 0.3048) (end -0.254 -0.3048) (layer Dwgs.User) (width 0.06604))
    (fp_line (start -0.55372 0.3048) (end -0.254 0.3048) (layer Dwgs.User) (width 0.06604))
    (pad 2 smd rect (at 0.57912 0 270) (size 0.84836 0.89916) (layers F.Cu F.Paste F.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 smd rect (at -0.57912 0 270) (size 0.84836 0.89916) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(C1-Pad1)") (solder_mask_margin 0.1016))
  )

  (segment (start 50.6 56) (end 79.2 56) (width 1.5) (layer F.Cu) (net 0))
  (segment (start 79.2 56) (end 79.2 77) (width 1.5) (layer F.Cu) (net 0))
  (segment (start 79.2 77) (end 50.6 77) (width 1.5) (layer F.Cu) (net 0))
  (segment (start 50.6 77) (end 50.6 56) (width 1.5) (layer F.Cu) (net 0))
  (segment (start 57.499581 66.6) (end 61.2 66.6) (width 1.5) (layer F.Cu) (net 2) (tstamp 5ED41AE3))
  (segment (start 69.2 66.6) (end 71.700419 66.6) (width 1.5) (layer F.Cu) (net 2) (tstamp 5ED41AE3))
  (segment (start 64 66.6) (end 65.8 66.6) (width 1.5) (layer F.Cu) (net 3))
  (segment (start 65.7 66.6) (end 67.2 66.6) (width 1.5) (layer F.Cu) (net 3))

)
