--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fx2lp_interface_top.twx fx2lp_interface_top.ncd -o
fx2lp_interface_top.twr fx2lp_interface_top.pcf

Design file:              fx2lp_interface_top.ncd
Physical constraint file: fx2lp_interface_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
fdata<0>    |    5.725(R)|      SLOW  |   -2.420(R)|      FAST  |pll_90            |   0.000|
fdata<1>    |    5.090(R)|      SLOW  |   -2.040(R)|      FAST  |pll_90            |   0.000|
fdata<2>    |    5.861(R)|      SLOW  |   -2.479(R)|      FAST  |pll_90            |   0.000|
fdata<3>    |    4.844(R)|      SLOW  |   -1.908(R)|      FAST  |pll_90            |   0.000|
fdata<4>    |    5.505(R)|      SLOW  |   -2.308(R)|      FAST  |pll_90            |   0.000|
fdata<5>    |    5.329(R)|      SLOW  |   -2.205(R)|      FAST  |pll_90            |   0.000|
fdata<6>    |    5.381(R)|      SLOW  |   -2.167(R)|      FAST  |pll_90            |   0.000|
fdata<7>    |    5.284(R)|      SLOW  |   -2.143(R)|      FAST  |pll_90            |   0.000|
fdata<8>    |    6.318(R)|      SLOW  |   -2.871(R)|      FAST  |pll_90            |   0.000|
fdata<9>    |    5.759(R)|      SLOW  |   -2.489(R)|      FAST  |pll_90            |   0.000|
fdata<10>   |    6.045(R)|      SLOW  |   -2.692(R)|      FAST  |pll_90            |   0.000|
fdata<11>   |    5.519(R)|      SLOW  |   -2.359(R)|      FAST  |pll_90            |   0.000|
fdata<12>   |    6.124(R)|      SLOW  |   -2.747(R)|      FAST  |pll_90            |   0.000|
fdata<13>   |    6.227(R)|      SLOW  |   -2.886(R)|      FAST  |pll_90            |   0.000|
fdata<14>   |    6.000(R)|      SLOW  |   -2.702(R)|      FAST  |pll_90            |   0.000|
fdata<15>   |    6.004(R)|      SLOW  |   -2.701(R)|      FAST  |pll_90            |   0.000|
flaga       |    6.075(R)|      SLOW  |   -2.593(R)|      FAST  |pll_90            |   0.000|
flagd       |    6.353(R)|      SLOW  |   -2.665(R)|      FAST  |pll_90            |   0.000|
reset       |    9.177(R)|      SLOW  |   -2.568(R)|      FAST  |pll_90            |   0.000|
send_req    |    5.802(R)|      SLOW  |   -2.470(R)|      FAST  |pll_90            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         6.054(R)|      SLOW  |         1.972(R)|      FAST  |pll_180           |   0.000|
            |         6.054(F)|      SLOW  |         1.978(F)|      FAST  |pll_180           |   0.000|
faddr<0>    |        10.728(R)|      SLOW  |         4.367(R)|      FAST  |pll_90            |   0.000|
faddr<1>    |        10.728(R)|      SLOW  |         4.367(R)|      FAST  |pll_90            |   0.000|
fdata<0>    |        11.424(R)|      SLOW  |         4.729(R)|      FAST  |pll_90            |   0.000|
fdata<1>    |        11.218(R)|      SLOW  |         4.598(R)|      FAST  |pll_90            |   0.000|
fdata<2>    |        11.508(R)|      SLOW  |         4.690(R)|      FAST  |pll_90            |   0.000|
fdata<3>    |        11.508(R)|      SLOW  |         4.586(R)|      FAST  |pll_90            |   0.000|
fdata<4>    |        11.218(R)|      SLOW  |         4.598(R)|      FAST  |pll_90            |   0.000|
fdata<5>    |        11.424(R)|      SLOW  |         4.634(R)|      FAST  |pll_90            |   0.000|
fdata<6>    |        11.459(R)|      SLOW  |         4.753(R)|      FAST  |pll_90            |   0.000|
fdata<7>    |        11.459(R)|      SLOW  |         4.753(R)|      FAST  |pll_90            |   0.000|
fdata<8>    |        11.147(R)|      SLOW  |         3.958(R)|      FAST  |pll_90            |   0.000|
fdata<9>    |        10.969(R)|      SLOW  |         4.061(R)|      FAST  |pll_90            |   0.000|
fdata<10>   |        10.981(R)|      SLOW  |         4.026(R)|      FAST  |pll_90            |   0.000|
fdata<11>   |        11.944(R)|      SLOW  |         4.026(R)|      FAST  |pll_90            |   0.000|
fdata<12>   |        11.123(R)|      SLOW  |         4.299(R)|      FAST  |pll_90            |   0.000|
fdata<13>   |        11.533(R)|      SLOW  |         4.299(R)|      FAST  |pll_90            |   0.000|
fdata<14>   |        10.960(R)|      SLOW  |         4.454(R)|      FAST  |pll_90            |   0.000|
fdata<15>   |        11.293(R)|      SLOW  |         4.454(R)|      FAST  |pll_90            |   0.000|
sloe        |        10.910(R)|      SLOW  |         4.582(R)|      FAST  |pll_90            |   0.000|
slrd        |        10.967(R)|      SLOW  |         4.548(R)|      FAST  |pll_90            |   0.000|
slwr        |        11.454(R)|      SLOW  |         4.770(R)|      FAST  |pll_90            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.551|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 21 16:47:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



