Instruction,Format,Description,ALU Function,Immediate?,Minimal Core,Implemented?
ADD,R,x[rd] = x[rs1] + x[rs2],ADD,No,Yes,
SUB,R,x[rd] = x[rs1] - x[rs2],SUB,No,Yes,
ADDI,I,x[rd] = x[rs1] + imm,ADD,Yes (I-type),Yes,
AND,R,x[rd] = x[rs1] & x[rs2],AND,No,Yes,
OR,R,x[rd] = x[rs1] | x[rs2],OR,No,Yes,
XOR,R,x[rd] = x[rs1] ^ x[rs2],XOR,No,Yes,
ANDI,I,x[rd] = x[rs1] & imm,AND,Yes (I-type),Yes,
ORI,I,x[rd] = x[rs1] | imm,OR,Yes (I-type),Yes,
XORI,I,x[rd] = x[rs1] ^ imm,XOR,Yes (I-type),Yes,
SLL,R,x[rd] = x[rs1] << x[rs2],SLL,No,Yes,
SRL,R,x[rd] = x[rs1] >> x[rs2],SRL,No,Yes,
SRA,R,x[rd] = x[rs1] >>> x[rs2],SRA,No,Yes,
SLLI,I,x[rd] = x[rs1] << shamt,SLL,Yes (I-type),Yes,
SRLI,I,x[rd] = x[rs1] >> shamt,SRL,Yes (I-type),Yes,
SRAI,I,x[rd] = x[rs1] >>> shamt,SRA,Yes (I-type),Yes,
SLT,R,x[rd] = x[rs1] < x[rs2] (signed),SLT,No,Yes,
SLTU,R,x[rd] = x[rs1] < x[rs2] (unsigned),SLTU,No,Yes,
SLTI,I,x[rd] = x[rs1] < imm (signed),SLT,Yes (I-type),Yes,
SLTIU,I,x[rd] = x[rs1] < imm (unsigned),SLTU,Yes (I-type),Yes,
LUI,U,x[rd] = imm << 12,PASS IMM,Yes (U-type),Yes,
AUIPC,U,x[rd] = PC + (imm << 12),ADD,Yes (U-type),Yes,
JAL,J,x[rd] = PC+4; PC += imm,ADD/PC logic,Yes (J-type),Yes,
JALR,I,x[rd] = PC+4; PC = x[rs1]+imm,ADD/PC logic,Yes (I-type),Yes,
BEQ,B,if (x[rs1] == x[rs2]) PC += imm,"SUB, CMP",Yes (B-type),Yes,
BNE,B,if (x[rs1] != x[rs2]) PC += imm,"SUB, CMP",Yes (B-type),Yes,
BLT,B,if (x[rs1] < x[rs2]) PC += imm,SLT,Yes (B-type),Yes,
BGE,B,if (x[rs1] >= x[rs2]) PC += imm,SLT + NOT,Yes (B-type),Yes,
BLTU,B,if (x[rs1] < x[rs2]) unsigned,SLTU,Yes (B-type),Yes,
BGEU,B,if (x[rs1] >= x[rs2]) unsigned,SLTU + NOT,Yes (B-type),Yes,
LW,I,x[rd] = MEM[x[rs1] + imm],ADD,Yes (I-type),Yes,
SW,S,MEM[x[rs1] + imm] = x[rs2],ADD,Yes (S-type),Yes,
