Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tdc_tb_func_impl xil_defaultlib.tdc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module xil_defaultlib.clocks
Compiling module unisims_ver.LUT5(INIT=32'b01000000000000000)
Compiling module unisims_ver.LUT4(INIT=16'b0111111111111111)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.debouncer__1
Compiling module xil_defaultlib.debouncer
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.TDC
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.tdc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tdc_tb_func_impl
