<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 40960 has been inferred" OldID="for.inc.store.14, for.inc.store.21, for.inc.store.28, for.inc.store.35, for.inc.store.42," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][5])" Length="40960" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 393216 has been inferred" OldID="for.inc.load.104, for.inc.load.109, for.inc.load.114, for.inc.load.119, for.inc.load.124, for.inc.load.129, for.inc.load.134, for.inc.load.139, for.inc.load.144, for.inc.load.149, for.inc.load.154, for.inc.load.159, for.inc.load.164, for.inc.load.169, for.inc.load.174, for.inc.load.179, for.inc.load.184, for.inc.load.189, for.inc.load.194, for.inc.load.199, for.inc.load.204, for.inc.load.209, for.inc.load.214, for.inc.load.219, for.inc.load.224, for.inc.load.229, for.inc.load.234, for.inc.load.239, for.inc.load.244, for.inc.load.249, for.inc.load.254, for.inc.load.259, for.inc.load.264, for.inc.load.269, for.inc.load.274, for.inc.load.279, for.inc.load.284, for.inc.load.289, for.inc.load.294, for.inc.load.299, for.inc.load.304, for.inc.load.309, for.inc.load.314, for.inc.load.319, for.inc.load.324, for.inc.load.329, for.inc.load.334, for.inc.load.339," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][48])" Length="393216" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 393216 x 16bit words has been widened by 16: 24576 x 256bit words" OldID="inseq," ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][48])" Length="24576" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 24576 and bit width 256 in loop 'VITIS_LOOP_8_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" Length="24576" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 40960 and bit width 16 in loop 'VITIS_LOOP_23_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" Length="40960" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

