{
    "@graph": [
        {
            "@id": "gnd:4268385-3",
            "sameAs": "VERILOG"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1773890344",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource(XXII, 382 p.)",
            "creator": [
                "Thomas, Donald E.",
                "Moorby, Philip R."
            ],
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(ppn)1773890344",
                "(isbn13)9780306476662",
                "(firstid)KEP:03893437X",
                "(doi)10.1007/b116662"
            ],
            "publisher": "Imprint: Springer",
            "subject": [
                "Computer aided design",
                "Compilers (Computer programs).",
                "(classificationName=bk, id=106414070)53.52 - Elektronische Schaltungen",
                "(classificationName=loc)TK7885.7",
                "Microelectronics.",
                "Systems engineering",
                "Electronics.",
                "Computers.",
                "Computer Science",
                "Computer-aided engineering.",
                "(classificationName=ddc)621.3815",
                "Electrical engineering.",
                "(classificationName=linsearch:mapping)elt",
                "Programming languages (Electronic computers).",
                "Electronic circuits.",
                "(classificationName=rvk)ST 250",
                "(classificationName=ddc)621.39/5",
                "Electronics"
            ],
            "title": "The Verilog\u00ae Hardware Description Language",
            "abstract": [
                "Verilog \u2014 A Tutorial Introduction -- Logic Synthesis -- Behavioral Modeling -- Concurrent Processes -- Module Hierarchy -- Logic Level Modeling -- Cycle-Accurate Specification -- Advanced Timing -- User-Defined Primitives -- Switch Level Modeling -- Projects.",
                "xv From the Old to the New xvii Acknowledgments xxi 1 Verilog \u2013 A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (\"."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SCS",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-SEB"
            ],
            "issued": "2002",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": {
                "@id": "gnd:4268385-3"
            },
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9781402070891.pdf",
            "isLike": "doi:10.1007/b116662",
            "P60163": "New York, NY"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "contributor": "http://purl.org/dc/terms/contributor",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}