{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513079138751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513079138763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:45:38 2017 " "Processing started: Tue Dec 12 12:45:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513079138763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079138763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079138763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513079139658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513079139658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubMain-behave " "Found design unit 1: SubMain-behave" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165759 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubMain " "Found entity 1: SubMain" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMAchine-behave " "Found design unit 1: StateMAchine-behave" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165762 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513079165822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output1 Main.vhd(42) " "VHDL Signal Declaration warning at Main.vhd(42): used implicit default value for signal \"Output1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513079165824 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output2 Main.vhd(43) " "VHDL Signal Declaration warning at Main.vhd(43): used implicit default value for signal \"Output2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513079165824 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output3 Main.vhd(44) " "VHDL Signal Declaration warning at Main.vhd(44): used implicit default value for signal \"Output3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513079165824 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output4 Main.vhd(45) " "VHDL Signal Declaration warning at Main.vhd(45): used implicit default value for signal \"Output4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513079165824 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubMain SubMain:SubMain_1 " "Elaborating entity \"SubMain\" for hierarchy \"SubMain:SubMain_1\"" {  } { { "Main.vhd" "SubMain_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513079165826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fallingedge.vhd 2 1 " "Using design file fallingedge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165854 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513079165854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513079165854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge SubMain:SubMain_1\|FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\"" {  } { { "SubMain.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513079165855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine SubMain:SubMain_1\|StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"SubMain:SubMain_1\|StateMachine:StateMachine_1\"" {  } { { "SubMain.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513079165859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountValueSaved StateMachine.vhd(46) " "Verilog HDL or VHDL warning at StateMachine.vhd(46): object \"CountValueSaved\" assigned a value but never read" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(75) " "VHDL Process Statement warning at StateMachine.vhd(75): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(78) " "VHDL Process Statement warning at StateMachine.vhd(78): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(81) " "VHDL Process Statement warning at StateMachine.vhd(81): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(140) " "VHDL Process Statement warning at StateMachine.vhd(140): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode StateMachine.vhd(67) " "VHDL Process Statement warning at StateMachine.vhd(67): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513079165862 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(179) " "VHDL Process Statement warning at StateMachine.vhd(179): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(182) " "VHDL Process Statement warning at StateMachine.vhd(182): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(188) " "VHDL Process Statement warning at StateMachine.vhd(188): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValueBuzzer StateMachine.vhd(206) " "VHDL Process Statement warning at StateMachine.vhd(206): signal \"CountValueBuzzer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(218) " "VHDL Process Statement warning at StateMachine.vhd(218): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValue StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"CountValue\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513079165863 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerEnable StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"BuzzerEnable\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValueBuzzer StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"CountValueBuzzer\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerEnable StateMachine.vhd(167) " "Inferred latch for \"BuzzerEnable\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[0\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[0\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[1\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[1\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[2\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[2\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[3\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[3\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[4\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[4\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[5\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[5\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[6\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[6\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165864 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[7\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[7\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[8\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[8\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[9\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[9\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[10\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[10\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[11\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[11\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[12\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[12\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_330 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_330\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_321 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_321\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_320\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_310\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_300\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_290\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_221 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_221\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_220 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_220\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165865 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_210 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_210\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_200\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_190\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_120\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_111\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_110\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_100\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_reset\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079165866 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[1\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166817 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[2\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166817 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[3\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166817 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[4\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166818 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[5\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166818 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[6\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166818 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[7\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166818 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[8\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166818 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[9\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166819 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[10\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166819 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[11\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166819 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[12\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166819 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166820 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_1190 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166820 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_1130 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166820 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_1100 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166820 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_210_980 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_210_980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166820 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_221_920 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_221_920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166821 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_1160 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166821 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_890 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166821 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_860 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166821 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_830 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166821 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_321_770 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_321_770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166822 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_200_1010 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_200_1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166822 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_330_740 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_330_740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166822 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_1040 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513079166823 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513079166823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[4\] GND " "Pin \"Output1\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[5\] GND " "Pin \"Output1\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[6\] GND " "Pin \"Output1\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[4\] GND " "Pin \"Output2\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[5\] GND " "Pin \"Output2\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[6\] GND " "Pin \"Output2\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[0\] GND " "Pin \"Output3\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[1\] GND " "Pin \"Output3\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[2\] GND " "Pin \"Output3\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[3\] GND " "Pin \"Output3\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[4\] GND " "Pin \"Output3\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[5\] GND " "Pin \"Output3\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[6\] GND " "Pin \"Output3\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[0\] GND " "Pin \"Output4\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[1\] GND " "Pin \"Output4\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[2\] GND " "Pin \"Output4\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[3\] GND " "Pin \"Output4\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[4\] GND " "Pin \"Output4\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[5\] GND " "Pin \"Output4\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[6\] GND " "Pin \"Output4\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|Output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValue_o\[0\] GND " "Pin \"CountValue_o\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|CountValue_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[1\] GND " "Pin \"DebugLED\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|DebugLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[3\] GND " "Pin \"DebugLED\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|DebugLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[5\] GND " "Pin \"DebugLED\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513079166910 "|Main|DebugLED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513079166910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513079167082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513079168030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513079168030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerOverride " "No output dependent on input pin \"BuzzerOverride\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513079168102 "|Main|BuzzerOverride"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513079168102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513079168102 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513079168102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513079168102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513079168102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513079168140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:46:08 2017 " "Processing ended: Tue Dec 12 12:46:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513079168140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513079168140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513079168140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513079168140 ""}
