// SPDX-License-Identifier: GPL-2.0+
/*
 * dts file for Trenz Electronic TE0802-02
 *
 * Author: Erik Banvik <erik.public@gmail.com>
 */

/dts-v1/;

#include "zynqmp.dtsi"
#include "zynqmp-clk-ccf.dtsi"
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
#include <dt-bindings/phy/phy.h>

/ {
	model = "ZynqMP TE0802-02";
	compatible = "xlnx,zynqmp-te0802-02", "xlnx,zynqmp";

	aliases {
		ethernet0 = &gem3;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		serial0 = &uart0;
		spi0 = &qspi;
	};

	chosen {
		bootargs = "earlycon clk_ignore_unused console=ttyPS0,115200";
		stdout-path = "serial0:115200n8";
		xlnx,eeprom = &eeprom;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x3ff00000>;
	};

   refclk0:psgtr_pcie_clock {
		compatible = "fixed-clock";
		#clock-cells = <0x00>;
		clock-frequency = <100000000>;
   };

	refclk1:psgtr_usb_clock {
		compatible = "fixed-clock";
		#clock-cells = <0x00>;
		clock-frequency = <26000000>;
   };
	
	refclk2:psgtr_dp_clock {
		compatible = "fixed-clock";
		#clock-cells = <0x00>;
		clock-frequency = <27000000>;
	};

	dpcon {
		compatible = "dp-connector";
		label = "P11";
		type = "full-size";

		port {
			dpcon_in: endpoint {
				remote-endpoint = <&dpsub_dp_out>;
			};
		};
	};

	cpus {
	     /delete-node/ cpu@2;
	     /delete-node/ cpu@3;
	};

	pmu {
		interrupts = <0 143 4>,
			     <0 144 4>;
		interrupt-affinity = <&cpu0>,
				     <&cpu1>;
	};

	thermal-zones {
		apu-thermal {
			cooling-maps {
				map {
					cooling-device =
						<&cpu0 (~0) (~0)>,
						<&cpu1 (~0) (~0)>;
				};
			};
		};
	};

	axi {
		/delete-node/ debug@fee10000;
		/delete-node/ debug@fef10000;
	};
};

&fpd_dma_chan1 {
	status = "okay";
};

&fpd_dma_chan2 {
	status = "okay";
};

&fpd_dma_chan3 {
	status = "okay";
};

&fpd_dma_chan4 {
	status = "okay";
};

&fpd_dma_chan5 {
	status = "okay";
};

&fpd_dma_chan6 {
	status = "okay";
};

&fpd_dma_chan7 {
	status = "okay";
};

&fpd_dma_chan8 {
	status = "okay";
};

&gem3 {
	status = "okay";
	phy-mode = "rgmii-id";
	nvmem-cells = <&eth0_addr>;
	nvmem-cell-names = "mac-address";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gem3_default>;
};

&gpio {
	status = "okay";
	emio-gpio-width = <0x20>;
	gpio-mask-high = <0x00>;
	gpio-mask-low = <0x5600>;

};

&i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c0_default>;
};

&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_default>;

	eeprom: eeprom@50 {
		#address-cells = <1>;
		#size-cells = <1>;
		
		compatible = "microchip,24aa025", "atmel,24c02";
		reg = <0x50>;
		pagesize = <16>;
		address-width = <8>;
		eth0_addr: eth-mac-addr@FA {
			reg = <0xFA 0x06>;
		};
	};
};

&pinctrl0 {
	status = "okay";
	pinctrl_uart0_default: uart0-default {
		mux {
			groups = "uart0_2_grp";
			function = "uart0";
		};

		conf {
			groups = "uart0_2_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_sdhci0_default: sdhci0-default {
		mux {
			groups = "sdio0_3_grp";
			function = "sdio0";
		};

		conf {
			groups = "sdio0_3_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};

		mux-cd {
			groups = "sdio0_cd_0_grp";
			function = "sdio0_cd";
		};

		conf-cd {
			groups = "sdio0_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c0_default: i2c0-default {
		mux {
			groups = "i2c0_4_grp";
			function = "i2c0";
		};
	};

	pinctrl_i2c1_default: i2c1-default {
		mux {
			groups = "i2c1_2_grp";
			function = "i2c1";
		};
	};

	pinctrl_qspi_default: qspi-default {
		mux {
			function = "qspi0";
			groups = "qspi0_1_grp";
		};

		mux-ss {
			function = "qspi_ss";
			groups = "qspi_ss_1_grp";
		};
	};

	pinctrl_usb0_default: usb0-default {
		mux {
			function = "usb0";
			groups = "usb0_0_grp";
		};
	};

	pinctrl_gem3_default: gem3-default {
		mux {
			function = "ethernet3";
			groups = "ethernet3_0_grp";
		};

		mux-mdio {
			function = "mdio3";
			groups = "mdio3_0_grp";
		};
	};

	pinctrl_pcie_default: pcie-default {
		mux {
			function = "pcie0";
			groups = "pcie0_2_grp";
		};
	};
};

&pcie {
	status = "okay";
	xlnx,tz-nonsecure = <0x00>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie_default>;
};

&psgtr {
	status = "okay";
	clocks = <&refclk0 &refclk1 &refclk2>;
	clock-names = "ref0\0ref1\0ref2";
};

&qspi {
	status = "okay";
	is-dual = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi_default>;

	flash@0 {
		compatible = "micron,mt25ql256a", "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0>;

		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <90000000>;
		// QSPI flash, 32Mb
		partition@fsbl { 
			// first stage boot loader, u-boot-spl, 1Mb
			label = "fsbl";
			reg = <0x0000000 0x0100000>;
		};
		partition@ssbl_config { 
			// second stage boot loader configuration, 1Mb
			label = "ssbl_config";
			reg = <0x0100000 0x0100000>;
		};
		partition@ssbl { 
			// second stage boot loader, u-boot, 4Mb
			label = "ssbl";
			reg = <0x0200000 0x0400000>;
		};
		partition@linux { 
			// Linux kernel, 10Mb
			label = "linux";
			reg = <0x0600000 0x0a00000>;
		};
		// Data, 16Mb
		partition@data { 
			label = "data";
			reg = <0x1000000 0x1000000>;
		};
	};
};

&spi0 {
	status = "okay";
	is-decoded-cs = <0>;
	num-cs = <2>;

	spidev@0 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <30000000>;
		reg = <0>; // chip select
	};
	spidev@1 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <30000000>;
		reg = <1>; // chip select
	};
};

&spi1 {
	status = "okay";
};

&rtc {
	status = "okay";
};

&sdhci0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sdhci0_default>;
	clock-frequency = <187500000>;
	xlnx,mio-bank = <0>;
	no-1-8-v;
	disable-wp;
};

&uart0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0_default>;
};

&usb0 {
	status = "okay";
	xlnx,tz-nonsecure = <0x01>;
	xlnx,usb-polarity = <0x00>;
	xlnx,usb-reset-mode = <0x00>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb0_default>;
};

&dwc3_0 {
	status = "okay";
	dr_mode = "host";
	snps,usb3_lpm_capable;
	maximum-speed = "super-speed";
};

&watchdog0 {
	status = "okay";
};

&xilinx_ams {
	status = "okay";
};

&ams_ps {
	status = "okay";
};

&ams_pl {
	status = "okay";
};

&zynqmp_dpdma {
	status = "okay";
};

&zynqmp_dpsub {
	status = "okay";
	phy-names = "dp-phy0", "dp-phy1";
	phys = <&psgtr 3 PHY_TYPE_DP 0 2>,
	       <&psgtr 2 PHY_TYPE_DP 1 2>;

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		
		port@5 {
			reg = <5>;
			dpsub_dp_out: endpoint {
				remote-endpoint = <&dpcon_in>;
			};
		};
	};
};
