Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 210eef98bf6c43ab983d6efc9e7d412b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_2_behav xil_defaultlib.test_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/hsipin/HW6a_2/HW6a_2.srcs/sim_1/new/BC.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/hsipin/HW6a_2/HW6a_2.srcs/sim_1/new/BC.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.BinaryCounter_a
Compiling module xil_defaultlib.BinaryCounter_b
Compiling module xil_defaultlib.test_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_2_behav
