INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/sources_1/imports/8_Bit_Processor/8Bit_Multiplier/8Bit_Multiplier.srcs/sources_1/new/Adder_1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/sources_1/imports/8_Bit_Processor/8Bit_Multiplier/8Bit_Multiplier.srcs/sources_1/new/Adder_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/Comparator_4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/ControlPath_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/DataSelector_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/DataSelector_nBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_nBit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/Datapath_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/Divider_4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/LoadAndCountDownRegister_nBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndCountDownRegister_nBit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/LoadRegister_16Bit_Mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadRegister_16Bit_Mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/LoadRegister_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadRegister_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/Multiplier_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/NorGate_nBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NorGate_nBit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/sources_1/imports/8_Bit_Processor/8Bit_Divider/8Bit_Divider.srcs/sources_1/imports/4_Bit_Divider.srcs/sources_1/new/Substractor_1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Substractor_1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/sources_1/imports/8_Bit_Processor/8Bit_Divider/8Bit_Divider.srcs/sources_1/imports/4_Bit_Divider.srcs/sources_1/new/Substractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Substractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/imports/new/UpCounter_4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UpCounter_4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sources_1/new/uC_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uC_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BitBucketLocalRepository/verilog-projects/8_Bit_Processor/8Bit_uC/8Bit_uC.srcs/sim_1/new/tb_uC_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uC_8Bit
