

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Mon Nov 21 17:02:19 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2513|  2513|  2513|  2513|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2511|  2511|        13|          1|          1|  2500|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: nnz_read [1/1] 1.04ns
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

ST_1: stg_17 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_4, %._crit_edge ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %i, -1596

ST_2: i_4 [1/1] 1.84ns
:2  %i_4 = add i12 %i, 1

ST_2: stg_21 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: i_cast1 [1/1] 0.00ns
:0  %i_cast1 = zext i12 %i to i32

ST_2: tmp [1/1] 2.52ns
:4  %tmp = icmp slt i32 %i_cast1, %nnz_read

ST_2: stg_24 [1/1] 0.00ns
:5  br i1 %tmp, label %branch0, label %._crit_edge

ST_2: tmp_s [1/1] 0.00ns
branch0:0  %tmp_s = zext i12 %i to i64

ST_2: row_addr [1/1] 0.00ns
branch0:1  %row_addr = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_s

ST_2: row_load [2/2] 2.71ns
branch0:2  %row_load = load i6* %row_addr, align 1


 <State 3>: 2.71ns
ST_3: row_load [1/2] 2.71ns
branch0:2  %row_load = load i6* %row_addr, align 1

ST_3: extLd [1/1] 0.00ns
branch0:3  %extLd = sext i6 %row_load to i32

ST_3: tmp_12 [1/1] 0.00ns
branch0:4  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %row_load, i32 5)

ST_3: stg_31 [1/1] 0.00ns
branch0:5  br i1 %tmp_12, label %._crit_edge, label %branch2

ST_3: val_addr [1/1] 0.00ns
branch2:0  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

ST_3: val_load [2/2] 2.71ns
branch2:1  %val_load = load float* %val_addr, align 4

ST_3: col_addr [1/1] 0.00ns
branch2:2  %col_addr = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_s

ST_3: col_load [2/2] 2.71ns
branch2:3  %col_load = load i8* %col_addr, align 1

ST_3: tmp_8 [1/1] 0.00ns
branch2:8  %tmp_8 = zext i32 %extLd to i64

ST_3: output_addr [1/1] 0.00ns
branch2:9  %output_addr = getelementptr [25 x float]* %output_r, i64 0, i64 %tmp_8


 <State 4>: 5.10ns
ST_4: val_load [1/2] 2.71ns
branch2:1  %val_load = load float* %val_addr, align 4

ST_4: col_load [1/2] 2.71ns
branch2:3  %col_load = load i8* %col_addr, align 1

ST_4: tmp_6 [1/1] 0.00ns
branch2:4  %tmp_6 = sext i8 %col_load to i64

ST_4: vector_addr [1/1] 0.00ns
branch2:5  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_6

ST_4: vector_load [2/2] 2.39ns
branch2:6  %vector_load = load float* %vector_addr, align 4


 <State 5>: 8.09ns
ST_5: vector_load [1/2] 2.39ns
branch2:6  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_7 [4/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_7 [3/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_7 [2/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

ST_7: output_load [2/2] 2.39ns
branch2:10  %output_load = load float* %output_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_7 [1/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

ST_8: output_load [1/2] 2.39ns
branch2:10  %output_load = load float* %output_addr, align 4


 <State 9>: 7.26ns
ST_9: tmp_9 [5/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 10>: 7.26ns
ST_10: tmp_9 [4/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 11>: 7.26ns
ST_11: tmp_9 [3/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 12>: 7.26ns
ST_12: tmp_9 [2/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 13>: 7.26ns
ST_13: tmp_9 [1/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 14>: 2.39ns
ST_14: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_14: tmp_15 [1/1] 0.00ns
:2  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind

ST_14: stg_57 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_14: stg_58 [1/1] 2.39ns
branch2:12  store float %tmp_9, float* %output_addr, align 4

ST_14: stg_59 [1/1] 0.00ns
branch2:13  br label %._crit_edge

ST_14: empty_21 [1/1] 0.00ns
._crit_edge:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_15) nounwind

ST_14: stg_61 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 15>: 0.00ns
ST_15: stg_62 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read    (read             ) [ 0011111111111110]
stg_17      (br               ) [ 0111111111111110]
i           (phi              ) [ 0010000000000000]
exitcond    (icmp             ) [ 0011111111111110]
i_4         (add              ) [ 0111111111111110]
stg_21      (br               ) [ 0000000000000000]
i_cast1     (zext             ) [ 0000000000000000]
tmp         (icmp             ) [ 0011111111111110]
stg_24      (br               ) [ 0000000000000000]
tmp_s       (zext             ) [ 0011000000000000]
row_addr    (getelementptr    ) [ 0011000000000000]
row_load    (load             ) [ 0000000000000000]
extLd       (sext             ) [ 0000000000000000]
tmp_12      (bitselect        ) [ 0011111111111110]
stg_31      (br               ) [ 0000000000000000]
val_addr    (getelementptr    ) [ 0010100000000000]
col_addr    (getelementptr    ) [ 0010100000000000]
tmp_8       (zext             ) [ 0000000000000000]
output_addr (getelementptr    ) [ 0010111111111110]
val_load    (load             ) [ 0010011110000000]
col_load    (load             ) [ 0000000000000000]
tmp_6       (sext             ) [ 0000000000000000]
vector_addr (getelementptr    ) [ 0010010000000000]
vector_load (load             ) [ 0010001110000000]
tmp_7       (fmul             ) [ 0010000001111100]
output_load (load             ) [ 0010000001111100]
tmp_9       (fadd             ) [ 0010000000000010]
empty       (speclooptripcount) [ 0000000000000000]
tmp_15      (specregionbegin  ) [ 0000000000000000]
stg_57      (specpipeline     ) [ 0000000000000000]
stg_58      (store            ) [ 0000000000000000]
stg_59      (br               ) [ 0000000000000000]
empty_21    (specregionend    ) [ 0000000000000000]
stg_61      (br               ) [ 0111111111111110]
stg_62      (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nnz">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="nnz_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="row_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="12" slack="0"/>
<pin id="61" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="val_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="1"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="1"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="vector_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="4"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="3" bw="5" slack="11"/>
<pin id="112" dir="0" index="4" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
<pin id="113" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/7 stg_58/14 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="1"/>
<pin id="116" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="exitcond_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_cast1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="extLd_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="nnz_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="exitcond_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="12"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="206" class="1005" name="row_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="1"/>
<pin id="208" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_12_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="215" class="1005" name="val_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="1"/>
<pin id="217" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="col_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="output_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="4"/>
<pin id="227" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="val_load_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="236" class="1005" name="vector_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="vector_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_7_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="output_load_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_9_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="102" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="118" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="118" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="118" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="118" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="163"><net_src comp="59" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="59" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="180"><net_src comp="83" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="185"><net_src comp="46" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="190"><net_src comp="134" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="140" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="199"><net_src comp="150" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="155" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="209"><net_src comp="52" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="214"><net_src comp="164" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="64" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="223"><net_src comp="76" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="228"><net_src comp="88" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="234"><net_src comp="71" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="239"><net_src comp="95" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="244"><net_src comp="102" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="249"><net_src comp="129" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="254"><net_src comp="107" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="259"><net_src comp="125" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="107" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
 - Input state : 
	Port: worker_COO_SpMV : row | {2 3 }
	Port: worker_COO_SpMV : col | {3 4 }
	Port: worker_COO_SpMV : val_r | {3 4 }
	Port: worker_COO_SpMV : output_r | {7 8 }
	Port: worker_COO_SpMV : nnz | {1 }
	Port: worker_COO_SpMV : vector | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_4 : 1
		stg_21 : 2
		i_cast1 : 1
		tmp : 2
		stg_24 : 3
		tmp_s : 1
		row_addr : 2
		row_load : 3
	State 3
		extLd : 1
		tmp_12 : 1
		stg_31 : 2
		val_load : 1
		col_load : 1
		tmp_8 : 2
		output_addr : 3
	State 4
		tmp_6 : 1
		vector_addr : 2
		vector_load : 3
	State 5
		tmp_7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_21 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_125     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_129     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_134   |    0    |    0    |    5    |
|          |      tmp_fu_150     |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_4_fu_140     |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_46 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast1_fu_146   |    0    |    0    |    0    |
|   zext   |     tmp_s_fu_155    |    0    |    0    |    0    |
|          |     tmp_8_fu_172    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     extLd_fu_160    |    0    |    0    |    0    |
|          |     tmp_6_fu_177    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|    tmp_12_fu_164    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   739   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  col_addr_reg_220 |   12   |
|  exitcond_reg_187 |    1   |
|    i_4_reg_191    |   12   |
|     i_reg_114     |   12   |
|  nnz_read_reg_182 |   32   |
|output_addr_reg_225|    5   |
|output_load_reg_251|   32   |
|  row_addr_reg_206 |   12   |
|   tmp_12_reg_211  |    1   |
|   tmp_7_reg_246   |   32   |
|   tmp_9_reg_256   |   32   |
|    tmp_reg_196    |    1   |
|   tmp_s_reg_200   |   64   |
|  val_addr_reg_215 |   12   |
|  val_load_reg_231 |   32   |
|vector_addr_reg_236|    7   |
|vector_load_reg_241|   32   |
+-------------------+--------+
|       Total       |   331  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_59 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_71 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_83 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_102 |  p0  |   2  |   7  |   14   ||    7    |
|     grp_fu_129    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  ||  7.855  ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   75   |
|  Register |    -   |    -   |   331  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   679  |   814  |
+-----------+--------+--------+--------+--------+
