
Clock Cycle1:
addi $s0, $zero, 1000
$s0 = 1000

Clock Cycle2:
addi $s1, $zero, 2500
$s1 = 2500

Clock Cycle3:
addi $t0, $zero, 1
$t0 = 1

Clock Cycle4:
addi $t1, $zero, 2
$t1 = 2

Clock Cycle5:
addi $t2, $zero, 3
$t2 = 3

Clock Cycle6:
addi $t3, $zero, 4
$t3 = 4

Clock Cycle7:
Intialised instruction sw 1000 1

Clock Cycle8:
Started sw 1000 1
Completed 1/12
Intialised instruction sw 2500 2

Clock Cycle9:
Completed 2/12
Intialised instruction sw 1004 3

Clock Cycle10:
Completed 3/12
Intialised instruction sw 2504 4

Clock Cycle11:
Completed 4/12
Intialised instruction lw 1000 $t5

Clock Cycle12:
Completed 5/12
Intialised instruction lw 2500 $t6

Clock Cycle13:
Completed 6/12
Intialised instruction lw 1004 $t7

Clock Cycle14:
Completed 7/12
Intialised instruction lw 2504 $t8

Clock Cycle15:
Completed 8/12

Clock Cycle16:
Completed 9/12

Clock Cycle17:
Completed 10/12

Clock Cycle18:
Completed 11/12

Clock Cycle19:
Completed 12/12
Finished Instruction sw 1000 1

Clock Cycle20:
Started sw 1004 3
Completed 1/2

Clock Cycle21:
Completed 2/2
Finished Instruction sw 1004 3

Clock Cycle22:
Started lw 1000 $t5
Completed 1/2

Clock Cycle23:
Completed 2/2
$t5 = 1
Finished Instruction lw 1000 $t5

Clock Cycle24:
Started lw 1004 $t7
Completed 1/2

Clock Cycle25:
Completed 2/2
$t7 = 3
Finished Instruction lw 1004 $t7

Clock Cycle26:
Started sw 2500 2
Completed 1/22

Clock Cycle27:
Completed 2/22

Clock Cycle28:
Completed 3/22

Clock Cycle29:
Completed 4/22

Clock Cycle30:
Completed 5/22

Clock Cycle31:
Completed 6/22

Clock Cycle32:
Completed 7/22

Clock Cycle33:
Completed 8/22

Clock Cycle34:
Completed 9/22

Clock Cycle35:
Completed 10/22
Memory at 1000 = 1
Memory at 1004 = 3

Clock Cycle36:
Completed 11/22

Clock Cycle37:
Completed 12/22

Clock Cycle38:
Completed 13/22

Clock Cycle39:
Completed 14/22

Clock Cycle40:
Completed 15/22

Clock Cycle41:
Completed 16/22

Clock Cycle42:
Completed 17/22

Clock Cycle43:
Completed 18/22

Clock Cycle44:
Completed 19/22

Clock Cycle45:
Completed 20/22

Clock Cycle46:
Completed 21/22

Clock Cycle47:
Completed 22/22
Finished Instruction sw 2500 2

Clock Cycle48:
Started sw 2504 4
Completed 1/2

Clock Cycle49:
Completed 2/2
Finished Instruction sw 2504 4

Clock Cycle50:
Started lw 2500 $t6
Completed 1/2

Clock Cycle51:
Completed 2/2
$t6 = 2
Finished Instruction lw 2500 $t6

Clock Cycle52:
Started lw 2504 $t8
Completed 1/2

Clock Cycle53:
Completed 2/2
$t8 = 4
Finished Instruction lw 2504 $t8

DRAM memory structure :
Memory at row 0 column 250 address 1000 = 1
Memory at row 0 column 251 address 1004 = 3

Register Values :
zero = 0
r1 =  0
r2 = 0
r3 =  0
r4 = 0
r5 = 0
r6 = 0
r7 = 0
r8 = 0
r9 = 0
s0 = 1000
s1 = 2500
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
s8 = 0
s9 = 0
t0 = 1
t1 = 2
t2 = 3
t3 = 4
t4 = 0
t5 = 1
t6 = 2
t7 = 3
t8 = 4
t9 = 0
sp = 0
