Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\labs\lab8\UART_tx_chr.vhd" into library work
Parsing entity <UART_tx_chr>.
Parsing architecture <Beh> of entity <uart_tx_chr>.
Parsing VHDL file "C:\labs\lab8\sseg.vhd" into library work
Parsing package <sseg>.
Parsing package body <sseg>.
Parsing VHDL file "C:\labs\lab8\hex_to_ascii.vhd" into library work
Parsing entity <hex_to_ascii>.
Parsing architecture <Behavioral> of entity <hex_to_ascii>.
Parsing VHDL file "C:\labs\lab8\sseg_display.vhd" into library work
Parsing entity <sseg_display>.
Parsing architecture <Behavioral> of entity <sseg_display>.
Parsing VHDL file "C:\labs\lab8\memory_to_serial.vhd" into library work
Parsing entity <uart_print>.
Parsing architecture <Behavioral> of entity <uart_print>.
Parsing VHDL file "C:\labs\lab8\fetch.vhd" into library work
Parsing entity <fetch>.
Parsing architecture <Behavioral> of entity <fetch>.
Parsing VHDL file "C:\labs\lab8\debounce2.vhd" into library work
Parsing entity <debounce2>.
Parsing architecture <fsmd> of entity <debounce2>.
Parsing VHDL file "C:\labs\lab8\top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <fetch> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_print> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_tx_chr> (architecture <Beh>) from library <work>.
INFO:HDLCompiler:679 - "C:\labs\lab8\UART_tx_chr.vhd" Line 87. Case statement is complete. others clause is never selected

Elaborating entity <hex_to_ascii> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce2> (architecture <fsmd>) from library <work>.

Elaborating entity <sseg_display> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\labs\lab8\sseg.vhd" Line 30. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\labs\lab8\sseg.vhd" Line 30. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\labs\lab8\sseg.vhd" Line 30. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\labs\lab8\sseg.vhd" Line 30. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "C:\labs\lab8\top_module.vhd".
INFO:Xst:3210 - "C:\labs\lab8\top_module.vhd" line 46: Output port <db_level> of the instance <btn_debounce> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <fetch>.
    Related source file is "C:\labs\lab8\fetch.vhd".
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'fetch', is tied to its initial value.
    Found 16x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Register <pc_out> equivalent to <PC> has been removed
    Found 32-bit register for signal <index>.
    Found 32-bit register for signal <instruction>.
    Found 4-bit register for signal <PC>.
    Found 4-bit adder for signal <PC[3]_GND_5_o_add_7_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <pc_out<31:4>> (without init value) have a constant value of 0 in block <fetch>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <fetch> synthesized.

Synthesizing Unit <uart_print>.
    Related source file is "C:\labs\lab8\memory_to_serial.vhd".
    Found 4-bit register for signal <state_reg>.
    Found 16x1-bit Read Only RAM for signal <state_reg[3]_PWR_15_o_Mux_43_o>
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <send_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hex_digit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hex_digit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hex_digit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hex_digit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  88 Multiplexer(s).
Unit <uart_print> synthesized.

Synthesizing Unit <UART_tx_chr>.
    Related source file is "C:\labs\lab8\UART_tx_chr.vhd".
    Found 14-bit register for signal <bitTmr>.
    Found 31-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_9_o_add_7_OUT> created at line 1241.
    Found 31-bit adder for signal <bitIndex[30]_GND_9_o_add_14_OUT> created at line 117.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_7_o_Mux_22_o> created at line 137.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_tx_chr> synthesized.

Synthesizing Unit <hex_to_ascii>.
    Related source file is "C:\labs\lab8\hex_to_ascii.vhd".
    Found 16x8-bit Read Only RAM for signal <ascii>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_ascii> synthesized.

Synthesizing Unit <debounce2>.
    Related source file is "C:\labs\lab8\debounce2.vhd".
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <GND_59_o_GND_59_o_sub_5_OUT<20:0>> created at line 1308.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce2> synthesized.

Synthesizing Unit <sseg_display>.
    Related source file is "C:\labs\lab8\sseg_display.vhd".
    Found 20-bit register for signal <clk>.
    Found 20-bit adder for signal <clk_next> created at line 1241.
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 8-bit 4-to-1 multiplexer for signal <cathode> created at line 38.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sseg_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port Read Only RAM                    : 1
 16x32-bit single-port Read Only RAM                   : 1
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit subtractor                                     : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 1
 10-bit register                                       : 1
 14-bit register                                       : 1
 20-bit register                                       : 1
 21-bit register                                       : 1
 31-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 2
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 104
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 90
 14-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <Imp_UART_tx_chr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <Imp_UART_tx_chr>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <UART_tx_chr>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_tx_chr> synthesized (advanced).

Synthesizing (advanced) Unit <fetch>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_5_o_GND_5_o_mux_5_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fetch> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_ascii>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ascii> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ascii>         |          |
    -----------------------------------------------------------------------
Unit <hex_to_ascii> synthesized (advanced).

Synthesizing (advanced) Unit <sseg_display>.
The following registers are absorbed into counter <clk>: 1 register on signal <clk>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <sseg_display> synthesized (advanced).

Synthesizing (advanced) Unit <uart_print>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state_reg[3]_PWR_15_o_Mux_43_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_reg>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_print> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port distributed Read Only RAM        : 1
 16x32-bit single-port distributed Read Only RAM       : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 21-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 14-bit up counter                                     : 1
 20-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Multiplexers                                         : 134
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 122
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_tx_chr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_tx_chr>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <btn_debounce/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_print/Imp_UART_tx_chr/FSM_0> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------
WARNING:Xst:1710 - FF/Latch <send_data_7> (without init value) has a constant value of 0 in block <uart_print>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <index_4> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_5> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_6> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_7> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_8> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_9> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_10> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_11> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_12> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_13> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_14> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_15> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_16> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_17> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_18> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_19> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_20> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_21> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_22> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_23> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_24> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_25> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_26> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_27> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_28> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_29> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_30> of sequential type is unconnected in block <fetch>.
WARNING:Xst:2677 - Node <index_31> of sequential type is unconnected in block <fetch>.
INFO:Xst:2261 - The FF/Latch <send_data_5> in Unit <uart_print> is equivalent to the following FF/Latch, which will be removed : <send_data_4> 
INFO:Xst:2261 - The FF/Latch <instruction_10> in Unit <fetch> is equivalent to the following FF/Latch, which will be removed : <instruction_14> 
INFO:Xst:2261 - The FF/Latch <instruction_3> in Unit <fetch> is equivalent to the following 3 FFs/Latches, which will be removed : <instruction_7> <instruction_11> <instruction_15> 
INFO:Xst:2261 - The FF/Latch <instruction_4> in Unit <fetch> is equivalent to the following 3 FFs/Latches, which will be removed : <instruction_8> <instruction_12> <instruction_28> 
INFO:Xst:2261 - The FF/Latch <instruction_5> in Unit <fetch> is equivalent to the following FF/Latch, which will be removed : <instruction_13> 
INFO:Xst:2261 - The FF/Latch <instruction_20> in Unit <fetch> is equivalent to the following FF/Latch, which will be removed : <instruction_24> 
INFO:Xst:2261 - The FF/Latch <index_3> in Unit <fetch> is equivalent to the following 2 FFs/Latches, which will be removed : <instruction_19> <instruction_23> 

Optimizing unit <top_module> ...

Optimizing unit <debounce2> ...

Optimizing unit <uart_print> ...

Optimizing unit <UART_tx_chr> ...

Optimizing unit <sseg_display> ...

Optimizing unit <fetch> ...
WARNING:Xst:1710 - FF/Latch <uart_print/Imp_UART_tx_chr/txData_8> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <uart_print/Imp_UART_tx_chr/bitTmr_13> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_print/Imp_UART_tx_chr/bitTmr_12> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <uart_print/Imp_UART_tx_chr/txData_6> in Unit <top_module> is equivalent to the following FF/Latch, which will be removed : <uart_print/Imp_UART_tx_chr/txData_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.
FlipFlop btn_debounce/state_reg_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 379
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 61
#      LUT2                        : 8
#      LUT3                        : 7
#      LUT4                        : 28
#      LUT5                        : 41
#      LUT6                        : 42
#      MUXCY                       : 80
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 143
#      FD                          : 79
#      FDE                         : 6
#      FDR                         : 12
#      FDRE                        : 31
#      FDSE                        : 1
#      LD                          : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  18224     0%  
 Number of Slice LUTs:                  211  out of   9112     2%  
    Number used as Logic:               211  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    218
   Number with an unused Flip Flop:      75  out of    218    34%  
   Number with an unused LUT:             7  out of    218     3%  
   Number of fully used LUT-FF pairs:   136  out of    218    62%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                                      | Clock buffer(FF name)           | Load  |
--------------------------------------------------------------------------------------------------+---------------------------------+-------+
mclk                                                                                              | BUFGP                           | 100   |
uart_print/tx_enable(uart_print/Mmux_tx_enable11:O)                                               | NONE(*)(uart_print/send_data_0) | 6     |
uart_print/state_reg[3]_GND_23_o_Mux_67_o(uart_print/Mmux_state_reg[3]_GND_23_o_Mux_67_o11:O)     | NONE(*)(uart_print/hex_digit_0) | 4     |
uart_print/Mram_state_reg[3]_PWR_15_o_Mux_43_o(uart_print/Mram_state_reg[3]_PWR_15_o_Mux_43_o11:O)| NONE(*)(uart_print/state_next_1)| 4     |
clean_btn(btn_debounce/Mmux_db_tick11:O)                                                          | BUFG(*)(fetch/PC_3)             | 29    |
--------------------------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.367ns (Maximum Frequency: 228.980MHz)
   Minimum input arrival time before clock: 5.763ns
   Maximum output required time after clock: 5.073ns
   Maximum combinational path delay: 4.622ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.367ns (frequency: 228.980MHz)
  Total number of paths / destination ports: 2950 / 175
-------------------------------------------------------------------------
Delay:               4.367ns (Levels of Logic = 4)
  Source:            btn_debounce/q_reg_12 (FF)
  Destination:       btn_debounce/state_reg_FSM_FFd1 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: btn_debounce/q_reg_12 to btn_debounce/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  btn_debounce/q_reg_12 (btn_debounce/q_reg_12)
     LUT5:I0->O            2   0.203   0.845  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>5 (btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>4)
     LUT4:I1->O            1   0.205   0.580  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>6 (btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>5)
     LUT6:I5->O            1   0.205   0.580  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>35_SW3 (N17)
     LUT6:I5->O            2   0.205   0.000  btn_debounce/state_reg_FSM_FFd1-In1 (btn_debounce/state_reg_FSM_FFd1-In)
     FD:D                      0.102          btn_debounce/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      4.367ns (1.367ns logic, 3.000ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clean_btn'
  Clock period: 3.247ns (frequency: 307.991MHz)
  Total number of paths / destination ports: 180 / 29
-------------------------------------------------------------------------
Delay:               3.247ns (Levels of Logic = 2)
  Source:            fetch/PC_0 (FF)
  Destination:       fetch/instruction_20 (FF)
  Source Clock:      clean_btn rising
  Destination Clock: clean_btn rising

  Data Path: fetch/PC_0 to fetch/instruction_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.909  fetch/PC_0 (fetch/PC_0)
     LUT5:I4->O           22   0.205   1.381  fetch/Mmux_GND_5_o_GND_5_o_mux_5_OUT11 (fetch/GND_5_o_GND_5_o_mux_5_OUT<0>)
     LUT4:I0->O            1   0.203   0.000  fetch/Mram_mem171 (fetch/Mram_mem17)
     FD:D                      0.102          fetch/instruction_17
    ----------------------------------------
    Total                      3.247ns (0.957ns logic, 2.290ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 34 / 28
-------------------------------------------------------------------------
Offset:              5.763ns (Levels of Logic = 5)
  Source:            btn (PAD)
  Destination:       btn_debounce/state_reg_FSM_FFd1 (FF)
  Destination Clock: mclk rising

  Data Path: btn to btn_debounce/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.599  btn_IBUF (btn_IBUF)
     LUT6:I0->O            2   0.203   0.864  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>1 (btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>)
     LUT4:I0->O            1   0.203   0.580  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>6 (btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>5)
     LUT6:I5->O            1   0.205   0.580  btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>35_SW3 (N17)
     LUT6:I5->O            2   0.205   0.000  btn_debounce/state_reg_FSM_FFd1-In1 (btn_debounce/state_reg_FSM_FFd1-In)
     FD:D                      0.102          btn_debounce/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      5.763ns (2.140ns logic, 3.623ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clean_btn'
  Total number of paths / destination ports: 267 / 29
-------------------------------------------------------------------------
Offset:              4.285ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       fetch/instruction_26 (FF)
  Destination Clock: clean_btn rising

  Data Path: reset to fetch/instruction_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.174  reset_IBUF (led7_OBUF)
     LUT5:I0->O           22   0.203   1.381  fetch/Mmux_GND_5_o_GND_5_o_mux_5_OUT321 (fetch/Mram_mem19)
     LUT4:I0->O            1   0.203   0.000  fetch/Mram_mem211 (fetch/Mram_mem21)
     FD:D                      0.102          fetch/instruction_21
    ----------------------------------------
    Total                      4.285ns (1.730ns logic, 2.555ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 23 / 12
-------------------------------------------------------------------------
Offset:              5.073ns (Levels of Logic = 2)
  Source:            sseg_out/clk_18 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      mclk rising

  Data Path: sseg_out/clk_18 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.273  sseg_out/clk_18 (sseg_out/clk_18)
     LUT6:I0->O            1   0.203   0.579  sseg_out/Mmux_cathode11 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      5.073ns (3.221ns logic, 1.852ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clean_btn'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.047ns (Levels of Logic = 2)
  Source:            fetch/PC_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clean_btn rising

  Data Path: fetch/PC_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.247  fetch/PC_1 (fetch/PC_1)
     LUT6:I0->O            1   0.203   0.579  sseg_out/Mmux_cathode71 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      5.047ns (3.221ns logic, 1.826ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               4.622ns (Levels of Logic = 2)
  Source:            branch_decision (PAD)
  Destination:       led0 (PAD)

  Data Path: branch_decision to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  branch_decision_IBUF (led0_OBUF)
     OBUF:I->O                 2.571          led0_OBUF (led0)
    ----------------------------------------
    Total                      4.622ns (3.793ns logic, 0.829ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clean_btn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clean_btn      |    3.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
mclk                                          |    4.367|         |         |         |
uart_print/Mram_state_reg[3]_PWR_15_o_Mux_43_o|         |    1.747|         |         |
uart_print/tx_enable                          |         |    1.179|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart_print/Mram_state_reg[3]_PWR_15_o_Mux_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    2.144|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart_print/state_reg[3]_GND_23_o_Mux_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clean_btn      |         |         |    2.510|         |
mclk           |         |         |    3.116|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart_print/tx_enable
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
mclk                                     |         |         |    3.006|         |
uart_print/state_reg[3]_GND_23_o_Mux_67_o|         |         |    2.857|         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.46 secs
 
--> 

Total memory usage is 259344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :   14 (   0 filtered)

