Search.setIndex({"docnames": ["index", "python2verilog", "python2verilog.api", "python2verilog.backend", "python2verilog.backend.verilog", "python2verilog.extern", "python2verilog.frontend", "python2verilog.ir", "python2verilog.optimizer", "python2verilog.utils"], "filenames": ["index.rst", "python2verilog.rst", "python2verilog.api.rst", "python2verilog.backend.rst", "python2verilog.backend.verilog.rst", "python2verilog.extern.rst", "python2verilog.frontend.rst", "python2verilog.ir.rst", "python2verilog.optimizer.rst", "python2verilog.utils.rst"], "titles": ["Welcome to python2verilog\u2019s documentation!", "python2verilog package", "python2verilog.api package", "python2verilog.backend package", "python2verilog.backend.verilog package", "python2verilog.extern package", "python2verilog.frontend package", "python2verilog.ir package", "python2verilog.optimizer package", "python2verilog.utils package"], "terms": {"packag": 0, "subpackag": 0, "api": [0, 1], "submodul": [0, 1, 3], "decor": [0, 1], "modul": 0, "wrapper": [0, 1], "backend": [0, 1], "extern": [0, 1], "iverilog": [0, 1], "frontend": [0, 1], "generator2ir": [0, 1], "ir": [0, 1, 2, 4, 6, 8], "context": [0, 1, 2, 4, 6], "express": [0, 1, 4, 8], "graph": [0, 1, 4, 6, 8], "statement": [0, 1, 3, 4, 8], "optim": [0, 1, 7], "util": [0, 1], "assert": [0, 1], "env_var": [0, 1], "gener": [0, 1, 2, 4, 6, 8], "string": [0, 1, 2, 4, 7], "index": 0, "search": 0, "page": 0, "get_func_ast_from_func": [1, 2], "namespace_to_fil": [1, 2], "new_namespac": [1, 2], "verilogifi": [1, 2], "context_to_text_and_fil": [1, 2], "context_to_verilog": [1, 2], "text_to_context": [1, 2], "text_to_text": [1, 2], "text_to_verilog": [1, 2], "verilog": [1, 2, 3, 5, 6, 7], "ast": [1, 2, 3, 6, 7], "codegen": [1, 2, 3], "make_iverilog_cmd": [1, 5], "run_cmd_with_fifo": [1, 5], "run_cmd_with_fil": [1, 5], "run_iverilog_with_fifo": [1, 5], "run_iverilog_with_fil": [1, 5], "write_data_to_path": [1, 5], "generator2graph": [1, 6], "result": [1, 6, 8], "root": [1, 2, 4, 6, 7, 8], "add_global_var": [1, 7], "add_stat": [1, 7], "add_state_weak": [1, 7], "check_input_typ": [1, 7], "check_output_typ": [1, 7], "clock_sign": [1, 7], "default_output_var": [1, 7], "entry_st": [1, 7], "global_var": [1, 7], "input_typ": [1, 7], "input_var": [1, 7], "is_declar": [1, 7], "module_fil": [1, 7], "name": [1, 4, 7], "optimization_level": [1, 7], "output_typ": [1, 7], "output_var": [1, 7], "py_ast": [1, 7], "py_func": [1, 7], "ready_sign": [1, 7], "ready_st": [1, 7], "reset_sign": [1, 7], "start_sign": [1, 7], "state_var": [1, 7], "state": [1, 7], "test_cas": [1, 4, 7], "testbench_fil": [1, 7], "valid_sign": [1, 7], "valid": [1, 4, 7], "write": [1, 2, 5, 7], "add": [1, 7, 9], "binop": [1, 7], "to_str": [1, 7, 9], "div": [1, 7], "int": [1, 4, 5, 7, 8, 9], "lessthan": [1, 7], "mod": [1, 7], "mul": [1, 7], "pow": [1, 7], "sub": [1, 7], "ternari": [1, 7], "ubinop": [1, 7], "left": [1, 7], "right": [1, 7, 8], "uint": [1, 4, 7], "unaryop": [1, 7], "var": [1, 7, 8], "assignnod": [1, 7, 8], "lvalu": [1, 4, 7], "rvalu": [1, 4, 7], "basicel": [1, 7], "child": [1, 7], "get_all_children": [1, 7], "get_optimal_children": [1, 7], "optimal_child": [1, 7], "clockededg": [1, 7], "donenod": [1, 7], "edg": [1, 4, 7], "get_nam": [1, 7], "element": [1, 4, 7, 8], "children": [1, 7], "unique_id": [1, 7], "ifelsenod": [1, 7], "condit": [1, 4, 7], "false_edg": [1, 7], "optimal_false_edg": [1, 7], "optimal_true_edg": [1, 7], "true_edg": [1, 7], "nonclockededg": [1, 7], "vertex": [1, 4, 7], "yieldnod": [1, 7], "stmt": [1, 7, 8], "create_cytoscape_el": [1, 7], "create_networkx_adjacency_list": [1, 7], "blockingsubsitut": [1, 3, 4, 7], "case": [1, 3, 4, 7], "to_lin": [1, 3, 4, 7, 9], "caseitem": [1, 3, 4, 7], "declar": [1, 3, 4, 7], "nonblockingsubsitut": [1, 3, 4, 7], "statesubsitut": [1, 7], "subsitut": [1, 3, 4, 7], "validsubsitut": [1, 7], "optimizegraph": [1, 8], "unique_count": [1, 8], "backwards_replac": [1, 8], "graph_apply_map": [1, 8], "graph_update_map": [1, 8], "is_depend": [1, 8], "assert_dict_typ": [1, 9], "assert_list_typ": [1, 9], "assert_typ": [1, 9], "decorator_with_arg": [1, 9], "is_debug_mod": [1, 9], "set_debug_mod": [1, 9], "genericrepr": [1, 7, 9], "genericreprandstr": [1, 7, 9], "pretty_dict": [1, 9], "implementstolin": [1, 4, 7, 9], "indent": [1, 9], "indentifi": [1, 9], "indentor": [1, 9], "line": [1, 4, 7, 9], "assert_no_newlin": [1, 9], "concat": [1, 9], "nestifi": [1, 9], "python": [1, 2, 6, 7, 8], "2": [1, 9], "func": [2, 9], "function": [2, 5, 6, 7, 8, 9], "sourc": [2, 4, 5, 6, 7, 8, 9], "given": [2, 4], "get": [2, 4, 7], "its": [2, 8], "return": [2, 5, 6, 7, 8, 9], "namespac": 2, "dict": [2, 4, 5, 8, 9], "callabl": 2, "creat": [2, 4, 7, 9], "new": [2, 4, 9], "i": [2, 4, 7, 8, 9], "handl": 2, "program": 2, "exit": 2, "newli": 2, "module_output": 2, "pathlik": 2, "io": [2, 7], "str": [2, 4, 5, 6, 7, 8, 9], "none": [2, 4, 5, 7, 9], "testbench_output": 2, "bool": [2, 4, 7, 9], "fals": [2, 4, 7, 9], "overwrit": [2, 7], "paramet": [2, 5, 7, 9], "put": 2, "thi": [2, 5, 7], "link": 2, "purpos": 2, "true": [2, 4, 7, 9], "file": [2, 5], "written": 2, "specifi": 2, "path": [2, 5], "If": [2, 4, 7, 8], "exist": [2, 7], "overwritten": 2, "default": [2, 7], "function_nam": 2, "sv": 2, "testbench": [2, 4, 7], "function_name_tb": 2, "take": 2, "text": 2, "input": [2, 4, 5, 7], "covnert": 2, "enabl": 2, "design": 2, "stream": [2, 7], "pair": [2, 9], "convert": [2, 4, 9], "code": [2, 4], "file_path": 2, "extra_test_cas": 2, "list": [2, 4, 5, 7, 9], "pars": [2, 6], "tupl": [2, 6, 7, 9], "from": [2, 7], "alwai": [3, 4], "atnegedg": [3, 4], "atnegedgestat": [3, 4], "atposedg": [3, 4], "atposedgestat": [3, 4], "ifels": [3, 4], "initi": [3, 4], "instanti": [3, 4], "localparam": [3, 4, 7], "posedgesyncalwai": [3, 4], "get_blocked_com": [3, 4], "get_inline_com": [3, 4], "while": [3, 4], "casebuild": [3, 4], "do_edg": [3, 4], "do_vertex": [3, 4], "new_caseitem": [3, 4], "get_module_lin": [3, 4], "get_module_str": [3, 4], "get_testbench": [3, 4], "get_testbench_lin": [3, 4], "get_testbench_str": [3, 4], "abstract": [4, 5], "syntax": 4, "tree": 4, "compon": 4, "class": [4, 6, 7, 8, 9], "trigger": 4, "arg": [4, 7], "bodi": 4, "kwarg": [4, 7, 9], "base": [4, 5, 6, 7, 8, 9], "begin": [4, 7], "end": [4, 7], "To": [4, 7, 9], "negedg": 4, "posedg": 4, "case_item": [4, 7], "variou": 4, "item": [4, 7], "0": [4, 7, 8, 9], "n": [4, 7, 8], "endcas": [4, 7], "e": [4, 7, 8], "size": [4, 7], "32": [4, 7], "is_reg": [4, 7], "is_sign": [4, 7], "reg": [4, 7], "wire": [4, 7], "modifi": [4, 7], "1": [4, 7, 8, 9], "then_bodi": 4, "else_bodi": 4, "els": [4, 7], "module_nam": 4, "given_nam": 4, "port_connect": 4, "instantiationo": 4, "f": 4, "valu": [4, 7, 8, 9], "output": [4, 7, 8], "add_default_port": 4, "endmodul": 4, "clock": [4, 7, 8], "liter": [4, 7], "comment": 4, "repres": [4, 7], "block": [4, 7], "us": [4, 5, 7, 9], "directli": [4, 7], "treat": [4, 7], "separ": 4, "newlin": [4, 9], "oper": [4, 7], "interfac": [4, 7, 9], "nonblock": [4, 7], "unsynthesiz": 4, "object": [4, 6, 7, 8, 9], "process": 4, "node": [4, 7, 8], "": 4, "uniqu": [4, 7], "id": [4, 7], "identifi": 4, "multipl": 4, "test": 4, "each": [4, 7], "self": [4, 7, 9], "singl": [4, 7], "properti": [4, 6, 7], "icari": 5, "cli": 5, "top_level_modul": 5, "an": [5, 7, 8, 9], "command": 5, "set": [5, 7, 9], "absolut": 5, "requir": 5, "simul": 5, "input_fifo": 5, "timeout": 5, "run": 5, "fifo": 5, "do": [5, 7], "NOT": 5, "regular": 5, "data": [5, 9], "stdout": 5, "stderr": 5, "except": 5, "input_fil": 5, "path_to_data": 5, "respect": 5, "shell": 5, "tool": 5, "intermedi": [6, 7], "represent": [6, 7], "done_state_nam": 6, "_statelmaoreadi": 6, "surround": 6, "contain": 6, "parser": 6, "factori": 7, "_py_ast": 7, "functiondef": 7, "_module_fil": 7, "iobas": 7, "_testbench_fil": 7, "_global_var": 7, "_input_var": 7, "_output_var": 7, "_state": 7, "ver_nam": 7, "_valid": 7, "py_nam": 7, "width": 7, "initial_valu": 7, "_readi": 7, "readi": 7, "_clock": 7, "_start": 7, "start": 7, "_reset": 7, "reset": 7, "_entry_st": 7, "_ready_st": 7, "need": [7, 9], "g": [7, 8], "variabl": [7, 9], "o": [7, 8], "append": 7, "global": 7, "make": 7, "sure": 7, "pre": 7, "what": 7, "input_": 7, "check": 7, "type": [7, 9], "match": [7, 8], "previou": 7, "own": 7, "number": 7, "The": 7, "first": 7, "doe": 7, "work": 7, "ha": 7, "been": 7, "alreadi": 7, "all": [7, 8, 9], "field": 7, "ar": [7, 9], "popul": 7, "invari": 7, "onli": 7, "debug": [7, 9], "mode": [7, 9], "subset": 7, "synthesiz": 7, "sign": 7, "op": 7, "A": [7, 8, 9], "can": [7, 8, 9], "equat": 7, "someth": 7, "integ": [7, 8], "issign": 7, "unsign": 7, "usual": 7, "better": 7, "compar": 7, "expr": [7, 8], "_": 7, "logic": 7, "convent": 7, "non": 7, "assign": [7, 8], "execut": 7, "next": 7, "without": 7, "cycl": [7, 8], "have": 7, "pass": 7, "basic": 7, "otherwis": [7, 9], "signal": 7, "done": 7, "between": [7, 9], "two": [7, 9], "vertic": 7, "yield": 7, "adjac": 7, "assum": 7, "hdl": 7, "special": [7, 9], "indic": 7, "local": 7, "varaibl": 7, "more": 7, "than": 7, "one": 7, "cannot": 7, "same": 7, "mai": 7, "other": [7, 9], "control": 7, "flow": 7, "direct": 7, "threshold": 8, "closur": 8, "tune": 8, "how": 8, "much": 8, "algorithm": 8, "unrol": 8, "duplic": 8, "larger": 8, "reduct": 8, "increas": 8, "hardwar": 8, "usag": 8, "time": 8, "complet": 8, "x": 8, "map": 8, "kei": [8, 9], "replac": 8, "correspond": 8, "copi": 8, "updat": 8, "hand": 8, "side": 8, "b": 8, "appli": 8, "old_map": 8, "whether": 8, "depend": 8, "dict_": 9, "key_typ": 9, "value_typ": 9, "correctli": 9, "list_": 9, "type_": 9, "elem": 9, "obj": 9, "ani": 9, "prim": 9, "allow": 9, "argument": 9, "note": 9, "t": 9, "distinguish": 9, "v": 9, "env": 9, "implement": 9, "__repr__": 9, "__str__": 9, "__dict__": 9, "dic": 9, "pretti": 9, "format": 9, "stringifi": 9, "defin": 9, "provid": 9, "method": 9, "instanc": 9, "serial": 9, "static": 9, "charact": 9, "indent_amount": 9, "amount": 9, "buffer": 9}, "objects": {"": [[1, 0, 0, "-", "python2verilog"]], "python2verilog": [[2, 0, 0, "-", "api"], [3, 0, 0, "-", "backend"], [5, 0, 0, "-", "extern"], [6, 0, 0, "-", "frontend"], [7, 0, 0, "-", "ir"], [8, 0, 0, "-", "optimizer"], [9, 0, 0, "-", "utils"]], "python2verilog.api": [[2, 0, 0, "-", "decorators"], [2, 0, 0, "-", "wrappers"]], "python2verilog.api.decorators": [[2, 1, 1, "", "get_func_ast_from_func"], [2, 1, 1, "", "namespace_to_file"], [2, 1, 1, "", "new_namespace"], [2, 1, 1, "", "verilogify"]], "python2verilog.api.wrappers": [[2, 1, 1, "", "context_to_text_and_file"], [2, 1, 1, "", "context_to_verilog"], [2, 1, 1, "", "text_to_context"], [2, 1, 1, "", "text_to_text"], [2, 1, 1, "", "text_to_verilog"]], "python2verilog.backend": [[4, 0, 0, "-", "verilog"]], "python2verilog.backend.verilog": [[4, 0, 0, "-", "ast"], [4, 0, 0, "-", "codegen"]], "python2verilog.backend.verilog.ast": [[4, 2, 1, "", "Always"], [4, 2, 1, "", "AtNegedge"], [4, 2, 1, "", "AtNegedgeStatement"], [4, 2, 1, "", "AtPosedge"], [4, 2, 1, "", "AtPosedgeStatement"], [4, 2, 1, "", "BlockingSubsitution"], [4, 2, 1, "", "Case"], [4, 2, 1, "", "CaseItem"], [4, 2, 1, "", "Declaration"], [4, 2, 1, "", "IfElse"], [4, 2, 1, "", "Initial"], [4, 2, 1, "", "Instantiation"], [4, 2, 1, "", "LocalParam"], [4, 2, 1, "", "Module"], [4, 2, 1, "", "NonBlockingSubsitution"], [4, 2, 1, "", "PosedgeSyncAlways"], [4, 2, 1, "", "Statement"], [4, 2, 1, "", "Subsitution"], [4, 2, 1, "", "While"]], "python2verilog.backend.verilog.ast.Always": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Case": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.CaseItem": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Declaration": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.IfElse": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Initial": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Instantiation": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Module": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Statement": [[4, 3, 1, "", "get_blocked_comment"], [4, 3, 1, "", "get_inline_comment"], [4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.Subsitution": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.ast.While": [[4, 3, 1, "", "to_lines"]], "python2verilog.backend.verilog.codegen": [[4, 2, 1, "", "CaseBuilder"], [4, 2, 1, "", "CodeGen"]], "python2verilog.backend.verilog.codegen.CaseBuilder": [[4, 3, 1, "", "do_edge"], [4, 3, 1, "", "do_vertex"], [4, 3, 1, "", "new_caseitem"]], "python2verilog.backend.verilog.codegen.CodeGen": [[4, 3, 1, "", "get_module_lines"], [4, 3, 1, "", "get_module_str"], [4, 3, 1, "", "get_testbench"], [4, 3, 1, "", "get_testbench_lines"], [4, 3, 1, "", "get_testbench_str"], [4, 4, 1, "", "module"]], "python2verilog.extern": [[5, 0, 0, "-", "iverilog"]], "python2verilog.extern.iverilog": [[5, 1, 1, "", "make_iverilog_cmd"], [5, 1, 1, "", "run_cmd_with_fifos"], [5, 1, 1, "", "run_cmd_with_files"], [5, 1, 1, "", "run_iverilog_with_fifos"], [5, 1, 1, "", "run_iverilog_with_files"], [5, 1, 1, "", "write_data_to_paths"]], "python2verilog.frontend": [[6, 0, 0, "-", "generator2ir"]], "python2verilog.frontend.generator2ir": [[6, 2, 1, "", "Generator2Graph"]], "python2verilog.frontend.generator2ir.Generator2Graph": [[6, 4, 1, "", "context"], [6, 4, 1, "", "results"], [6, 4, 1, "", "root"]], "python2verilog.ir": [[7, 0, 0, "-", "context"], [7, 0, 0, "-", "expressions"], [7, 0, 0, "-", "graph"], [7, 0, 0, "-", "statements"]], "python2verilog.ir.context": [[7, 2, 1, "", "Context"]], "python2verilog.ir.context.Context": [[7, 3, 1, "", "add_global_var"], [7, 3, 1, "", "add_state"], [7, 3, 1, "", "add_state_weak"], [7, 3, 1, "", "check_input_types"], [7, 3, 1, "", "check_output_types"], [7, 5, 1, "", "clock_signal"], [7, 3, 1, "", "default_output_vars"], [7, 4, 1, "", "entry_state"], [7, 4, 1, "", "global_vars"], [7, 5, 1, "", "input_types"], [7, 4, 1, "", "input_vars"], [7, 3, 1, "", "is_declared"], [7, 4, 1, "", "module_file"], [7, 5, 1, "", "name"], [7, 5, 1, "", "optimization_level"], [7, 5, 1, "", "output_types"], [7, 4, 1, "", "output_vars"], [7, 4, 1, "", "py_ast"], [7, 5, 1, "", "py_func"], [7, 5, 1, "", "ready_signal"], [7, 4, 1, "", "ready_state"], [7, 5, 1, "", "reset_signal"], [7, 5, 1, "", "start_signal"], [7, 5, 1, "", "state_var"], [7, 4, 1, "", "states"], [7, 5, 1, "", "test_cases"], [7, 4, 1, "", "testbench_file"], [7, 5, 1, "", "valid_signal"], [7, 3, 1, "", "validate"], [7, 5, 1, "", "write"]], "python2verilog.ir.expressions": [[7, 2, 1, "", "Add"], [7, 2, 1, "", "BinOp"], [7, 2, 1, "", "Div"], [7, 2, 1, "", "Expression"], [7, 2, 1, "", "Int"], [7, 2, 1, "", "LessThan"], [7, 2, 1, "", "Mod"], [7, 2, 1, "", "Mul"], [7, 2, 1, "", "Pow"], [7, 2, 1, "", "State"], [7, 2, 1, "", "Sub"], [7, 2, 1, "", "Ternary"], [7, 2, 1, "", "UBinOp"], [7, 2, 1, "", "UInt"], [7, 2, 1, "", "UnaryOp"], [7, 2, 1, "", "Var"]], "python2verilog.ir.expressions.BinOp": [[7, 3, 1, "", "to_string"]], "python2verilog.ir.expressions.Expression": [[7, 3, 1, "", "to_string"]], "python2verilog.ir.expressions.Ternary": [[7, 3, 1, "", "to_string"]], "python2verilog.ir.expressions.UBinOp": [[7, 4, 1, "", "left"], [7, 4, 1, "", "right"], [7, 3, 1, "", "to_string"]], "python2verilog.ir.expressions.UnaryOp": [[7, 3, 1, "", "to_string"]], "python2verilog.ir.graph": [[7, 2, 1, "", "AssignNode"], [7, 2, 1, "", "BasicElement"], [7, 2, 1, "", "ClockedEdge"], [7, 2, 1, "", "DoneNode"], [7, 2, 1, "", "Edge"], [7, 2, 1, "", "Element"], [7, 2, 1, "", "IfElseNode"], [7, 2, 1, "", "NonClockedEdge"], [7, 2, 1, "", "Vertex"], [7, 2, 1, "", "YieldNode"], [7, 1, 1, "", "create_cytoscape_elements"], [7, 1, 1, "", "create_networkx_adjacency_list"]], "python2verilog.ir.graph.AssignNode": [[7, 4, 1, "", "lvalue"], [7, 4, 1, "", "rvalue"], [7, 3, 1, "", "to_string"]], "python2verilog.ir.graph.BasicElement": [[7, 4, 1, "", "child"], [7, 3, 1, "", "get_all_children"], [7, 3, 1, "", "get_optimal_children"], [7, 4, 1, "", "optimal_child"]], "python2verilog.ir.graph.Edge": [[7, 3, 1, "", "get_name"], [7, 3, 1, "", "to_string"]], "python2verilog.ir.graph.Element": [[7, 4, 1, "", "children"], [7, 3, 1, "", "get_all_children"], [7, 3, 1, "", "get_optimal_children"], [7, 4, 1, "", "name"], [7, 3, 1, "", "to_string"], [7, 4, 1, "", "unique_id"]], "python2verilog.ir.graph.IfElseNode": [[7, 4, 1, "", "condition"], [7, 4, 1, "", "false_edge"], [7, 3, 1, "", "get_all_children"], [7, 3, 1, "", "get_optimal_children"], [7, 4, 1, "", "optimal_false_edge"], [7, 4, 1, "", "optimal_true_edge"], [7, 3, 1, "", "to_string"], [7, 4, 1, "", "true_edge"]], "python2verilog.ir.graph.YieldNode": [[7, 4, 1, "", "stmts"], [7, 3, 1, "", "to_string"]], "python2verilog.ir.statements": [[7, 2, 1, "", "BlockingSubsitution"], [7, 2, 1, "", "Case"], [7, 2, 1, "", "CaseItem"], [7, 2, 1, "", "Declaration"], [7, 2, 1, "", "NonBlockingSubsitution"], [7, 2, 1, "", "StateSubsitution"], [7, 2, 1, "", "Statement"], [7, 2, 1, "", "Subsitution"], [7, 2, 1, "", "ValidSubsitution"]], "python2verilog.ir.statements.Case": [[7, 3, 1, "", "to_lines"]], "python2verilog.ir.statements.CaseItem": [[7, 3, 1, "", "to_lines"]], "python2verilog.ir.statements.Declaration": [[7, 3, 1, "", "to_lines"]], "python2verilog.ir.statements.Statement": [[7, 3, 1, "", "to_lines"]], "python2verilog.ir.statements.Subsitution": [[7, 3, 1, "", "to_lines"]], "python2verilog.optimizer": [[8, 0, 0, "-", "optimizer"]], "python2verilog.optimizer.optimizer": [[8, 2, 1, "", "OptimizeGraph"], [8, 1, 1, "", "backwards_replace"], [8, 1, 1, "", "graph_apply_mapping"], [8, 1, 1, "", "graph_update_mapping"], [8, 1, 1, "", "is_dependent"]], "python2verilog.optimizer.optimizer.OptimizeGraph": [[8, 5, 1, "", "unique_counter"]], "python2verilog.utils": [[9, 0, 0, "-", "assertions"], [9, 0, 0, "-", "decorator"], [9, 0, 0, "-", "env_vars"], [9, 0, 0, "-", "generics"], [9, 0, 0, "-", "string"]], "python2verilog.utils.assertions": [[9, 1, 1, "", "assert_dict_type"], [9, 1, 1, "", "assert_list_type"], [9, 1, 1, "", "assert_type"]], "python2verilog.utils.decorator": [[9, 1, 1, "", "decorator_with_args"]], "python2verilog.utils.env_vars": [[9, 1, 1, "", "is_debug_mode"], [9, 1, 1, "", "set_debug_mode"]], "python2verilog.utils.generics": [[9, 2, 1, "", "GenericRepr"], [9, 2, 1, "", "GenericReprAndStr"], [9, 1, 1, "", "pretty_dict"]], "python2verilog.utils.string": [[9, 2, 1, "", "ImplementsToLines"], [9, 2, 1, "", "Indent"], [9, 2, 1, "", "Lines"]], "python2verilog.utils.string.ImplementsToLines": [[9, 3, 1, "", "to_lines"], [9, 3, 1, "", "to_string"]], "python2verilog.utils.string.Indent": [[9, 3, 1, "", "indentify"], [9, 5, 1, "", "indentor"]], "python2verilog.utils.string.Lines": [[9, 3, 1, "", "add"], [9, 3, 1, "", "assert_no_newline"], [9, 3, 1, "", "concat"], [9, 3, 1, "", "indent"], [9, 3, 1, "", "nestify"], [9, 3, 1, "", "to_string"]]}, "objtypes": {"0": "py:module", "1": "py:function", "2": "py:class", "3": "py:method", "4": "py:property", "5": "py:attribute"}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "function", "Python function"], "2": ["py", "class", "Python class"], "3": ["py", "method", "Python method"], "4": ["py", "property", "Python property"], "5": ["py", "attribute", "Python attribute"]}, "titleterms": {"welcom": 0, "python2verilog": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9], "": 0, "document": 0, "content": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9], "indic": 0, "tabl": 0, "packag": [1, 2, 3, 4, 5, 6, 7, 8, 9], "subpackag": [1, 3], "modul": [1, 2, 3, 4, 5, 6, 7, 8, 9], "api": 2, "submodul": [2, 4, 5, 6, 7, 8, 9], "decor": [2, 9], "wrapper": 2, "backend": [3, 4], "verilog": 4, "ast": 4, "codegen": 4, "extern": 5, "iverilog": 5, "frontend": 6, "generator2ir": 6, "ir": 7, "context": 7, "express": 7, "graph": 7, "statement": 7, "optim": 8, "util": 9, "assert": 9, "env_var": 9, "gener": 9, "string": 9}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.viewcode": 1, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Welcome to python2verilog\u2019s documentation!": [[0, "welcome-to-python2verilog-s-documentation"]], "Contents:": [[0, null]], "Indices and tables": [[0, "indices-and-tables"]], "python2verilog package": [[1, "python2verilog-package"]], "Subpackages": [[1, "subpackages"], [3, "subpackages"]], "Module contents": [[1, "module-contents"], [2, "module-contents"], [3, "module-contents"], [4, "module-contents"], [5, "module-contents"], [6, "module-contents"], [7, "module-contents"], [8, "module-contents"], [9, "module-contents"]], "python2verilog.api package": [[2, "python2verilog-api-package"]], "Submodules": [[2, "submodules"], [4, "submodules"], [5, "submodules"], [6, "submodules"], [7, "submodules"], [8, "submodules"], [9, "submodules"]], "python2verilog.api.decorators module": [[2, "python2verilog-api-decorators-module"]], "python2verilog.api.wrappers module": [[2, "python2verilog-api-wrappers-module"]], "python2verilog.backend package": [[3, "python2verilog-backend-package"]], "python2verilog.backend.verilog package": [[4, "python2verilog-backend-verilog-package"]], "python2verilog.backend.verilog.ast module": [[4, "python2verilog-backend-verilog-ast-module"]], "python2verilog.backend.verilog.codegen module": [[4, "python2verilog-backend-verilog-codegen-module"]], "python2verilog.extern package": [[5, "python2verilog-extern-package"]], "python2verilog.extern.iverilog module": [[5, "python2verilog-extern-iverilog-module"]], "python2verilog.frontend package": [[6, "python2verilog-frontend-package"]], "python2verilog.frontend.generator2ir module": [[6, "python2verilog-frontend-generator2ir-module"]], "python2verilog.ir package": [[7, "python2verilog-ir-package"]], "python2verilog.ir.context module": [[7, "python2verilog-ir-context-module"]], "python2verilog.ir.expressions module": [[7, "python2verilog-ir-expressions-module"]], "python2verilog.ir.graph module": [[7, "python2verilog-ir-graph-module"]], "python2verilog.ir.statements module": [[7, "python2verilog-ir-statements-module"]], "python2verilog.optimizer package": [[8, "python2verilog-optimizer-package"]], "python2verilog.optimizer.optimizer module": [[8, "python2verilog-optimizer-optimizer-module"]], "python2verilog.utils package": [[9, "python2verilog-utils-package"]], "python2verilog.utils.assertions module": [[9, "python2verilog-utils-assertions-module"]], "python2verilog.utils.decorator module": [[9, "python2verilog-utils-decorator-module"]], "python2verilog.utils.env_vars module": [[9, "python2verilog-utils-env-vars-module"]], "python2verilog.utils.generics module": [[9, "python2verilog-utils-generics-module"]], "python2verilog.utils.string module": [[9, "python2verilog-utils-string-module"]]}, "indexentries": {"module": [[1, "module-python2verilog"], [2, "module-python2verilog.api"], [2, "module-python2verilog.api.decorators"], [2, "module-python2verilog.api.wrappers"], [3, "module-python2verilog.backend"], [4, "module-python2verilog.backend.verilog"], [4, "module-python2verilog.backend.verilog.ast"], [4, "module-python2verilog.backend.verilog.codegen"], [5, "module-python2verilog.extern"], [5, "module-python2verilog.extern.iverilog"], [6, "module-python2verilog.frontend"], [6, "module-python2verilog.frontend.generator2ir"], [7, "module-python2verilog.ir"], [7, "module-python2verilog.ir.context"], [7, "module-python2verilog.ir.expressions"], [7, "module-python2verilog.ir.graph"], [7, "module-python2verilog.ir.statements"], [8, "module-python2verilog.optimizer"], [8, "module-python2verilog.optimizer.optimizer"], [9, "module-python2verilog.utils"], [9, "module-python2verilog.utils.assertions"], [9, "module-python2verilog.utils.decorator"], [9, "module-python2verilog.utils.env_vars"], [9, "module-python2verilog.utils.generics"], [9, "module-python2verilog.utils.string"]], "python2verilog": [[1, "module-python2verilog"]], "context_to_text_and_file() (in module python2verilog.api.wrappers)": [[2, "python2verilog.api.wrappers.context_to_text_and_file"]], "context_to_verilog() (in module python2verilog.api.wrappers)": [[2, "python2verilog.api.wrappers.context_to_verilog"]], "get_func_ast_from_func() (in module python2verilog.api.decorators)": [[2, "python2verilog.api.decorators.get_func_ast_from_func"]], "namespace_to_file() (in module python2verilog.api.decorators)": [[2, "python2verilog.api.decorators.namespace_to_file"]], "new_namespace() (in module python2verilog.api.decorators)": [[2, "python2verilog.api.decorators.new_namespace"]], "python2verilog.api": [[2, "module-python2verilog.api"]], "python2verilog.api.decorators": [[2, "module-python2verilog.api.decorators"]], "python2verilog.api.wrappers": [[2, "module-python2verilog.api.wrappers"]], "text_to_context() (in module python2verilog.api.wrappers)": [[2, "python2verilog.api.wrappers.text_to_context"]], "text_to_text() (in module python2verilog.api.wrappers)": [[2, "python2verilog.api.wrappers.text_to_text"]], "text_to_verilog() (in module python2verilog.api.wrappers)": [[2, "python2verilog.api.wrappers.text_to_verilog"]], "verilogify() (in module python2verilog.api.decorators)": [[2, "python2verilog.api.decorators.verilogify"]], "python2verilog.backend": [[3, "module-python2verilog.backend"]], "always (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Always"]], "atnegedge (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtNegedge"]], "atnegedgestatement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtNegedgeStatement"]], "atposedge (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtPosedge"]], "atposedgestatement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.AtPosedgeStatement"]], "blockingsubsitution (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.BlockingSubsitution"]], "case (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Case"]], "casebuilder (class in python2verilog.backend.verilog.codegen)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder"]], "caseitem (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.CaseItem"]], "codegen (class in python2verilog.backend.verilog.codegen)": [[4, "python2verilog.backend.verilog.codegen.CodeGen"]], "declaration (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Declaration"]], "ifelse (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.IfElse"]], "initial (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Initial"]], "instantiation (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Instantiation"]], "localparam (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.LocalParam"]], "module (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Module"]], "nonblockingsubsitution (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.NonBlockingSubsitution"]], "posedgesyncalways (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.PosedgeSyncAlways"]], "statement (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Statement"]], "subsitution (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.Subsitution"]], "while (class in python2verilog.backend.verilog.ast)": [[4, "python2verilog.backend.verilog.ast.While"]], "do_edge() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.do_edge"]], "do_vertex() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.do_vertex"]], "get_blocked_comment() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.get_blocked_comment"]], "get_inline_comment() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.get_inline_comment"]], "get_module_lines() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_module_lines"]], "get_module_str() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_module_str"]], "get_testbench() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench"]], "get_testbench_lines() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench_lines"]], "get_testbench_str() (codegen method)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.get_testbench_str"]], "module (codegen property)": [[4, "python2verilog.backend.verilog.codegen.CodeGen.module"]], "new_caseitem() (casebuilder method)": [[4, "python2verilog.backend.verilog.codegen.CaseBuilder.new_caseitem"]], "python2verilog.backend.verilog": [[4, "module-python2verilog.backend.verilog"]], "python2verilog.backend.verilog.ast": [[4, "module-python2verilog.backend.verilog.ast"]], "python2verilog.backend.verilog.codegen": [[4, "module-python2verilog.backend.verilog.codegen"]], "to_lines() (always method)": [[4, "python2verilog.backend.verilog.ast.Always.to_lines"]], "to_lines() (case method)": [[4, "python2verilog.backend.verilog.ast.Case.to_lines"], [7, "python2verilog.ir.statements.Case.to_lines"]], "to_lines() (caseitem method)": [[4, "python2verilog.backend.verilog.ast.CaseItem.to_lines"], [7, "python2verilog.ir.statements.CaseItem.to_lines"]], "to_lines() (declaration method)": [[4, "python2verilog.backend.verilog.ast.Declaration.to_lines"], [7, "python2verilog.ir.statements.Declaration.to_lines"]], "to_lines() (ifelse method)": [[4, "python2verilog.backend.verilog.ast.IfElse.to_lines"]], "to_lines() (initial method)": [[4, "python2verilog.backend.verilog.ast.Initial.to_lines"]], "to_lines() (instantiation method)": [[4, "python2verilog.backend.verilog.ast.Instantiation.to_lines"]], "to_lines() (module method)": [[4, "python2verilog.backend.verilog.ast.Module.to_lines"]], "to_lines() (statement method)": [[4, "python2verilog.backend.verilog.ast.Statement.to_lines"], [7, "python2verilog.ir.statements.Statement.to_lines"]], "to_lines() (subsitution method)": [[4, "python2verilog.backend.verilog.ast.Subsitution.to_lines"], [7, "python2verilog.ir.statements.Subsitution.to_lines"]], "to_lines() (while method)": [[4, "python2verilog.backend.verilog.ast.While.to_lines"]], "make_iverilog_cmd() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.make_iverilog_cmd"]], "python2verilog.extern": [[5, "module-python2verilog.extern"]], "python2verilog.extern.iverilog": [[5, "module-python2verilog.extern.iverilog"]], "run_cmd_with_fifos() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.run_cmd_with_fifos"]], "run_cmd_with_files() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.run_cmd_with_files"]], "run_iverilog_with_fifos() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.run_iverilog_with_fifos"]], "run_iverilog_with_files() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.run_iverilog_with_files"]], "write_data_to_paths() (in module python2verilog.extern.iverilog)": [[5, "python2verilog.extern.iverilog.write_data_to_paths"]], "generator2graph (class in python2verilog.frontend.generator2ir)": [[6, "python2verilog.frontend.generator2ir.Generator2Graph"]], "context (generator2graph property)": [[6, "python2verilog.frontend.generator2ir.Generator2Graph.context"]], "python2verilog.frontend": [[6, "module-python2verilog.frontend"]], "python2verilog.frontend.generator2ir": [[6, "module-python2verilog.frontend.generator2ir"]], "results (generator2graph property)": [[6, "python2verilog.frontend.generator2ir.Generator2Graph.results"]], "root (generator2graph property)": [[6, "python2verilog.frontend.generator2ir.Generator2Graph.root"]], "add (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Add"]], "assignnode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.AssignNode"]], "basicelement (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.BasicElement"]], "binop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.BinOp"]], "blockingsubsitution (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.BlockingSubsitution"]], "case (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.Case"]], "caseitem (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.CaseItem"]], "clockededge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.ClockedEdge"]], "context (class in python2verilog.ir.context)": [[7, "python2verilog.ir.context.Context"]], "declaration (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.Declaration"]], "div (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Div"]], "donenode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.DoneNode"]], "edge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Edge"]], "element (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Element"]], "expression (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Expression"]], "ifelsenode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.IfElseNode"]], "int (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Int"]], "lessthan (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.LessThan"]], "mod (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Mod"]], "mul (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Mul"]], "nonblockingsubsitution (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.NonBlockingSubsitution"]], "nonclockededge (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.NonClockedEdge"]], "pow (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Pow"]], "state (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.State"]], "statesubsitution (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.StateSubsitution"]], "statement (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.Statement"]], "sub (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Sub"]], "subsitution (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.Subsitution"]], "ternary (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Ternary"]], "ubinop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UBinOp"]], "uint (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UInt"]], "unaryop (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.UnaryOp"]], "validsubsitution (class in python2verilog.ir.statements)": [[7, "python2verilog.ir.statements.ValidSubsitution"]], "var (class in python2verilog.ir.expressions)": [[7, "python2verilog.ir.expressions.Var"]], "vertex (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.Vertex"]], "yieldnode (class in python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.YieldNode"]], "add_global_var() (context method)": [[7, "python2verilog.ir.context.Context.add_global_var"]], "add_state() (context method)": [[7, "python2verilog.ir.context.Context.add_state"]], "add_state_weak() (context method)": [[7, "python2verilog.ir.context.Context.add_state_weak"]], "check_input_types() (context method)": [[7, "python2verilog.ir.context.Context.check_input_types"]], "check_output_types() (context method)": [[7, "python2verilog.ir.context.Context.check_output_types"]], "child (basicelement property)": [[7, "python2verilog.ir.graph.BasicElement.child"]], "children (element property)": [[7, "python2verilog.ir.graph.Element.children"]], "clock_signal (context attribute)": [[7, "python2verilog.ir.context.Context.clock_signal"]], "condition (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.condition"]], "create_cytoscape_elements() (in module python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.create_cytoscape_elements"]], "create_networkx_adjacency_list() (in module python2verilog.ir.graph)": [[7, "python2verilog.ir.graph.create_networkx_adjacency_list"]], "default_output_vars() (context method)": [[7, "python2verilog.ir.context.Context.default_output_vars"]], "entry_state (context property)": [[7, "python2verilog.ir.context.Context.entry_state"]], "false_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.false_edge"]], "get_all_children() (basicelement method)": [[7, "python2verilog.ir.graph.BasicElement.get_all_children"]], "get_all_children() (element method)": [[7, "python2verilog.ir.graph.Element.get_all_children"]], "get_all_children() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.get_all_children"]], "get_name() (edge method)": [[7, "python2verilog.ir.graph.Edge.get_name"]], "get_optimal_children() (basicelement method)": [[7, "python2verilog.ir.graph.BasicElement.get_optimal_children"]], "get_optimal_children() (element method)": [[7, "python2verilog.ir.graph.Element.get_optimal_children"]], "get_optimal_children() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.get_optimal_children"]], "global_vars (context property)": [[7, "python2verilog.ir.context.Context.global_vars"]], "input_types (context attribute)": [[7, "python2verilog.ir.context.Context.input_types"]], "input_vars (context property)": [[7, "python2verilog.ir.context.Context.input_vars"]], "is_declared() (context method)": [[7, "python2verilog.ir.context.Context.is_declared"]], "left (ubinop property)": [[7, "python2verilog.ir.expressions.UBinOp.left"]], "lvalue (assignnode property)": [[7, "python2verilog.ir.graph.AssignNode.lvalue"]], "module_file (context property)": [[7, "python2verilog.ir.context.Context.module_file"]], "name (context attribute)": [[7, "python2verilog.ir.context.Context.name"]], "name (element property)": [[7, "python2verilog.ir.graph.Element.name"]], "optimal_child (basicelement property)": [[7, "python2verilog.ir.graph.BasicElement.optimal_child"]], "optimal_false_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.optimal_false_edge"]], "optimal_true_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.optimal_true_edge"]], "optimization_level (context attribute)": [[7, "python2verilog.ir.context.Context.optimization_level"]], "output_types (context attribute)": [[7, "python2verilog.ir.context.Context.output_types"]], "output_vars (context property)": [[7, "python2verilog.ir.context.Context.output_vars"]], "py_ast (context property)": [[7, "python2verilog.ir.context.Context.py_ast"]], "py_func (context attribute)": [[7, "python2verilog.ir.context.Context.py_func"]], "python2verilog.ir": [[7, "module-python2verilog.ir"]], "python2verilog.ir.context": [[7, "module-python2verilog.ir.context"]], "python2verilog.ir.expressions": [[7, "module-python2verilog.ir.expressions"]], "python2verilog.ir.graph": [[7, "module-python2verilog.ir.graph"]], "python2verilog.ir.statements": [[7, "module-python2verilog.ir.statements"]], "ready_signal (context attribute)": [[7, "python2verilog.ir.context.Context.ready_signal"]], "ready_state (context property)": [[7, "python2verilog.ir.context.Context.ready_state"]], "reset_signal (context attribute)": [[7, "python2verilog.ir.context.Context.reset_signal"]], "right (ubinop property)": [[7, "python2verilog.ir.expressions.UBinOp.right"]], "rvalue (assignnode property)": [[7, "python2verilog.ir.graph.AssignNode.rvalue"]], "start_signal (context attribute)": [[7, "python2verilog.ir.context.Context.start_signal"]], "state_var (context attribute)": [[7, "python2verilog.ir.context.Context.state_var"]], "states (context property)": [[7, "python2verilog.ir.context.Context.states"]], "stmts (yieldnode property)": [[7, "python2verilog.ir.graph.YieldNode.stmts"]], "test_cases (context attribute)": [[7, "python2verilog.ir.context.Context.test_cases"]], "testbench_file (context property)": [[7, "python2verilog.ir.context.Context.testbench_file"]], "to_string() (assignnode method)": [[7, "python2verilog.ir.graph.AssignNode.to_string"]], "to_string() (binop method)": [[7, "python2verilog.ir.expressions.BinOp.to_string"]], "to_string() (edge method)": [[7, "python2verilog.ir.graph.Edge.to_string"]], "to_string() (element method)": [[7, "python2verilog.ir.graph.Element.to_string"]], "to_string() (expression method)": [[7, "python2verilog.ir.expressions.Expression.to_string"]], "to_string() (ifelsenode method)": [[7, "python2verilog.ir.graph.IfElseNode.to_string"]], "to_string() (ternary method)": [[7, "python2verilog.ir.expressions.Ternary.to_string"]], "to_string() (ubinop method)": [[7, "python2verilog.ir.expressions.UBinOp.to_string"]], "to_string() (unaryop method)": [[7, "python2verilog.ir.expressions.UnaryOp.to_string"]], "to_string() (yieldnode method)": [[7, "python2verilog.ir.graph.YieldNode.to_string"]], "true_edge (ifelsenode property)": [[7, "python2verilog.ir.graph.IfElseNode.true_edge"]], "unique_id (element property)": [[7, "python2verilog.ir.graph.Element.unique_id"]], "valid_signal (context attribute)": [[7, "python2verilog.ir.context.Context.valid_signal"]], "validate() (context method)": [[7, "python2verilog.ir.context.Context.validate"]], "write (context attribute)": [[7, "python2verilog.ir.context.Context.write"]], "optimizegraph (class in python2verilog.optimizer.optimizer)": [[8, "python2verilog.optimizer.optimizer.OptimizeGraph"]], "backwards_replace() (in module python2verilog.optimizer.optimizer)": [[8, "python2verilog.optimizer.optimizer.backwards_replace"]], "graph_apply_mapping() (in module python2verilog.optimizer.optimizer)": [[8, "python2verilog.optimizer.optimizer.graph_apply_mapping"]], "graph_update_mapping() (in module python2verilog.optimizer.optimizer)": [[8, "python2verilog.optimizer.optimizer.graph_update_mapping"]], "is_dependent() (in module python2verilog.optimizer.optimizer)": [[8, "python2verilog.optimizer.optimizer.is_dependent"]], "python2verilog.optimizer": [[8, "module-python2verilog.optimizer"]], "python2verilog.optimizer.optimizer": [[8, "module-python2verilog.optimizer.optimizer"]], "unique_counter (optimizegraph attribute)": [[8, "python2verilog.optimizer.optimizer.OptimizeGraph.unique_counter"]], "genericrepr (class in python2verilog.utils.generics)": [[9, "python2verilog.utils.generics.GenericRepr"]], "genericreprandstr (class in python2verilog.utils.generics)": [[9, "python2verilog.utils.generics.GenericReprAndStr"]], "implementstolines (class in python2verilog.utils.string)": [[9, "python2verilog.utils.string.ImplementsToLines"]], "indent (class in python2verilog.utils.string)": [[9, "python2verilog.utils.string.Indent"]], "lines (class in python2verilog.utils.string)": [[9, "python2verilog.utils.string.Lines"]], "add() (lines method)": [[9, "python2verilog.utils.string.Lines.add"]], "assert_dict_type() (in module python2verilog.utils.assertions)": [[9, "python2verilog.utils.assertions.assert_dict_type"]], "assert_list_type() (in module python2verilog.utils.assertions)": [[9, "python2verilog.utils.assertions.assert_list_type"]], "assert_no_newline() (lines static method)": [[9, "python2verilog.utils.string.Lines.assert_no_newline"]], "assert_type() (in module python2verilog.utils.assertions)": [[9, "python2verilog.utils.assertions.assert_type"]], "concat() (lines method)": [[9, "python2verilog.utils.string.Lines.concat"]], "decorator_with_args() (in module python2verilog.utils.decorator)": [[9, "python2verilog.utils.decorator.decorator_with_args"]], "indent() (lines method)": [[9, "python2verilog.utils.string.Lines.indent"]], "indentify() (indent method)": [[9, "python2verilog.utils.string.Indent.indentify"]], "indentor (indent attribute)": [[9, "python2verilog.utils.string.Indent.indentor"]], "is_debug_mode() (in module python2verilog.utils.env_vars)": [[9, "python2verilog.utils.env_vars.is_debug_mode"]], "nestify() (lines static method)": [[9, "python2verilog.utils.string.Lines.nestify"]], "pretty_dict() (in module python2verilog.utils.generics)": [[9, "python2verilog.utils.generics.pretty_dict"]], "python2verilog.utils": [[9, "module-python2verilog.utils"]], "python2verilog.utils.assertions": [[9, "module-python2verilog.utils.assertions"]], "python2verilog.utils.decorator": [[9, "module-python2verilog.utils.decorator"]], "python2verilog.utils.env_vars": [[9, "module-python2verilog.utils.env_vars"]], "python2verilog.utils.generics": [[9, "module-python2verilog.utils.generics"]], "python2verilog.utils.string": [[9, "module-python2verilog.utils.string"]], "set_debug_mode() (in module python2verilog.utils.env_vars)": [[9, "python2verilog.utils.env_vars.set_debug_mode"]], "to_lines() (implementstolines method)": [[9, "python2verilog.utils.string.ImplementsToLines.to_lines"]], "to_string() (implementstolines method)": [[9, "python2verilog.utils.string.ImplementsToLines.to_string"]], "to_string() (lines method)": [[9, "python2verilog.utils.string.Lines.to_string"]]}})