{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644341827675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 64-Bit " "Running Quartus II 64-Bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644341827675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 08 12:37:07 2022 " "Processing started: Tue Feb 08 12:37:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644341827675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644341827675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05 --convert_bdf_to_vhdl=\"D:/CMPE 160/Labs/Lab05/Ex5.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05 --convert_bdf_to_vhdl=\"D:/CMPE 160/Labs/Lab05/Ex5.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644341827675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ex5 " "Found entity 1: Ex5" {  } { { "ex5.bdf" "" { Schematic "D:/CMPE 160/Labs/Lab05/ex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644341828082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644341828082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644341828097 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst " "Logic function of type NOT and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "ex5.bdf" "" { Schematic "D:/CMPE 160/Labs/Lab05/ex5.bdf" { { 496 312 360 528 "inst" "" } { 160 328 376 192 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1644341828097 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1644341828097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644341828198 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 08 12:37:08 2022 " "Processing ended: Tue Feb 08 12:37:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644341828198 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644341828198 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644341828198 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644341828198 ""}
