

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Mar 10 17:35:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_205_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     141|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      81|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      81|     177|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_54_fu_102_p2         |         +|   0|  0|  71|          64|           1|
    |sub_ln206_1_fu_126_p2  |         -|   0|  0|  20|          13|          13|
    |sub_ln206_fu_116_p2    |         -|   0|  0|  19|          12|          12|
    |icmp_ln205_fu_97_p2    |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 141|         154|          92|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_02_fu_40               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_02_fu_40               |  64|   0|   64|          0|
    |sub_ln206_1_reg_170      |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1|  return value|
|mlen         |   in|   64|     ap_none|                                                 mlen|        scalar|
|sub          |   in|   12|     ap_none|                                                  sub|        scalar|
|m_address0   |  out|   12|   ap_memory|                                                    m|         array|
|m_ce0        |  out|    1|   ap_memory|                                                    m|         array|
|m_q0         |   in|    8|   ap_memory|                                                    m|         array|
|sub2         |   in|   13|     ap_none|                                                 sub2|        scalar|
|sm_address0  |  out|   13|   ap_memory|                                                   sm|         array|
|sm_ce0       |  out|    1|   ap_memory|                                                   sm|         array|
|sm_we0       |  out|    1|   ap_memory|                                                   sm|         array|
|sm_d0        |  out|    8|   ap_memory|                                                   sm|         array|
+-------------+-----+-----+------------+-----------------------------------------------------+--------------+

