|DUT
input_vector[0] => SerialAdder:add_instance.clock
input_vector[1] => SerialAdder:add_instance.b
input_vector[2] => SerialAdder:add_instance.a
input_vector[3] => SerialAdder:add_instance.reset
output_vector[0] << SerialAdder:add_instance.s


|DUT|SerialAdder:add_instance
reset => rst.PRESET
reset => pres.ACLR
a => transit.IN0
a => s.IN0
b => transit.IN1
b => s.IN1
clock => rst.CLK
clock => pres.CLK
s <= s.DB_MAX_OUTPUT_PORT_TYPE


