<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Open source hardware</title>
  <style>
    body {
      max-width: 38rem;
      padding: 2rem;
      margin: auto;
      background-color: #FAF0E6;
    }
    table, th, td {
      border: 1px solid black;
      border-collapse: collapse;
    }
  </style>

</head>
<body>


<div id="header">
<a href="https://rawtext.club/~famubu">Home</a>
 | 
<a href="https://rawtext.club/~famubu/blog/index.html">Blog</a>
 | 
<a href="https://rawtext.club/~famubu/wiki/index.html">Wiki</a>
 | 
<a href="https://rawtext.club/~famubu/about.html">About</a>
</div>

<header id="title-block-header">
<h1 class="title">Open source hardware</h1>
</header>

<ul>
    </ul>




<div id="content-container">
<h2 id="tools">Tools</h2>
<ul>
<li><p>ghdl: VHDL compiler</p></li>
<li><p>iverilog: verilog compiler</p></li>
<li><p>bsc: BlueSpec compiler</p></li>
<li><p><a href="https://github.com/YosysHQ/yosys">yosys</a>: hls
tool</p></li>
<li><p>nextptr: placement and routing</p></li>
<li><p>qflow</p></li>
<li><p>Verilator: Fast simulation for verilog designs</p>
<ul>
<li>Fast because design is compiled to C++ and then run</li>
</ul></li>
<li><p><a
href="https://github.com/trabucayre/openFPGALoader">openfpgaloader</a></p></li>
<li><p>migen</p></li>
</ul>
<h2 id="hdls">HDLs</h2>
<p>'Nouvelle vogue':</p>
<ul>
<li><p>pyRTL</p></li>
<li><p><a
href="https://masc.soe.ucsc.edu/pyrope.html">pyrope</a></p></li>
<li><p><a href="https://clash-lang.org/">Clash</a> (Haskell)</p></li>
<li><p>Chisel (Scala)</p></li>
<li><p><a href="https://github.com/janestreet/hardcaml/">hardcaml</a>
(OCaml)</p></li>
<li><p><a
href="https://amaranth-lang.org/docs/amaranth/latest/intro.html">amaranth</a>
(experimental): a python library</p></li>
</ul>
<p>Old guard:</p>
<ul>
<li>SystemVerilog</li>
</ul>
<h2 id="misc">Misc</h2>
<ul>
<li><a href="https://www.tl-x.org/">TL-X</a>: A new paradigm for
hardware design ?
<ul>
<li>Something higher level than RTL ?</li>
</ul></li>
<li><a href="https://www.hardware-x.com">HardwareX</a>: An open access
journal owned by Elsevier</li>
<li><a href="https://www.oshwa.org/">OSHWA</a>: Open source hardware
assocation</li>
</ul>
<p>Companies making boards:</p>
<ul>
<li>Arduino</li>
<li>Raspberry Pi</li>
<li>AdaFruit</li>
</ul>
<h2 id="proprietary-tools">Proprietary tools</h2>
<ul>
<li>Xilinx Vivado
<ul>
<li>Xilinx ISE was there before this.</li>
</ul></li>
<li>Intel Quartus</li>
</ul>
<p>By the looks of it, these are unnecessarily heavy on memory and not
so user friendly.</p>
</div>
</body>
</html>
