{
    "@context": "https://api.researchmap.jp/researcher.jsonld",
    "@id": "https://api.researchmap.jp/read0171337?format=json",
    "@type": "researchers",
    "rm:user_id": "1000040183",
    "rm:creator_id": "1000040183",
    "rm:creator_type": "myself",
    "rm:created": "2009-09-06T15:00:00Z",
    "rm:modifier_id": "1000040183",
    "rm:modifier_type": "myself",
    "rm:modified": "2024-07-17T01:20:46Z",
    "permalink": "read0171337",
    "family_name": {
        "ja": "高松",
        "ja-Kana": "タカマツ",
        "en": "Takamatsu"
    },
    "given_name": {
        "ja": "雄三",
        "ja-Kana": "ユウゾウ",
        "en": "Yuzo"
    },
    "display_name_kana": "disclosed",
    "display_nickname": "disclosed",
    "display_image": "disclosed",
    "display_contact_point": "disclosed",
    "affiliations": [
        {
            "affiliation": {
                "ja": "旧所属 愛媛大学 大学院理工学研究科 電子情報工学専攻",
                "en": "Former Institution / Organization Ehime University Graduate School of Science and Engineering Electrical and Electronic Engineering and Computer Science"
            },
            "job": {
                "ja": "教授",
                "en": "Professor"
            },
            "display_affiliation": "disclosed",
            "display_job": "disclosed",
            "rm:institution_code": "9999999999"
        }
    ],
    "degrees": [
        {
            "degree": {
                "ja": "工学博士",
                "en": "Doctor Engineering"
            },
            "degree_institution": {
                "ja": "大阪大学",
                "en": "Osaka University"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0292000000"
        }
    ],
    "display_profile": "disclosed",
    "display_url": "disclosed",
    "identifiers": {
        "j_global_id": [
            "200901015939774829"
        ]
    },
    "rm:erad_id_verified": false,
    "rm:orc_id_verified": false,
    "display_erad_id": "closed",
    "display_orc_id": "closed",
    "display_researcher_id": "disclosed",
    "display_j_global_id": "disclosed",
    "see_also": [
        {
            "label": "j_global",
            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200901015939774829"
        }
    ],
    "@graph": [
        {
            "@id": "https://api.researchmap.jp/read0171337/research_interests",
            "@type": "research_interests",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_interests/1465440",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_interests",
                    "rm:id": "1465440",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "keyword": {
                        "ja": "故障シミュレーション"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_interests/1465439",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_interests",
                    "rm:id": "1465439",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "keyword": {
                        "ja": "論理シュミレーション"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_interests/1465438",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_interests",
                    "rm:id": "1465438",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "keyword": {
                        "ja": "論理回路の設計・検査・診断"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_interests/1465437",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_interests",
                    "rm:id": "1465437",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "keyword": {
                        "ja": "高信頼システム"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/research_areas",
            "@type": "research_areas",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_areas/961230",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_areas",
                    "rm:id": "961230",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "discipline_number": "A289",
                    "item_number": "A60010",
                    "discipline": {
                        "ja": "情報通信",
                        "en": "Informatics"
                    },
                    "research_field": {
                        "ja": "情報学基礎論",
                        "en": "Information theory"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/research_experience",
            "@type": "research_experience",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_experience/3646987",
                    "@type": "research_experience",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_experience",
                    "rm:id": "3646987",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "from_date": "1987",
                    "rm:institution_code": "9999999999",
                    "affiliation": {
                        "ja": "- 愛媛大学工学部"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/education",
            "@type": "education",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/education/2489882",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0171337/education",
                    "rm:id": "2489882",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "to_date": "1966",
                    "rm:institution_code": "0352007000",
                    "affiliation": {
                        "ja": "愛媛大学",
                        "en": "Ehime University"
                    },
                    "department": {
                        "ja": "工学部",
                        "en": "Faculty of Engineering"
                    },
                    "course": {
                        "ja": "電気工学科"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/education/2489881",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0171337/education",
                    "rm:id": "2489881",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "to_date": "1966",
                    "rm:institution_code": "0352000000",
                    "affiliation": {
                        "ja": "愛媛大学",
                        "en": "Ehime University"
                    },
                    "department": {
                        "en": "Faculty of Engineering"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/committee_memberships",
            "@type": "committee_memberships",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/committee_memberships/536009",
                    "@type": "committee_memberships",
                    "@reverse": "https://api.researchmap.jp/read0171337/committee_memberships",
                    "rm:id": "536009",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "from_date": "1996",
                    "to_date": "1996",
                    "committee_name": {
                        "ja": "四国支部支部長"
                    },
                    "association": {
                        "ja": "情報処理学会"
                    },
                    "description": {
                        "ja": "情報処理学会"
                    },
                    "committee_type": "society"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/awards",
            "@type": "awards",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/awards/348562",
                    "@type": "awards",
                    "@reverse": "https://api.researchmap.jp/read0171337/awards",
                    "rm:id": "348562",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "award_name": {
                        "ja": "IEEE Computer Society Meritorious Service Award"
                    },
                    "award_date": "1997"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/misc",
            "@type": "misc",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 175,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116624",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116624",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-09T11:27:26Z",
                    "paper_title": {
                        "en": "Fault diagnosis on multiple fault models by using pass/fail information"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Koji Yamazaki"
                            }
                        ]
                    },
                    "description": {
                        "en": "In general, we do not know which fault model can explain the cause of the faulty values at the primary outputs in a circuit under test before starting diagnosis. Moreover, under Built-In Self Test (BIST) environment, it is difficult to know which primary output has a faulty value on the application of a failing test pattern. In this paper, we propose an effective diagnosis method on multiple fault models, based on only pass/fail information on the applied test patterns. The proposed method deduces both the fault model and the fault location based on the number of detections for the single stuck-at fault at each line, by performing single stuck-at fault simulation with both passing and failing test patterns. To improve the ability of fault diagnosis, our method uses the logic values of lines and the condition whether the stuck-at faults at the lines are detected or not by passing and failing test patterns. Experimental results show that our method can accurately identify the fault models (stuck-at fault model, AND/OR bridging fault model, dominance bridging fault model, or open fault model) for 90% faulty circuits and that the faulty sites are located within two candidate faults."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2008-03",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E91D",
                    "number": "3",
                    "starting_page": "675",
                    "ending_page": "682",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1093/ietisy/e91-d.3.675"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000254606100034"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e91-d.3.675",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000254606100034&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116623",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116623",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-09T06:34:42Z",
                    "paper_title": {
                        "en": "Post-BIST fault diagnosis for multiple faults"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Shuhei Kadoyama"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Koji Yamazaki"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Yasuo Sato"
                            }
                        ]
                    },
                    "description": {
                        "en": "With the increasing complexity of LSI, Built-In Self Test (BIST) is a promising technique for production testing. We herein propose a method for diagnosing multiple stuck-at faults based on the compressed responses from BIST. We refer to fault diagnosis based on the ambiguous test pattern set obtained by the compressed responses of BIST as post-BIST fault diagnosis [1]. In the present paper, we propose an effective method by which to perform post-BIST fault diagnosis for multiple stuck-at faults. The efficiency of the success ratio and the feasibility of diagnosing large circuits are discussed."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2008-03",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E91D",
                    "number": "3",
                    "starting_page": "771",
                    "ending_page": "775",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10026802203"
                        ],
                        "doi": [
                            "10.1093/ietisy/e91-d.3.771"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000254606100046"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10026802203",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e91-d.3.771",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000254606100046&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116523",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116523",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-09T08:44:57Z",
                    "paper_title": {
                        "en": "Fault simulation and test generation for transistor shorts using stuck-at test tools"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Kewal K. Saluja"
                            },
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Shin-ya Kobayashi"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper presents methods for detecting transistor short faults using logic level fault simulation and test generation. The paper considers two types of transistor level faults, namely strong shorts and weak shorts, which were introduced in our previous research. These faults are defined based on the values of outputs of faulty gates. The proposed fault simulation and test generation are performed using gate-level tools designed to deal with stuck-at faults, and no transistor-level tools are required. In the test generation process, a circuit is modified by inserting inverters, and a stuck-at test generator is used. The modification of a circuit does not mean a design-for-testability technique, as the modified circuit is used only during the test generation process. Further, generated test patterns are compacted by fault simulation. Also, since the weak short model involves uncertainty in its behavior, we define fault coverage and fault efficiency in three different way, namely, optimistic, pessimistic and probabilistic and assess them. Finally, experimental results for ISCAS benchmark circuits are used to demonstrate the effectiveness of the proposed methods."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2008-03",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E91D",
                    "number": "3",
                    "starting_page": "690",
                    "ending_page": "699",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1093/ietisy/e91-d.3.690"
                        ],
                        "issn": [
                            "0916-8532"
                        ],
                        "wos_id": [
                            "WOS:000254606100036"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e91-d.3.690",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000254606100036&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116521",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116521",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-09T11:27:26Z",
                    "paper_title": {
                        "en": "Fault diagnosis on multiple fault models by using pass/fail information"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Koji Yamazaki"
                            }
                        ]
                    },
                    "description": {
                        "en": "In general, we do not know which fault model can explain the cause of the faulty values at the primary outputs in a circuit under test before starting diagnosis. Moreover, under Built-In Self Test (BIST) environment, it is difficult to know which primary output has a faulty value on the application of a failing test pattern. In this paper, we propose an effective diagnosis method on multiple fault models, based on only pass/fail information on the applied test patterns. The proposed method deduces both the fault model and the fault location based on the number of detections for the single stuck-at fault at each line, by performing single stuck-at fault simulation with both passing and failing test patterns. To improve the ability of fault diagnosis, our method uses the logic values of lines and the condition whether the stuck-at faults at the lines are detected or not by passing and failing test patterns. Experimental results show that our method can accurately identify the fault models (stuck-at fault model, AND/OR bridging fault model, dominance bridging fault model, or open fault model) for 90% faulty circuits and that the faulty sites are located within two candidate faults."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2008-03",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E91D",
                    "number": "3",
                    "starting_page": "675",
                    "ending_page": "682",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1093/ietisy/e91-d.3.675"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000254606100034"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e91-d.3.675",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000254606100034&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116520",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116520",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-09T06:34:42Z",
                    "paper_title": {
                        "en": "Post-BIST fault diagnosis for multiple faults"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Shuhei Kadoyama"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Koji Yamazaki"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Yasuo Sato"
                            }
                        ]
                    },
                    "description": {
                        "en": "With the increasing complexity of LSI, Built-In Self Test (BIST) is a promising technique for production testing. We herein propose a method for diagnosing multiple stuck-at faults based on the compressed responses from BIST. We refer to fault diagnosis based on the ambiguous test pattern set obtained by the compressed responses of BIST as post-BIST fault diagnosis [1]. In the present paper, we propose an effective method by which to perform post-BIST fault diagnosis for multiple stuck-at faults. The efficiency of the success ratio and the feasibility of diagnosing large circuits are discussed."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2008-03",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E91D",
                    "number": "3",
                    "starting_page": "771",
                    "ending_page": "775",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10026802203"
                        ],
                        "doi": [
                            "10.1093/ietisy/e91-d.3.771"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000254606100046"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10026802203",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e91-d.3.771",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000254606100046&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116626",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116626",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Fault Simulation and Test Generation for Transistor Shorts using Stuck-at Test Tools"
                    },
                    "publication_date": "2008",
                    "publication_name": {
                        "ja": "電子情報通信学会"
                    },
                    "volume": "E91-D",
                    "number": "3",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116625",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116625",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Test Generation for Transistor Shorts using Stuck-at Fault Simulator and Test Generator"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "ja": "IEEE Computer SocietyProceedings of Asian Test Symposium"
                    },
                    "starting_page": "271",
                    "ending_page": "274",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ATS.2007.4388024"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ATS.2007.4388024",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116622",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116622",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "ja": "IEEEProc. IEEE Sixteenth Asian Test Symposium"
                    },
                    "volume": "0",
                    "number": "0",
                    "starting_page": "39",
                    "ending_page": "44",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ATS.2007.4387980"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ATS.2007.4387980",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116621",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116621",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-13T02:28:36Z",
                    "paper_title": {
                        "en": "Test generation and diagnostic test generation for open faults with considering adjacent lines"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Toru Kikkawa"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Koji Yamazaki"
                            },
                            {
                                "name": "Toshiyuki Tsutsumi"
                            },
                            {
                                "name": "Hiroyuki Yotsuyanagi"
                            },
                            {
                                "name": "Masaki Hashizume"
                            }
                        ]
                    },
                    "description": {
                        "en": "In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs."
                    },
                    "publisher": {
                        "en": "IEEE COMPUTER SOC"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "en": "DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS"
                    },
                    "volume": "0",
                    "number": "0",
                    "starting_page": "243",
                    "ending_page": "251",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/DFT.2007.11"
                        ],
                        "issn": [
                            "1550-5774"
                        ],
                        "wos_id": [
                            "WOS:000251315800027"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/DFT.2007.11",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000251315800027&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116522",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116522",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-13T03:52:52Z",
                    "paper_title": {
                        "en": "Test generation for transistor shorts using stuck-at fault simulator and test generator"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Kewal K. Saluja"
                            },
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Shin-ya Kobayashi"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            }
                        ]
                    },
                    "description": {
                        "en": "Test generation methods for transistor shorts using logic test environment are proposed. The fault models used are strong shorts and weak shorts, introduced in our earlier work. Our methodology consists of fault simulation, test generation and test compaction using gate-level tools to detect transistor faults but without resorting to use of transistor-level tools."
                    },
                    "publisher": {
                        "en": "IEEE COMPUTER SOC"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "en": "PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM"
                    },
                    "starting_page": "271",
                    "ending_page": "274",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ATS.2007.64"
                        ],
                        "issn": [
                            "1081-7735"
                        ],
                        "wos_id": [
                            "WOS:000252080600049"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ATS.2007.64",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000252080600049&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116519",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116519",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "en": "Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "en": "IEEEProc. IEEE Sixteenth Asian Test Symposium"
                    },
                    "volume": "0",
                    "number": "0",
                    "starting_page": "39",
                    "ending_page": "44",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ATS.2007.4387980"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ATS.2007.4387980",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116518",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116518",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-13T02:28:36Z",
                    "paper_title": {
                        "en": "Test generation and diagnostic test generation for open faults with considering adjacent lines"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Hiroshi Takahashi"
                            },
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Toru Kikkawa"
                            },
                            {
                                "name": "Takashi Aikyo"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            },
                            {
                                "name": "Koji Yamazaki"
                            },
                            {
                                "name": "Toshiyuki Tsutsumi"
                            },
                            {
                                "name": "Hiroyuki Yotsuyanagi"
                            },
                            {
                                "name": "Masaki Hashizume"
                            }
                        ]
                    },
                    "description": {
                        "en": "In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs."
                    },
                    "publisher": {
                        "en": "IEEE COMPUTER SOC"
                    },
                    "publication_date": "2007",
                    "publication_name": {
                        "en": "DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS"
                    },
                    "volume": "0",
                    "number": "0",
                    "starting_page": "243",
                    "ending_page": "251",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/DFT.2007.11"
                        ],
                        "issn": [
                            "1550-5774"
                        ],
                        "wos_id": [
                            "WOS:000251315800027"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/DFT.2007.11",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000251315800027&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116617",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116617",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-18T07:06:36Z",
                    "paper_title": {
                        "ja": "On Finding Don’t Cares in Test Sequences for Sequential Circuits",
                        "en": "On finding don't cares in test sequences for sequential circuits"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Seiji Kajihara"
                            },
                            {
                                "name": "Irith Pomeranz"
                            },
                            {
                                "name": "Shin-ya Kobayashi"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            }
                        ]
                    },
                    "description": {
                        "en": "Recently there are various requirements for LSI testing, such as test compaction, test compression, low power dissipation or increase of defect coverage. If test sequences contain lots of don't cares (Xs), then their flexibility can be used to meet the above requirements. In this paper, we propose methods for finding as many Xs as possible in test sequences for sequential circuits. Given a fully specified test sequence generated by a sequential ATPG, the proposed methods produce a test sequence containing Xs without losing stuck-at fault coverage of the original test sequence. The methods apply an approach based on fault simulation, and they introduce some heuristics for reducing the simulation effort. Experimental results for ISCAS'89 benchmark circuits show the effectiveness of the proposed methods."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2006-11",
                    "publication_name": {
                        "ja": "IEICEIEICE Trans. on Inf. & Syst.",
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E89D",
                    "number": "11",
                    "starting_page": "2748",
                    "ending_page": "2755",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1093/ietisy/e89-d.11.2748"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000242507400005"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e89-d.11.2748",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000242507400005&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116516",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116516",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-18T07:06:36Z",
                    "paper_title": {
                        "en": "On finding don't cares in test sequences for sequential circuits"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yoshinobu Higami"
                            },
                            {
                                "name": "Seiji Kajihara"
                            },
                            {
                                "name": "Irith Pomeranz"
                            },
                            {
                                "name": "Shin-ya Kobayashi"
                            },
                            {
                                "name": "Yuzo Takamatsu"
                            }
                        ]
                    },
                    "description": {
                        "en": "Recently there are various requirements for LSI testing, such as test compaction, test compression, low power dissipation or increase of defect coverage. If test sequences contain lots of don't cares (Xs), then their flexibility can be used to meet the above requirements. In this paper, we propose methods for finding as many Xs as possible in test sequences for sequential circuits. Given a fully specified test sequence generated by a sequential ATPG, the proposed methods produce a test sequence containing Xs without losing stuck-at fault coverage of the original test sequence. The methods apply an approach based on fault simulation, and they introduce some heuristics for reducing the simulation effort. Experimental results for ISCAS'89 benchmark circuits show the effectiveness of the proposed methods."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2006-11",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS"
                    },
                    "volume": "E89D",
                    "number": "11",
                    "starting_page": "2748",
                    "ending_page": "2755",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1093/ietisy/e89-d.11.2748"
                        ],
                        "issn": [
                            "1745-1361"
                        ],
                        "wos_id": [
                            "WOS:000242507400005"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietisy/e89-d.11.2748",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000242507400005&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116620",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116620",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Fanout-based fault diagnosis for open faults on pass/fail information"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "米国電気電子学会"
                    },
                    "starting_page": "349",
                    "ending_page": "353",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116619",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116619",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "隣接信号線を考慮したオープン故障の一診断法"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "LSIテスティングシンポジウム"
                    },
                    "starting_page": "187",
                    "ending_page": "192",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116618",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116618",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "オープン故障に対する一故障モデルの提案とその故障診断"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "ＬＳＩテスティングシンポジウム２００６"
                    },
                    "starting_page": "181",
                    "ending_page": "186",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116616",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116616",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Diagnosis of Transistor Shorts in Logic Test Environment"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "米国電気電子学会"
                    },
                    "starting_page": "354",
                    "ending_page": "359",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116615",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116615",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "Effective Post-BIST Fault Diagnosis For Multiple Faults"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "IEEEProc. The 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT06)"
                    },
                    "starting_page": "401",
                    "ending_page": "409",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/DFT.2006.24"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/DFT.2006.24",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/misc/13116611",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0171337/misc",
                    "rm:id": "13116611",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "paper_title": {
                        "ja": "検出/非検出情報に基づくオープン故障の一診断法"
                    },
                    "publication_date": "2006",
                    "publication_name": {
                        "ja": "電子情報通信学会電子情報通信学会ＤＩ分冊"
                    },
                    "volume": "J89-D",
                    "number": "4",
                    "starting_page": "778",
                    "ending_page": "787",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/books_etc",
            "@type": "books_etc",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/books_etc/1841733",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0171337/books_etc",
                    "rm:id": "1841733",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "book_title": {
                        "ja": "新版 論理設計入門"
                    },
                    "publisher": {
                        "ja": "日新出版"
                    },
                    "publication_date": "2002",
                    "referee": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/books_etc/1841734",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0171337/books_etc",
                    "rm:id": "1841734",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "book_title": {
                        "ja": "電子計算機と情報科学（第2版）"
                    },
                    "publisher": {
                        "ja": "共立出版共立出版"
                    },
                    "publication_date": "1987",
                    "referee": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/books_etc/1841732",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0171337/books_etc",
                    "rm:id": "1841732",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "book_title": {
                        "ja": "論理設計入門"
                    },
                    "publisher": {
                        "ja": "日新出版日新出版"
                    },
                    "publication_date": "1984",
                    "referee": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/books_etc/1841731",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0171337/books_etc",
                    "rm:id": "1841731",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "book_title": {
                        "ja": "電子計算機と情報科学"
                    },
                    "publisher": {
                        "ja": "共立出版共立出版"
                    },
                    "publication_date": "1983",
                    "referee": false
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/association_memberships",
            "@type": "association_memberships",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 3,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/association_memberships/1370982",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0171337/association_memberships",
                    "rm:id": "1370982",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "academic_society_name": {
                        "ja": "情報処理学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/association_memberships/1370981",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0171337/association_memberships",
                    "rm:id": "1370981",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "academic_society_name": {
                        "ja": "米国電気電子学会(The Institute of Electrical & Electronics Engineers,Iuc.)"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/association_memberships/1370980",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0171337/association_memberships",
                    "rm:id": "1370980",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "academic_society_name": {
                        "ja": "電子情報通信学会"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/works",
            "@type": "works",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/works/910994",
                    "@type": "works",
                    "@reverse": "https://api.researchmap.jp/read0171337/works",
                    "rm:id": "910994",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "work_title": {
                        "ja": "遅延故障診断に関する研究"
                    },
                    "from_date": "2007",
                    "to_date": "2008"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/works/910993",
                    "@type": "works",
                    "@reverse": "https://api.researchmap.jp/read0171337/works",
                    "rm:id": "910993",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "work_title": {
                        "ja": "テストチップの製作とその解析に基づく製造容易化設計のための新故障モデルとそのテスト・故障診断に関する研究"
                    },
                    "from_date": "2006"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0171337/research_projects",
            "@type": "research_projects",
            "@reverse": "https://api.researchmap.jp/read0171337",
            "total_items": 6,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937658",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937658",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "ja": "論理回路の故障診断法"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937657",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937657",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "ja": "論理シュミレーションの高性能化"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937656",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937656",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "ja": "論理回路のテスト生成法"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937655",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937655",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "en": "Fault Diagnosis for Logic Circuits"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937654",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937654",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "en": "Logic Simulation"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0171337/research_projects/1937653",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0171337/research_projects",
                    "rm:id": "1937653",
                    "rm:user_id": "1000040183",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000040183",
                    "rm:creator_type": "myself",
                    "rm:created": "2009-09-06T15:00:00Z",
                    "rm:modifier_id": "1000040183",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2009-09-06T15:00:00Z",
                    "research_project_title": {
                        "en": "Test Generation for Logic Circuits"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                }
            ]
        }
    ]
}