Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 054a5f574cd1409ab8298062019cfc39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot latch_tb_behav xil_defaultlib.latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/project/DD_project/pratice/Novatek/latch.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/project/DD_project/pratice/Novatek/latch.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot latch_tb_behav
