Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul  4 14:04:21 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                       Logical Path                                       | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |     Start Point Pin    |         End Point Pin        |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+------------------------------+
| Path #1   | 10.000      | 9.050      | 2.002(23%)  | 7.048(77%) | -0.112     | 0.374 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[22]/R      |
| Path #2   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][128]/CE   |
| Path #3   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][133]/CE   |
| Path #4   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][137]/CE   |
| Path #5   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][143]/CE   |
| Path #6   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][145]/CE   |
| Path #7   | 10.000      | 6.364      | 1.274(21%)  | 5.090(79%) | -2.551     | 0.466 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[108][146]/CE   |
| Path #8   | 10.000      | 6.340      | 1.274(21%)  | 5.066(79%) | -2.551     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][139]/CE    |
| Path #9   | 10.000      | 6.340      | 1.274(21%)  | 5.066(79%) | -2.551     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][142]/CE    |
| Path #10  | 10.000      | 6.340      | 1.274(21%)  | 5.066(79%) | -2.551     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][143]/CE    |
| Path #11  | 10.000      | 6.341      | 1.274(21%)  | 5.067(79%) | -2.550     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][114]/CE    |
| Path #12  | 10.000      | 6.341      | 1.274(21%)  | 5.067(79%) | -2.550     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][130]/CE    |
| Path #13  | 10.000      | 6.341      | 1.274(21%)  | 5.067(79%) | -2.550     | 0.490 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[99][133]/CE    |
| Path #14  | 10.000      | 6.323      | 1.270(21%)  | 5.053(79%) | -2.551     | 0.502 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][102]/CE    |
| Path #15  | 10.000      | 6.323      | 1.270(21%)  | 5.053(79%) | -2.551     | 0.502 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][104]/CE    |
| Path #16  | 10.000      | 6.323      | 1.270(21%)  | 5.053(79%) | -2.551     | 0.502 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][110]/CE    |
| Path #17  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[14]/R      |
| Path #18  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[16]/R      |
| Path #19  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[17]/R      |
| Path #20  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[19]/R      |
| Path #21  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[20]/R      |
| Path #22  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[21]/R      |
| Path #23  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[23]/R      |
| Path #24  | 10.000      | 8.921      | 2.002(23%)  | 6.919(77%) | -0.112     | 0.503 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[8]/R       |
| Path #25  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[10]/R      |
| Path #26  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[11]/R      |
| Path #27  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[12]/R      |
| Path #28  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[13]/R      |
| Path #29  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[15]/R      |
| Path #30  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[18]/R      |
| Path #31  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[7]/R       |
| Path #32  | 10.000      | 8.917      | 2.002(23%)  | 6.915(77%) | -0.112     | 0.507 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[5]/C    | r_cache_value_reg[9]/R       |
| Path #33  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][129]/CE    |
| Path #34  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][130]/CE    |
| Path #35  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][132]/CE    |
| Path #36  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][133]/CE    |
| Path #37  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][134]/CE    |
| Path #38  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][136]/CE    |
| Path #39  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][137]/CE    |
| Path #40  | 10.000      | 6.311      | 1.270(21%)  | 5.041(79%) | -2.557     | 0.508 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][145]/CE    |
| Path #41  | 10.000      | 6.322      | 1.274(21%)  | 5.048(79%) | -2.550     | 0.509 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][149]/CE    |
| Path #42  | 10.000      | 6.322      | 1.274(21%)  | 5.048(79%) | -2.550     | 0.509 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][151]/CE    |
| Path #43  | 10.000      | 6.322      | 1.274(21%)  | 5.048(79%) | -2.550     | 0.509 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][152]/CE    |
| Path #44  | 10.000      | 6.532      | 1.244(20%)  | 5.288(80%) | -2.542     | 0.510 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[33][99]/CE     |
| Path #45  | 10.000      | 6.552      | 1.244(19%)  | 5.308(81%) | -2.554     | 0.514 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[46][127]/CE    |
| Path #46  | 10.000      | 6.403      | 1.270(20%)  | 5.133(80%) | -2.458     | 0.515 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[45][117]/CE    |
| Path #47  | 10.000      | 6.562      | 1.244(19%)  | 5.318(81%) | -2.542     | 0.516 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[42][122]/CE    |
| Path #48  | 10.000      | 6.562      | 1.244(19%)  | 5.318(81%) | -2.542     | 0.516 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[42][99]/CE     |
| Path #49  | 10.000      | 6.284      | 1.154(19%)  | 5.130(81%) | -2.357     | 0.517 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT5-(3)-LUT4-(96)-FDRE/R                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[80][46]/R      |
| Path #50  | 10.000      | 6.284      | 1.154(19%)  | 5.130(81%) | -2.357     | 0.517 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT5-(3)-LUT4-(96)-FDRE/R                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[80][6]/R       |
| Path #51  | 10.000      | 6.550      | 1.244(19%)  | 5.306(81%) | -2.553     | 0.517 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[40][126]/CE    |
| Path #52  | 10.000      | 6.559      | 1.244(19%)  | 5.315(81%) | -2.542     | 0.519 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[40][99]/CE     |
| Path #53  | 10.000      | 6.300      | 1.040(17%)  | 5.260(83%) | -2.556     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[126][108]/CE   |
| Path #54  | 10.000      | 6.300      | 1.040(17%)  | 5.260(83%) | -2.556     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[126][112]/CE   |
| Path #55  | 10.000      | 6.301      | 1.270(21%)  | 5.031(79%) | -2.555     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][128]/CE    |
| Path #56  | 10.000      | 6.301      | 1.270(21%)  | 5.031(79%) | -2.555     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][131]/CE    |
| Path #57  | 10.000      | 6.301      | 1.270(21%)  | 5.031(79%) | -2.555     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][138]/CE    |
| Path #58  | 10.000      | 6.301      | 1.270(21%)  | 5.031(79%) | -2.555     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][139]/CE    |
| Path #59  | 10.000      | 6.561      | 1.244(19%)  | 5.317(81%) | -2.539     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[44][122]/CE    |
| Path #60  | 10.000      | 6.561      | 1.244(19%)  | 5.317(81%) | -2.539     | 0.520 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[44][99]/CE     |
| Path #61  | 10.000      | 6.183      | 0.914(15%)  | 5.269(85%) | -2.355     | 0.523 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT6-(154)-LUT2-(96)-FDRE/R                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[83][10]/R      |
| Path #62  | 10.000      | 6.183      | 0.914(15%)  | 5.269(85%) | -2.355     | 0.523 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT6-(154)-LUT2-(96)-FDRE/R                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[83][11]/R      |
| Path #63  | 10.000      | 6.183      | 0.914(15%)  | 5.269(85%) | -2.355     | 0.523 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT6-(154)-LUT2-(96)-FDRE/R                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[83][18]/R      |
| Path #64  | 10.000      | 6.183      | 0.914(15%)  | 5.269(85%) | -2.355     | 0.523 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT6-(154)-LUT2-(96)-FDRE/R                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[83][6]/R       |
| Path #65  | 10.000      | 6.183      | 0.914(15%)  | 5.269(85%) | -2.355     | 0.523 | 0.211             | Safely Timed       | Same Group        | 3            | NA     | FDRE/C-(164)-LUT5-(51)-LUT6-(154)-LUT2-(96)-FDRE/R                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[83][8]/R       |
| Path #66  | 10.000      | 9.084      | 1.462(17%)  | 7.622(83%) | -0.123     | 0.525 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4099)-LUT6-(1)-MUXF7-MUXF8-LUT6-(1)-MUXF7-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 4099        | 0          | 1          | FDRE/C                    | FDRE/D                  | r_cache_value_reg[1]/C | o_temp_cache_value_reg[18]/D |
| Path #67  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][115]/CE   |
| Path #68  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][132]/CE   |
| Path #69  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][146]/CE   |
| Path #70  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][147]/CE   |
| Path #71  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][148]/CE   |
| Path #72  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][149]/CE   |
| Path #73  | 10.000      | 6.307      | 1.274(21%)  | 5.033(79%) | -2.549     | 0.525 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[110][150]/CE   |
| Path #74  | 10.000      | 6.294      | 1.270(21%)  | 5.024(79%) | -2.556     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[47][149]/CE    |
| Path #75  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][112]/CE    |
| Path #76  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][142]/CE    |
| Path #77  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][143]/CE    |
| Path #78  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][145]/CE    |
| Path #79  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][147]/CE    |
| Path #80  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][148]/CE    |
| Path #81  | 10.000      | 6.388      | 1.274(20%)  | 5.114(80%) | -2.467     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][150]/CE    |
| Path #82  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][129]/CE    |
| Path #83  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][130]/CE    |
| Path #84  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][131]/CE    |
| Path #85  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][132]/CE    |
| Path #86  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][133]/CE    |
| Path #87  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][135]/CE    |
| Path #88  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][136]/CE    |
| Path #89  | 10.000      | 6.498      | 1.244(20%)  | 5.254(80%) | -2.560     | 0.526 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[35][137]/CE    |
| Path #90  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][130]/CE    |
| Path #91  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][133]/CE    |
| Path #92  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][134]/CE    |
| Path #93  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][136]/CE    |
| Path #94  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][138]/CE    |
| Path #95  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][139]/CE    |
| Path #96  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][140]/CE    |
| Path #97  | 10.000      | 6.385      | 1.274(20%)  | 5.111(80%) | -2.467     | 0.529 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(22)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[98][146]/CE    |
| Path #98  | 10.000      | 6.303      | 1.272(21%)  | 5.031(79%) | -2.549     | 0.530 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[41][115]/CE    |
| Path #99  | 10.000      | 6.296      | 1.272(21%)  | 5.024(79%) | -2.556     | 0.530 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT2-(5)-LUT4-(28)-LUT5-(153)-FDRE/CE                             | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C      | cache_val_reg[41][135]/CE    |
| Path #100 | 10.000      | 6.076      | 1.278(22%)  | 4.798(78%) | -2.451     | 0.530 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(164)-LUT5-(51)-LUT5-(3)-LUT6-(154)-LUT2-(96)-FDRE/R                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 164         | 0          | 0          | FDRE/C                    | FDRE/R                  | o_mem_ready_reg/C      | cache_val_reg[96][78]/R      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 1 |  3  |  4  |  5 |  6 |  8 |  9 | 10 | 11 | 12 |
+-----------------+-------------+---+-----+-----+----+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 3 | 133 | 746 | 12 | 42 | 20 | 22 |  3 | 15 |  4 |
+-----------------+-------------+---+-----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


