E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_instmem

Top level modules:
	sc_instmem

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux4x32.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux4x32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux4x32

Top level modules:
	mux4x32

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/in_port.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/in_port.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module in_port

Top level modules:
	in_port

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_computer_module

Top level modules:
	sc_computer_module

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lpm_rom_irom

Top level modules:
	lpm_rom_irom

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_cu

Top level modules:
	sc_cu

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_cpu

Top level modules:
	sc_cpu

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module out_even
-- Compiling module sevenseg_even

Top level modules:
	out_even

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/cla32.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/cla32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module cla32

Top level modules:
	cla32

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dff32.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dff32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module dff32

Top level modules:
	dff32

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module io_input
-- Compiling module io_input_mux

Top level modules:
	io_input

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sevenseg

Top level modules:
	sevenseg

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_output.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_output.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module io_output

Top level modules:
	io_output

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x5.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x5.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux2x5

Top level modules:
	mux2x5

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module out_port_seg

Top level modules:
	out_port_seg

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module alu
-- Compiling module even7

Top level modules:
	alu

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dffe32.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dffe32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module dffe32

Top level modules:
	dffe32

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/sc_computer_sim.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/sc_computer_sim.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_computer_sim

Top level modules:
	sc_computer_sim

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_datamem

Top level modules:
	sc_datamem

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/regfile.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/regfile.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/clock_and_mem_clock.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/clock_and_mem_clock.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module clock_and_mem_clock

Top level modules:
	clock_and_mem_clock

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lpm_ram_dq_dram

Top level modules:
	lpm_ram_dq_dram

} {} {}} E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x32.v {1 {vlog -work work E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}}
