// Generated by CIRCT unknown git version
module S15(	// file.cleaned.mlir:2:3
  input  [4:0] S,	// file.cleaned.mlir:2:21
  output       Y	// file.cleaned.mlir:2:34
);

  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:10:10
  assign SYNTHESIZED_WIRE_1 = ~(S[4]);	// file.cleaned.mlir:9:10, :10:10
  assign Y = S[3] & SYNTHESIZED_WIRE_1 & S[2] & S[1] & S[0];	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :10:10, :11:5
endmodule

