(define-fun assumption.0 ((|RTL.ex_wb_reg_wen| (_ BitVec 1)) (|RTL.ex_wb_rd| (_ BitVec 2)) (|RTL.id_ex_op| (_ BitVec 2)) (|RTL.reg_3_w_stage| (_ BitVec 2)) (|RTL.reg_2_w_stage| (_ BitVec 2)) (|RTL.RTL__DOT__registers_0_| (_ BitVec 8)) (|RTL.id_ex_reg_wen| (_ BitVec 1)) (|RTL.RTL__DOT__registers_3_| (_ BitVec 8)) (|RTL.ex_wb_val| (_ BitVec 8)) (|RTL.RTL__DOT__registers_2_| (_ BitVec 8)) (|RTL.RTL__DOT__registers_1_| (_ BitVec 8)) (|RTL.reg_1_w_stage| (_ BitVec 2)) (|RTL.reg_0_w_stage| (_ BitVec 2)) (|RTL.id_ex_rs2_val| (_ BitVec 8)) (|RTL.id_ex_rs1_val| (_ BitVec 8)) (|RTL.id_ex_rd| (_ BitVec 2))) Bool (not (and (and (and (and (and (= (_ bv0 2) RTL.reg_3_w_stage) (and (= (_ bv0 2) RTL.reg_2_w_stage) (and (and (and (and (and (= RTL.id_ex_reg_wen (_ bv1 1)) (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= (_ bv0 2) RTL.ex_wb_rd)) (= RTL.ex_wb_val (_ bv179 8))) (= RTL.id_ex_op (_ bv0 2))) (= (_ bv0 2) RTL.id_ex_rd))) (= RTL.id_ex_rs1_val (_ bv176 8))) (= RTL.id_ex_rs2_val (_ bv17 8))) (= (_ bv1 2) RTL.reg_0_w_stage)) (= (_ bv1 2) RTL.reg_1_w_stage)))) (= RTL.RTL__DOT__registers_0_ (_ bv179 8))) (= RTL.RTL__DOT__registers_1_ (_ bv147 8))) (= RTL.RTL__DOT__registers_2_ (_ bv167 8))) (= RTL.RTL__DOT__registers_3_ (_ bv173 8)))))
