// Seed: 717454847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0
    , id_9,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply0 id_7
);
  parameter id_10 = 1;
  assign id_6 = -1;
  assign id_6 = 1 == 1;
  logic ["" : -1  ==  -1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10
  );
endmodule
