module tb_sub_word;

    // Parameters for the testbench
    parameter regSize = 32;   // Size of each register (32 bits)

    // Declare input and output signals for the sub_word module
    logic [regSize-1:0] word_in;  // Input word
    logic [regSize-1:0] word_out;  // Output word after substitution

    // Instantiate the sub_word module
    sub_word #(regSize) uut (
        .word_in(word_in),
        .word_out(word_out)
    );

    // Initial block to apply test vectors
    initial begin
        // Test case 1
        word_in = 32'h2b7e1516;  // Input word
        #10; // Wait for a small delay for the output to stabilize
        assert(word_out == 32'h8f5b0c90) else $error("Test Case 1 Failed: Expected 8f5b0c90 but got %h", word_out);

        // Test case 2
        word_in = 32'h28aed2a6;  // Input word
        #10; // Wait for output stabilization
        assert(word_out == 32'hf5d16b82) else $error("Test Case 2 Failed: Expected f5d16b82 but got %h", word_out);

        // Test case 3
        word_in = 32'h1c01101f;  // Input word
        #10; // Wait for output stabilization
        assert(word_out == 32'h20c94b80) else $error("Test Case 3 Failed: Expected 20c94b80 but got %h", word_out);

        // Test case 4
        word_in = 32'hfbcdb21c;  // Input word
        #10; // Wait for output stabilization
        assert(word_out == 32'h7f5c1f7c) else $error("Test Case 4 Failed: Expected 7f5c1f7c but got %h", word_out);

        // Add more test cases as needed

        // Finish the simulation
        $finish;
    end

endmodule