{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695238474204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695238474205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 14:34:34 2023 " "Processing started: Wed Sep 20 14:34:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695238474205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238474205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_decode -c test_decode " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_decode -c test_decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238474205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695238474460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695238474460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 3 - cbb - 7 seg display/l3 sv files/test_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 3 - cbb - 7 seg display/l3 sv files/test_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_decode " "Found entity 1: test_decode" {  } { { "../L3 SV Files/test_decode.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/test_decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695238481602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 3 - cbb - 7 seg display/l3 sv files/dec416.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/akujo_2rtofyy/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/lab 3 - cbb - 7 seg display/l3 sv files/dec416.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec416 " "Found entity 1: dec416" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695238481603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_decode " "Elaborating entity \"test_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695238481632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec416 dec416:dec1 " "Elaborating entity \"dec416\" for hierarchy \"dec416:dec1\"" {  } { { "../L3 SV Files/test_decode.sv" "dec1" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/test_decode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695238481657 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] dec416.sv(70) " "Inferred latch for \"out\[0\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] dec416.sv(70) " "Inferred latch for \"out\[1\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] dec416.sv(70) " "Inferred latch for \"out\[2\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] dec416.sv(70) " "Inferred latch for \"out\[3\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] dec416.sv(70) " "Inferred latch for \"out\[4\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] dec416.sv(70) " "Inferred latch for \"out\[5\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] dec416.sv(70) " "Inferred latch for \"out\[6\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] dec416.sv(70) " "Inferred latch for \"out\[7\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481659 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] dec416.sv(70) " "Inferred latch for \"out\[8\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] dec416.sv(70) " "Inferred latch for \"out\[9\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] dec416.sv(70) " "Inferred latch for \"out\[10\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] dec416.sv(70) " "Inferred latch for \"out\[11\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] dec416.sv(70) " "Inferred latch for \"out\[12\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] dec416.sv(70) " "Inferred latch for \"out\[13\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] dec416.sv(70) " "Inferred latch for \"out\[14\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] dec416.sv(70) " "Inferred latch for \"out\[15\]\" at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 "|test_decode|dec416:dec1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[15\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[15\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "dec416.sv(70) " "Constant driver at dec416.sv(70)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 70 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[14\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[14\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[13\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[13\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[12\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[12\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[11\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[11\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[10\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[10\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[9\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[9\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[8\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[8\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[7\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[7\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[6\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[6\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[5\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[5\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[4\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[4\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[3\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[3\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[2\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[2\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[1\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[1\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481660 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[0\] dec416.sv(49) " "Can't resolve multiple constant drivers for net \"out\[0\]\" at dec416.sv(49)" {  } { { "../L3 SV Files/dec416.sv" "" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/dec416.sv" 49 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481661 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dec416:dec1 " "Can't elaborate user hierarchy \"dec416:dec1\"" {  } { { "../L3 SV Files/test_decode.sv" "dec1" { Text "C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files/test_decode.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695238481661 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695238481701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 20 14:34:41 2023 " "Processing ended: Wed Sep 20 14:34:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695238481701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695238481701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695238481701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695238481701 ""}
