{"Source Block": ["hdl/library/common/up_hdmi_tx.v@179:275@HdlStmProcess", "  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_resetn <= 'd0;\n      up_full_range <= 'd0;\n      up_csc_bypass <= 'd0;\n      up_ss_bypass <= 'd0;\n      up_srcsel <= 'd1;\n      up_const_rgb <= 'd0;\n      up_vdma_ovf <= 'd0;\n      up_vdma_unf <= 'd0;\n      up_hdmi_tpm_oos <= 'd0;\n      up_vdma_tpm_oos <= 'd0;\n      up_hl_active <= 'd0;\n      up_hl_width <= 'd0;\n      up_hs_width <= 'd0;\n      up_he_max <= 'd0;\n      up_he_min <= 'd0;\n      up_vf_active <= 'd0;\n      up_vf_width <= 'd0;\n      up_vs_width <= 'd0;\n      up_ve_max <= 'd0;\n      up_ve_min <= 'd0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h002)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h010)) begin\n        up_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h011)) begin\n        up_ss_bypass <= up_wdata[2];\n        up_full_range <= up_wdata[1];\n        up_csc_bypass <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h012)) begin\n        up_srcsel <= up_wdata[1:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h013)) begin\n        up_const_rgb <= up_wdata[23:0];\n      end\n      if (up_vdma_ovf_s == 1'b1) begin\n        up_vdma_ovf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h018)) begin\n        up_vdma_ovf <= up_vdma_ovf & ~up_wdata[1];\n      end\n      if (up_vdma_unf_s == 1'b1) begin\n        up_vdma_unf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h018)) begin\n        up_vdma_unf <= up_vdma_unf & ~up_wdata[0];\n      end\n      if (up_hdmi_tpm_oos_s == 1'b1) begin\n        up_hdmi_tpm_oos <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h019)) begin\n        up_hdmi_tpm_oos <= up_hdmi_tpm_oos & ~up_wdata[1];\n      end\n      if (up_vdma_tpm_oos_s == 1'b1) begin\n        up_vdma_tpm_oos <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h019)) begin\n        up_vdma_tpm_oos <= up_vdma_tpm_oos & ~up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h100)) begin\n        up_hl_active <= up_wdata[31:16];\n        up_hl_width <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h101)) begin\n        up_hs_width <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h102)) begin\n        up_he_max <= up_wdata[31:16];\n        up_he_min <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h110)) begin\n        up_vf_active <= up_wdata[31:16];\n        up_vf_width <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h111)) begin\n        up_vs_width <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h112)) begin\n        up_ve_max <= up_wdata[31:16];\n        up_ve_min <= up_wdata[15:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[185, "      up_core_preset <= 1'd1;\n"], [208, "      up_core_preset <= ~up_resetn;\n"]]}}