# Tomasulo_Verilog
Implemented a 4 staged pipelined out of order RISC-V processor which uses tomasulo algorithm with reservation stations and reorder buffers. This was a course assignment in Processor Architecture course.
