{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544223530946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544223530950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 16:58:50 2018 " "Processing started: Fri Dec 07 16:58:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544223530950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223530950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalAssembly -c FinalAssembly " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalAssembly -c FinalAssembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223530950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544223532075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544223532075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalassembly.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalassembly.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalAssembly " "Found entity 1: FinalAssembly" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8count4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod8count4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod8count4 " "Found entity 1: mod8count4" {  } { { "mod8count4.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/mod8count4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo8counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modulo8counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 modulo8counter " "Found entity 1: modulo8counter" {  } { { "modulo8counter.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/modulo8counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux10to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1 " "Found entity 1: mux10to1" {  } { { "mux10to1.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitregister " "Found entity 1: 8bitregister" {  } { { "8bitregister.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/8bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg10file8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg10file8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg10file8bit " "Found entity 1: reg10file8bit" {  } { { "reg10file8bit.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/reg10file8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/encrypt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/encrypt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_logic " "Found entity 1: encrypt_logic" {  } { { "output_files/encrypt_logic.v" "" { Text "U:/CPRE281/FinalProj/assembly/output_files/encrypt_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mod32counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mod32counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod32counter " "Found entity 1: mod32counter" {  } { { "output_files/mod32counter.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/mod32counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_logic " "Found entity 1: decrypt_logic" {  } { { "decrypt_logic.v" "" { Text "U:/CPRE281/FinalProj/assembly/decrypt_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/operator.v " "Can't analyze file -- file output_files/operator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544223541784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541874 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/mod33counter.bdf " "Can't analyze file -- file output_files/mod33counter.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544223541889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mod33logic.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mod33logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod33logic " "Found entity 1: mod33logic" {  } { { "output_files/mod33logic.v" "" { Text "U:/CPRE281/FinalProj/assembly/output_files/mod33logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tmp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tmp " "Found entity 1: tmp" {  } { { "output_files/tmp.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/tmp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223541999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223541999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/operator2.v " "Can't analyze file -- file output_files/operator2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544223541999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/regtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/regtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regtest " "Found entity 1: regtest" {  } { { "output_files/regtest.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/regtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223542061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223542061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm_encrypt.v " "Can't analyze file -- file fsm_encrypt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544223542061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operator2.v 1 1 " "Found 1 design units, including 1 entities, in source file operator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 operator2 " "Found entity 1: operator2" {  } { { "operator2.v" "" { Text "U:/CPRE281/FinalProj/assembly/operator2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223542108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223542108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operator.v 1 1 " "Found 1 design units, including 1 entities, in source file operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 operator " "Found entity 1: operator" {  } { { "operator.v" "" { Text "U:/CPRE281/FinalProj/assembly/operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223542217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223542217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalAssembly " "Elaborating entity \"FinalAssembly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544223542786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/FinalProj/assembly/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223542986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223542986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst5\"" {  } { { "FinalAssembly.bdf" "inst5" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { -312 1192 1312 -136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst27 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst27\"" {  } { { "FinalAssembly.bdf" "inst27" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 104 1080 1168 216 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst27 " "Elaborated megafunction instantiation \"BUSMUX:inst27\"" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 104 1080 1168 216 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst27 " "Instantiated megafunction \"BUSMUX:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223543065 ""}  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 104 1080 1168 216 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223543065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst27\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst27\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst27\|lpm_mux:\$00000 BUSMUX:inst27 " "Elaborated megafunction instantiation \"BUSMUX:inst27\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst27\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 104 1080 1168 216 "inst27" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223543193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223543193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst27\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst27\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst35 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst35\"" {  } { { "FinalAssembly.bdf" "inst35" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 416 1152 1376 576 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223543658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223543658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 ALU:inst35\|clock_divider_1024:inst9 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"ALU:inst35\|clock_divider_1024:inst9\"" {  } { { "output_files/ALU.bdf" "inst9" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 600 16 168 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod33counter.bdf 1 1 " "Using design file mod33counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod33counter " "Found entity 1: mod33counter" {  } { { "mod33counter.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/mod33counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223543752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223543752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod33counter ALU:inst35\|mod33counter:inst26 " "Elaborating entity \"mod33counter\" for hierarchy \"ALU:inst35\|mod33counter:inst26\"" {  } { { "output_files/ALU.bdf" "inst26" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 688 40 184 784 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod33next.v 1 1 " "Using design file mod33next.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod33next " "Found entity 1: mod33next" {  } { { "mod33next.v" "" { Text "U:/CPRE281/FinalProj/assembly/mod33next.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223543860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223543860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod33next ALU:inst35\|mod33counter:inst26\|mod33next:inst7 " "Elaborating entity \"mod33next\" for hierarchy \"ALU:inst35\|mod33counter:inst26\|mod33next:inst7\"" {  } { { "mod33counter.bdf" "inst7" { Schematic "U:/CPRE281/FinalProj/assembly/mod33counter.bdf" { { 248 512 640 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ALU:inst35\|BUSMUX:inst21 " "Elaborating entity \"BUSMUX\" for hierarchy \"ALU:inst35\|BUSMUX:inst21\"" {  } { { "output_files/ALU.bdf" "inst21" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 840 -56 32 952 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst35\|BUSMUX:inst21 " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst21\"" {  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 840 -56 32 952 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst35\|BUSMUX:inst21 " "Instantiated megafunction \"ALU:inst35\|BUSMUX:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223543922 ""}  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 840 -56 32 952 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223543922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000 ALU:inst35\|BUSMUX:inst21 " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ALU:inst35\|BUSMUX:inst21\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 840 -56 32 952 "inst21" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223543953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223544058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223544058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"ALU:inst35\|BUSMUX:inst21\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod32main.bdf 1 1 " "Using design file mod32main.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod32main " "Found entity 1: mod32main" {  } { { "mod32main.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/mod32main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223544168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223544168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod32main ALU:inst35\|mod32main:inst6 " "Elaborating entity \"mod32main\" for hierarchy \"ALU:inst35\|mod32main:inst6\"" {  } { { "output_files/ALU.bdf" "inst6" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 608 328 472 704 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operator ALU:inst35\|operator:inst24 " "Elaborating entity \"operator\" for hierarchy \"ALU:inst35\|operator:inst24\"" {  } { { "output_files/ALU.bdf" "inst24" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 144 752 864 336 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ALU:inst35\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"ALU:inst35\|BUSMUX:inst3\"" {  } { { "output_files/ALU.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 768 856 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst35\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst3\"" {  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 768 856 528 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst35\|BUSMUX:inst3 " "Instantiated megafunction \"ALU:inst35\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223544307 ""}  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 768 856 528 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223544307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000 ALU:inst35\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ALU:inst35\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 768 856 528 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223544411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223544411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"ALU:inst35\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt_logic ALU:inst35\|encrypt_logic:inst12 " "Elaborating entity \"encrypt_logic\" for hierarchy \"ALU:inst35\|encrypt_logic:inst12\"" {  } { { "output_files/ALU.bdf" "inst12" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 608 608 784 720 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt_logic ALU:inst35\|decrypt_logic:inst14 " "Elaborating entity \"decrypt_logic\" for hierarchy \"ALU:inst35\|decrypt_logic:inst14\"" {  } { { "output_files/ALU.bdf" "inst14" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 736 608 784 848 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operator2 ALU:inst35\|operator2:inst25 " "Elaborating entity \"operator2\" for hierarchy \"ALU:inst35\|operator2:inst25\"" {  } { { "output_files/ALU.bdf" "inst25" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 144 624 736 336 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ALU:inst35\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"ALU:inst35\|BUSMUX:inst\"" {  } { { "output_files/ALU.bdf" "inst" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 888 976 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst35\|BUSMUX:inst " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst\"" {  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 888 976 528 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst35\|BUSMUX:inst " "Instantiated megafunction \"ALU:inst35\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223544571 ""}  } { { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 888 976 528 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223544571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000 ALU:inst35\|BUSMUX:inst " "Elaborated megafunction instantiation \"ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ALU:inst35\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "output_files/ALU.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/output_files/ALU.bdf" { { 416 888 976 528 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223544691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223544691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"ALU:inst35\|BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo8counter modulo8counter:inst1 " "Elaborating entity \"modulo8counter\" for hierarchy \"modulo8counter:inst1\"" {  } { { "FinalAssembly.bdf" "inst1" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 496 88 256 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step3.bdf 1 1 " "Using design file lab11step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223544848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223544848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step3 modulo8counter:inst1\|lab11step3:inst9 " "Elaborating entity \"lab11step3\" for hierarchy \"modulo8counter:inst1\|lab11step3:inst9\"" {  } { { "modulo8counter.bdf" "inst9" { Schematic "U:/CPRE281/FinalProj/assembly/modulo8counter.bdf" { { 536 1000 1144 632 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod8count4 mod8count4:inst2 " "Elaborating entity \"mod8count4\" for hierarchy \"mod8count4:inst2\"" {  } { { "FinalAssembly.bdf" "inst2" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 688 88 256 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223544885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst12 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst12\"" {  } { { "FinalAssembly.bdf" "inst12" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 416 848 1064 576 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux10_4b.v 1 1 " "Using design file mux10_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux10_4b " "Found entity 1: Mux10_4b" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux10_4b regfile:inst12\|Mux10_4b:inst10 " "Elaborating entity \"Mux10_4b\" for hierarchy \"regfile:inst12\|Mux10_4b:inst10\"" {  } { { "regfile.bdf" "inst10" { Schematic "U:/CPRE281/FinalProj/assembly/regfile.bdf" { { -160 720 880 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545142 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W9 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545161 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W8 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545161 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W7 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545161 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W6 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545161 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W5 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545161 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W4 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545172 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545172 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545173 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545173 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux10_4b.v(11) " "Verilog HDL Always Construct warning at mux10_4b.v(11): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux10_4b.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux10_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544223545173 "|FinalAssembly|regfile:inst12|Mux10_4b:inst10"}
{ "Warning" "WSGN_SEARCH_FILE" "reg8b.bdf 1 1 " "Using design file reg8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8b " "Found entity 1: reg8b" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/reg8b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8b regfile:inst12\|reg8b:inst2 " "Elaborating entity \"reg8b\" for hierarchy \"regfile:inst12\|reg8b:inst2\"" {  } { { "regfile.bdf" "inst2" { Schematic "U:/CPRE281/FinalProj/assembly/regfile.bdf" { { -160 240 392 -32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4b.bdf 1 1 " "Using design file reg4b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b regfile:inst12\|reg8b:inst2\|reg4b:inst1 " "Elaborating entity \"reg4b\" for hierarchy \"regfile:inst12\|reg8b:inst2\|reg4b:inst1\"" {  } { { "reg8b.bdf" "inst1" { Schematic "U:/CPRE281/FinalProj/assembly/reg8b.bdf" { { 408 376 528 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:inst12\|reg8b:inst2\|reg4b:inst1\|register:inst3 " "Elaborating entity \"register\" for hierarchy \"regfile:inst12\|reg8b:inst2\|reg4b:inst1\|register:inst3\"" {  } { { "reg4b.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/assembly/reg4b.bdf" { { 80 216 312 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "U:/CPRE281/FinalProj/assembly/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 regfile:inst12\|reg8b:inst2\|reg4b:inst1\|register:inst3\|mux2to1:inst3 " "Elaborating entity \"mux2to1\" for hierarchy \"regfile:inst12\|reg8b:inst2\|reg4b:inst1\|register:inst3\|mux2to1:inst3\"" {  } { { "register.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/assembly/register.bdf" { { 200 104 224 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder4to10.v 1 1 " "Using design file decoder4to10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to10 " "Found entity 1: decoder4to10" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544223545670 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544223545670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to10 regfile:inst12\|decoder4to10:inst17 " "Elaborating entity \"decoder4to10\" for hierarchy \"regfile:inst12\|decoder4to10:inst17\"" {  } { { "regfile.bdf" "inst17" { Schematic "U:/CPRE281/FinalProj/assembly/regfile.bdf" { { 1160 -184 -16 1240 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223545674 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder4to10.v(7) " "Verilog HDL Case Statement warning at decoder4to10.v(7): incomplete case statement has no default case item" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W decoder4to10.v(6) " "Verilog HDL Always Construct warning at decoder4to10.v(6): inferring latch(es) for variable \"W\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] decoder4to10.v(6) " "Inferred latch for \"W\[0\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] decoder4to10.v(6) " "Inferred latch for \"W\[1\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] decoder4to10.v(6) " "Inferred latch for \"W\[2\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] decoder4to10.v(6) " "Inferred latch for \"W\[3\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] decoder4to10.v(6) " "Inferred latch for \"W\[4\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] decoder4to10.v(6) " "Inferred latch for \"W\[5\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] decoder4to10.v(6) " "Inferred latch for \"W\[6\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545693 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] decoder4to10.v(6) " "Inferred latch for \"W\[7\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545694 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\] decoder4to10.v(6) " "Inferred latch for \"W\[8\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545694 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\] decoder4to10.v(6) " "Inferred latch for \"W\[9\]\" at decoder4to10.v(6)" {  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223545694 "|FinalAssembly|regfile:inst12|decoder4to10:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst24\"" {  } { { "FinalAssembly.bdf" "inst24" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 760 848 888 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223546460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst24 " "Elaborated megafunction instantiation \"BUSMUX:inst24\"" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 760 848 888 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223546478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst24 " "Instantiated megafunction \"BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223546478 ""}  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 760 848 888 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223546478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst25 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst25\"" {  } { { "FinalAssembly.bdf" "inst25" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 896 984 888 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223546495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst25 " "Elaborated megafunction instantiation \"BUSMUX:inst25\"" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 896 984 888 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223546512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst25 " "Instantiated megafunction \"BUSMUX:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544223546512 ""}  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 776 896 984 888 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544223546512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst6 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst6\"" {  } { { "FinalAssembly.bdf" "inst6" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 496 520 680 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223546528 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALU:inst35\|busmux:inst21\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer ALU:inst35\|busmux:inst21\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_7rc.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1544223547386 "|FinalAssembly|ALU:inst35|busmux:inst21|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "busmux:inst22\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer busmux:inst22\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/FinalProj/assembly/db/mux_7rc.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1544223547386 "|FinalAssembly|busmux:inst22|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1544223547386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[6\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547894 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[5\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547895 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[4\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547895 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[7\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547895 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[8\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[2\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[1\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[0\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[3\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst12\|decoder4to10:inst17\|W\[9\] " "Latch regfile:inst12\|decoder4to10:inst17\|W\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst19 " "Ports D and ENA on the latch are fed by the same signal inst19" {  } { { "FinalAssembly.bdf" "" { Schematic "U:/CPRE281/FinalProj/assembly/FinalAssembly.bdf" { { 608 304 368 656 "inst19" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544223547904 ""}  } { { "decoder4to10.v" "" { Text "U:/CPRE281/FinalProj/assembly/decoder4to10.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544223547904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544223548216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544223550049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544223550049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544223550597 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544223550597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "490 " "Implemented 490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544223550597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544223550597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544223550778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 16:59:10 2018 " "Processing ended: Fri Dec 07 16:59:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544223550778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544223550778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544223550778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544223550778 ""}
