{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744056336721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744056336722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 17:05:36 2025 " "Processing started: Mon Apr 07 17:05:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744056336722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744056336722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCA8bits -c RCA8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCA8bits -c RCA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744056336722 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744056337114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/git-repos/inf01058-circuitosdigitais/lab02/rca8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/git-repos/inf01058-circuitosdigitais/lab02/rca8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA8 " "Found entity 1: RCA8" {  } { { "../RCA8.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744056337167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744056337167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/git-repos/inf01058-circuitosdigitais/lab02/rca4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/git-repos/inf01058-circuitosdigitais/lab02/rca4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA4 " "Found entity 1: RCA4" {  } { { "../RCA4.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744056337168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744056337168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/git-repos/inf01058-circuitosdigitais/lab02/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/git-repos/inf01058-circuitosdigitais/lab02/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../FA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744056337169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744056337169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rca8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA8bits " "Found entity 1: RCA8bits" {  } { { "RCA8bits.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA8bits/RCA8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744056337171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744056337171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCA8bits " "Elaborating entity \"RCA8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744056337202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA8 RCA8:inst " "Elaborating entity \"RCA8\" for hierarchy \"RCA8:inst\"" {  } { { "RCA8bits.bdf" "inst" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA8bits/RCA8bits.bdf" { { 32 264 392 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744056337208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 RCA8:inst\|RCA4:inst2 " "Elaborating entity \"RCA4\" for hierarchy \"RCA8:inst\|RCA4:inst2\"" {  } { { "../RCA8.bdf" "inst2" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA8.bdf" { { 160 320 448 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744056337210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RCA8:inst\|RCA4:inst2\|FA:inst4 " "Elaborating entity \"FA\" for hierarchy \"RCA8:inst\|RCA4:inst2\|FA:inst4\"" {  } { { "../RCA4.bdf" "inst4" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB02/RCA4.bdf" { { 432 600 696 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744056337212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1744056337682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744056337880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744056337880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744056337903 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744056337903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744056337903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744056337903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744056337921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 17:05:37 2025 " "Processing ended: Mon Apr 07 17:05:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744056337921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744056337921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744056337921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744056337921 ""}
