// Seed: 4162438716
`define pp_9 0
`define pp_10 0
`define pp_11 0
`timescale 1ps / 1 ps
module module_0 (
    output supply1 id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input logic id_8
);
  assign id_0[1 : 1] = 1'b0;
  assign id_4[1] = 1;
  type_13(
      1, 1, 1
  );
endmodule
