<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: uart_drv.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('uart__drv_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">uart_drv.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="driver__common_8h.html">driver_common.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmbus__api_8h.html">pmbus_api.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html">_ARM_USART_STATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status.  <a href="struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html">_ARM_USART_MODEM_STATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem Status.  <a href="struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_USART_CAPABILITIES</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Device Driver Capabilities.  <a href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html">_ARM_DRIVER_USART</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access structure of the UART Driver.  <a href="struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_a_r_t___t_r_a_n_s_f_e_r___i_n_f_o.html">_UART_TRANSFER_INFO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___i_n_f_o.html">UART_INFO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_a_r_t___d_m_a.html">_UART_DMA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_a_r_t___d_r_i_v_e_r___c_o_n_f_i_g.html">_UART_DRIVER_CONFIG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab37a12fd0981e09c42ea42684a5dfbab">ARM_USART_API_VERSION</a>&#160;&#160;&#160;<a class="el" href="driver__common_8h.html#a854ec85b6ae93c91324541392c7baa1d">DRIVER_VERSION_MAJOR_MINOR</a>(2,02)  /* API version */</td></tr>
<tr class="separator:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9ad0578398522e97d7074620cca1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a9e9ad0578398522e97d7074620cca1fd">ARM_USART_DRV_VERSION</a>&#160;&#160;&#160;<a class="el" href="driver__common_8h.html#a854ec85b6ae93c91324541392c7baa1d">DRIVER_VERSION_MAJOR_MINOR</a>(1,00) /* API version */</td></tr>
<tr class="separator:a9e9ad0578398522e97d7074620cca1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab654e36e71012c28b91273e96827e1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab654e36e71012c28b91273e96827e1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253d29333d1a40d0401a02f9675a90fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a253d29333d1a40d0401a02f9675a90fd">ARM_USART_CONTROL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="separator:a253d29333d1a40d0401a02f9675a90fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85039731478c924d3b418ec00768388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad85039731478c924d3b418ec00768388">ARM_USART_MODE_ASYNCHRONOUS</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ad85039731478c924d3b418ec00768388"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART (Asynchronous); arg = Baudrate.  <a href="#ad85039731478c924d3b418ec00768388">More...</a><br /></td></tr>
<tr class="separator:ad85039731478c924d3b418ec00768388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3e9e0e838a3f15f8661983b9ac4573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a7d3e9e0e838a3f15f8661983b9ac4573">ARM_USART_MODE_SYNCHRONOUS_MASTER</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a7d3e9e0e838a3f15f8661983b9ac4573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Master (generates clock signal); arg = Baudrate.  <a href="#a7d3e9e0e838a3f15f8661983b9ac4573">More...</a><br /></td></tr>
<tr class="separator:a7d3e9e0e838a3f15f8661983b9ac4573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78778475f3fab09a080c2279afc69fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae78778475f3fab09a080c2279afc69fa">ARM_USART_MODE_SYNCHRONOUS_SLAVE</a>&#160;&#160;&#160;(0x03UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ae78778475f3fab09a080c2279afc69fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Slave (external clock signal)  <a href="#ae78778475f3fab09a080c2279afc69fa">More...</a><br /></td></tr>
<tr class="separator:ae78778475f3fab09a080c2279afc69fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4132136971d4f93f2e6a87c6775a9bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4132136971d4f93f2e6a87c6775a9bb0">ARM_USART_MODE_SINGLE_WIRE</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a4132136971d4f93f2e6a87c6775a9bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Single-wire (half-duplex); arg = Baudrate.  <a href="#a4132136971d4f93f2e6a87c6775a9bb0">More...</a><br /></td></tr>
<tr class="separator:a4132136971d4f93f2e6a87c6775a9bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458f4f60d1d772cfd7567ae424d9aad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a458f4f60d1d772cfd7567ae424d9aad9">ARM_USART_MODE_IRDA</a>&#160;&#160;&#160;(0x05UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a458f4f60d1d772cfd7567ae424d9aad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IrDA; arg = Baudrate.  <a href="#a458f4f60d1d772cfd7567ae424d9aad9">More...</a><br /></td></tr>
<tr class="separator:a458f4f60d1d772cfd7567ae424d9aad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade65a1c27d9097d9ef0e86c02b55cecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ade65a1c27d9097d9ef0e86c02b55cecd">ARM_USART_MODE_SMART_CARD</a>&#160;&#160;&#160;(0x06UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ade65a1c27d9097d9ef0e86c02b55cecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Smart Card; arg = Baudrate.  <a href="#ade65a1c27d9097d9ef0e86c02b55cecd">More...</a><br /></td></tr>
<tr class="separator:ade65a1c27d9097d9ef0e86c02b55cecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08696262ebd491edf1e7865ebe93a81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a08696262ebd491edf1e7865ebe93a81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84581b0925c149db3ca28d2656107656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a84581b0925c149db3ca28d2656107656">ARM_USART_DATA_BITS_Msk</a>&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="separator:a84581b0925c149db3ca28d2656107656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981ff25b4ff806f743d1af4575b87339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a981ff25b4ff806f743d1af4575b87339">ARM_USART_DATA_BITS_5</a>&#160;&#160;&#160;(5UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="memdesc:a981ff25b4ff806f743d1af4575b87339"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 Data bits  <a href="#a981ff25b4ff806f743d1af4575b87339">More...</a><br /></td></tr>
<tr class="separator:a981ff25b4ff806f743d1af4575b87339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ba3d6cea5cd5c0b661667539a9e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a92ba3d6cea5cd5c0b661667539a9e43c">ARM_USART_DATA_BITS_6</a>&#160;&#160;&#160;(6UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="memdesc:a92ba3d6cea5cd5c0b661667539a9e43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 Data bit  <a href="#a92ba3d6cea5cd5c0b661667539a9e43c">More...</a><br /></td></tr>
<tr class="separator:a92ba3d6cea5cd5c0b661667539a9e43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86a2d971ce521c6f6eda28d4f8786a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad86a2d971ce521c6f6eda28d4f8786a4">ARM_USART_DATA_BITS_7</a>&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="memdesc:ad86a2d971ce521c6f6eda28d4f8786a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 Data bits  <a href="#ad86a2d971ce521c6f6eda28d4f8786a4">More...</a><br /></td></tr>
<tr class="separator:ad86a2d971ce521c6f6eda28d4f8786a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5e8d17b5c69cd7f9135b849c2a4586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#adc5e8d17b5c69cd7f9135b849c2a4586">ARM_USART_DATA_BITS_8</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="memdesc:adc5e8d17b5c69cd7f9135b849c2a4586"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 Data bits (default)  <a href="#adc5e8d17b5c69cd7f9135b849c2a4586">More...</a><br /></td></tr>
<tr class="separator:adc5e8d17b5c69cd7f9135b849c2a4586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae238a08198dc7ac6178ae0a2a95a2764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae238a08198dc7ac6178ae0a2a95a2764">ARM_USART_DATA_BITS_9</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td></tr>
<tr class="memdesc:ae238a08198dc7ac6178ae0a2a95a2764"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Data bits  <a href="#ae238a08198dc7ac6178ae0a2a95a2764">More...</a><br /></td></tr>
<tr class="separator:ae238a08198dc7ac6178ae0a2a95a2764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce50af2e58db12c25a5791080aca258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2ce50af2e58db12c25a5791080aca258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434c48980c65129c01aa5bc1c8e22898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a434c48980c65129c01aa5bc1c8e22898">ARM_USART_PARITY_Msk</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_PARITY_Pos)</td></tr>
<tr class="separator:a434c48980c65129c01aa5bc1c8e22898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a64650f99a1f642c3b3b6ced0eb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a141a64650f99a1f642c3b3b6ced0eb8d">ARM_USART_PARITY_NONE</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_PARITY_Pos)</td></tr>
<tr class="memdesc:a141a64650f99a1f642c3b3b6ced0eb8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Parity (default)  <a href="#a141a64650f99a1f642c3b3b6ced0eb8d">More...</a><br /></td></tr>
<tr class="separator:a141a64650f99a1f642c3b3b6ced0eb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc35e8dd2cbebb730abf36959e87a207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#abc35e8dd2cbebb730abf36959e87a207">ARM_USART_PARITY_EVEN</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_PARITY_Pos)</td></tr>
<tr class="memdesc:abc35e8dd2cbebb730abf36959e87a207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even Parity.  <a href="#abc35e8dd2cbebb730abf36959e87a207">More...</a><br /></td></tr>
<tr class="separator:abc35e8dd2cbebb730abf36959e87a207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f30181eedd3b04d650dd507bf40d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a02f30181eedd3b04d650dd507bf40d6d">ARM_USART_PARITY_ODD</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_PARITY_Pos)</td></tr>
<tr class="memdesc:a02f30181eedd3b04d650dd507bf40d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd Parity.  <a href="#a02f30181eedd3b04d650dd507bf40d6d">More...</a><br /></td></tr>
<tr class="separator:a02f30181eedd3b04d650dd507bf40d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73d045a0058006dbdc64a6d43772217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ac73d045a0058006dbdc64a6d43772217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff72dd7b794cf2be5b5edca180be7a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aff72dd7b794cf2be5b5edca180be7a40">ARM_USART_STOP_BITS_Msk</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td></tr>
<tr class="separator:aff72dd7b794cf2be5b5edca180be7a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f51a51e654b4753a538ed33f0d7d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a45f51a51e654b4753a538ed33f0d7d78">ARM_USART_STOP_BITS_1</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td></tr>
<tr class="memdesc:a45f51a51e654b4753a538ed33f0d7d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 Stop bit (default)  <a href="#a45f51a51e654b4753a538ed33f0d7d78">More...</a><br /></td></tr>
<tr class="separator:a45f51a51e654b4753a538ed33f0d7d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f034b5f0d0328dc636b403d1954795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a17f034b5f0d0328dc636b403d1954795">ARM_USART_STOP_BITS_2</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td></tr>
<tr class="memdesc:a17f034b5f0d0328dc636b403d1954795"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 Stop bits  <a href="#a17f034b5f0d0328dc636b403d1954795">More...</a><br /></td></tr>
<tr class="separator:a17f034b5f0d0328dc636b403d1954795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1d0f2c95a76ef4c5152792a619f136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#afc1d0f2c95a76ef4c5152792a619f136">ARM_USART_STOP_BITS_1_5</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td></tr>
<tr class="memdesc:afc1d0f2c95a76ef4c5152792a619f136"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.5 Stop bits  <a href="#afc1d0f2c95a76ef4c5152792a619f136">More...</a><br /></td></tr>
<tr class="separator:afc1d0f2c95a76ef4c5152792a619f136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f43cb83d9955a4c90d918acaaa44ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a47f43cb83d9955a4c90d918acaaa44ba">ARM_USART_STOP_BITS_0_5</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td></tr>
<tr class="memdesc:a47f43cb83d9955a4c90d918acaaa44ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">0.5 Stop bits  <a href="#a47f43cb83d9955a4c90d918acaaa44ba">More...</a><br /></td></tr>
<tr class="separator:a47f43cb83d9955a4c90d918acaaa44ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e09a6b54db30327511241fdf422c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2e09a6b54db30327511241fdf422c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a0e80cb6a6f47c164fb1fe5fe8eab43f4">ARM_USART_FLOW_CONTROL_Msk</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td></tr>
<tr class="separator:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad04aa3fe4ea4b7363aee4bdca2ed3764">ARM_USART_FLOW_CONTROL_NONE</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td></tr>
<tr class="memdesc:ad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Flow Control (default)  <a href="#ad04aa3fe4ea4b7363aee4bdca2ed3764">More...</a><br /></td></tr>
<tr class="separator:ad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c8a78e8868165cfcc543105bfd9621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a80c8a78e8868165cfcc543105bfd9621">ARM_USART_FLOW_CONTROL_RTS</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td></tr>
<tr class="memdesc:a80c8a78e8868165cfcc543105bfd9621"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS Flow Control.  <a href="#a80c8a78e8868165cfcc543105bfd9621">More...</a><br /></td></tr>
<tr class="separator:a80c8a78e8868165cfcc543105bfd9621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aa7b38ebff1ce0f5c3e4479d22e66715f">ARM_USART_FLOW_CONTROL_CTS</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td></tr>
<tr class="memdesc:aa7b38ebff1ce0f5c3e4479d22e66715f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Flow Control.  <a href="#aa7b38ebff1ce0f5c3e4479d22e66715f">More...</a><br /></td></tr>
<tr class="separator:aa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16151b5c376b41586faf033f4a42d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab16151b5c376b41586faf033f4a42d02">ARM_USART_FLOW_CONTROL_RTS_CTS</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td></tr>
<tr class="memdesc:ab16151b5c376b41586faf033f4a42d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS/CTS Flow Control.  <a href="#ab16151b5c376b41586faf033f4a42d02">More...</a><br /></td></tr>
<tr class="separator:ab16151b5c376b41586faf033f4a42d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2424397076d0479ab6b83e557be35db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2424397076d0479ab6b83e557be35db2">ARM_USART_CPOL_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPOL_Pos)</td></tr>
<tr class="separator:a2424397076d0479ab6b83e557be35db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472d459abb99f1caaff94fa0cdd2ad27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a472d459abb99f1caaff94fa0cdd2ad27">ARM_USART_CPOL0</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_CPOL_Pos)</td></tr>
<tr class="memdesc:a472d459abb99f1caaff94fa0cdd2ad27"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPOL = 0 (default)  <a href="#a472d459abb99f1caaff94fa0cdd2ad27">More...</a><br /></td></tr>
<tr class="separator:a472d459abb99f1caaff94fa0cdd2ad27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5541d8937a9d92e42aeb273138592a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a9e5541d8937a9d92e42aeb273138592a">ARM_USART_CPOL1</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPOL_Pos)</td></tr>
<tr class="memdesc:a9e5541d8937a9d92e42aeb273138592a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPOL = 1.  <a href="#a9e5541d8937a9d92e42aeb273138592a">More...</a><br /></td></tr>
<tr class="separator:a9e5541d8937a9d92e42aeb273138592a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba3e5931503b5a820472c4610252d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#afba3e5931503b5a820472c4610252d72">ARM_USART_CPHA_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPHA_Pos)</td></tr>
<tr class="separator:afba3e5931503b5a820472c4610252d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a5eb27c2294b7d14a20d0c7e2ef0a47b4">ARM_USART_CPHA0</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_CPHA_Pos)</td></tr>
<tr class="memdesc:a5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPHA = 0 (default)  <a href="#a5eb27c2294b7d14a20d0c7e2ef0a47b4">More...</a><br /></td></tr>
<tr class="separator:a5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9f16371870476739a198c52dba6862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4b9f16371870476739a198c52dba6862">ARM_USART_CPHA1</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPHA_Pos)</td></tr>
<tr class="memdesc:a4b9f16371870476739a198c52dba6862"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPHA = 1.  <a href="#a4b9f16371870476739a198c52dba6862">More...</a><br /></td></tr>
<tr class="separator:a4b9f16371870476739a198c52dba6862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b5189f91401be6d24cec477ba56020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a48b5189f91401be6d24cec477ba56020">ARM_USART_RXIFLSEL_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a48b5189f91401be6d24cec477ba56020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02940f8534194a3f8660d22ab6c9229e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a02940f8534194a3f8660d22ab6c9229e">ARM_USART_RXIFLSEL_Msk</a>&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="separator:a02940f8534194a3f8660d22ab6c9229e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633f9189cd934fcc161fd279881015c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a3633f9189cd934fcc161fd279881015c">ARM_USART_RXIFLSEL_1_8</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a3633f9189cd934fcc161fd279881015c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO becomes &gt;= 1/8 full.  <a href="#a3633f9189cd934fcc161fd279881015c">More...</a><br /></td></tr>
<tr class="separator:a3633f9189cd934fcc161fd279881015c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d80cdce753adc423febe358deb0b6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a0d80cdce753adc423febe358deb0b6df">ARM_USART_RXIFLSEL_1_4</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a0d80cdce753adc423febe358deb0b6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO becomes &gt;= 1/4 full.  <a href="#a0d80cdce753adc423febe358deb0b6df">More...</a><br /></td></tr>
<tr class="separator:a0d80cdce753adc423febe358deb0b6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c7a7d704e843eed2fa086168954c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a58c7a7d704e843eed2fa086168954c15">ARM_USART_RXIFLSEL_1_2</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a58c7a7d704e843eed2fa086168954c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO becomes &gt;= 1/2 full.  <a href="#a58c7a7d704e843eed2fa086168954c15">More...</a><br /></td></tr>
<tr class="separator:a58c7a7d704e843eed2fa086168954c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580cd25729eeef56f77d98ac8048737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab580cd25729eeef56f77d98ac8048737">ARM_USART_RXIFLSEL_3_4</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:ab580cd25729eeef56f77d98ac8048737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO becomes &gt;= 3/4 full.  <a href="#ab580cd25729eeef56f77d98ac8048737">More...</a><br /></td></tr>
<tr class="separator:ab580cd25729eeef56f77d98ac8048737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce6d9a293f048ddec0e7d3eb58a604e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a5ce6d9a293f048ddec0e7d3eb58a604e">ARM_USART_RXIFLSEL_7_8</a>&#160;&#160;&#160;(4UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a5ce6d9a293f048ddec0e7d3eb58a604e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO becomes &gt;= 7/8 full.  <a href="#a5ce6d9a293f048ddec0e7d3eb58a604e">More...</a><br /></td></tr>
<tr class="separator:a5ce6d9a293f048ddec0e7d3eb58a604e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf931e3d7a65d5b02dc025c9359d970b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#acf931e3d7a65d5b02dc025c9359d970b">ARM_USART_TXIFLSEL_Pos</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:acf931e3d7a65d5b02dc025c9359d970b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fead08bab05505f03df61d252e51990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a3fead08bab05505f03df61d252e51990">ARM_USART_TXIFLSEL_Msk</a>&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="separator:a3fead08bab05505f03df61d252e51990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2fece0e268a0ce4b774755a2414a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aea2fece0e268a0ce4b774755a2414a5d">ARM_USART_TXIFLSEL_1_8</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:aea2fece0e268a0ce4b774755a2414a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO becomes &lt;= 1/8 full.  <a href="#aea2fece0e268a0ce4b774755a2414a5d">More...</a><br /></td></tr>
<tr class="separator:aea2fece0e268a0ce4b774755a2414a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5015dec4c0e0266e468e23d48b1b0cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a5015dec4c0e0266e468e23d48b1b0cdb">ARM_USART_TXIFLSEL_1_4</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a5015dec4c0e0266e468e23d48b1b0cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO becomes &lt;= 1/4 full.  <a href="#a5015dec4c0e0266e468e23d48b1b0cdb">More...</a><br /></td></tr>
<tr class="separator:a5015dec4c0e0266e468e23d48b1b0cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05881e8801b3c13294ddc64ce71b86f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a05881e8801b3c13294ddc64ce71b86f0">ARM_USART_TXIFLSEL_1_2</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a05881e8801b3c13294ddc64ce71b86f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO becomes &lt;= 1/2 full.  <a href="#a05881e8801b3c13294ddc64ce71b86f0">More...</a><br /></td></tr>
<tr class="separator:a05881e8801b3c13294ddc64ce71b86f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f8d3f5937e20ebc6cadcde655d7f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a14f8d3f5937e20ebc6cadcde655d7f9a">ARM_USART_TXIFLSEL_3_4</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a14f8d3f5937e20ebc6cadcde655d7f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO becomes &lt;= 3/4 full.  <a href="#a14f8d3f5937e20ebc6cadcde655d7f9a">More...</a><br /></td></tr>
<tr class="separator:a14f8d3f5937e20ebc6cadcde655d7f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1236f7a4c027bf5b365e28a2b904f120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a1236f7a4c027bf5b365e28a2b904f120">ARM_USART_TXIFLSEL_7_8</a>&#160;&#160;&#160;(4UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td></tr>
<tr class="memdesc:a1236f7a4c027bf5b365e28a2b904f120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO becomes &lt;= 7/8 full.  <a href="#a1236f7a4c027bf5b365e28a2b904f120">More...</a><br /></td></tr>
<tr class="separator:a1236f7a4c027bf5b365e28a2b904f120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6f060afd55ffa1422567c31ebad950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#acd6f060afd55ffa1422567c31ebad950">ARM_USART_SET_DEFAULT_TX_VALUE</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:acd6f060afd55ffa1422567c31ebad950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set default Transmit value (Synchronous Receive only); arg = value.  <a href="#acd6f060afd55ffa1422567c31ebad950">More...</a><br /></td></tr>
<tr class="separator:acd6f060afd55ffa1422567c31ebad950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8565d1f26382e832327e4553d18eb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab8565d1f26382e832327e4553d18eb02">ARM_USART_SET_IRDA_PULSE</a>&#160;&#160;&#160;(0x11UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ab8565d1f26382e832327e4553d18eb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set IrDA Pulse in ns; arg: 0=3/16 of bit period.  <a href="#ab8565d1f26382e832327e4553d18eb02">More...</a><br /></td></tr>
<tr class="separator:ab8565d1f26382e832327e4553d18eb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169be809adc186c131bb8b1618005b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a169be809adc186c131bb8b1618005b28">ARM_USART_SET_SMART_CARD_GUARD_TIME</a>&#160;&#160;&#160;(0x12UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a169be809adc186c131bb8b1618005b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smart Card Guard Time; arg = number of bit periods.  <a href="#a169be809adc186c131bb8b1618005b28">More...</a><br /></td></tr>
<tr class="separator:a169be809adc186c131bb8b1618005b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79698a2bd564c1f5bb1829ea422e9d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a79698a2bd564c1f5bb1829ea422e9d3d">ARM_USART_SET_SMART_CARD_CLOCK</a>&#160;&#160;&#160;(0x13UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a79698a2bd564c1f5bb1829ea422e9d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smart Card Clock in Hz; arg: 0=Clock not generated.  <a href="#a79698a2bd564c1f5bb1829ea422e9d3d">More...</a><br /></td></tr>
<tr class="separator:a79698a2bd564c1f5bb1829ea422e9d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4bb5374e7db308b6ff48aa13aa9c4b8a">ARM_USART_CONTROL_SMART_CARD_NACK</a>&#160;&#160;&#160;(0x14UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart Card NACK generation; arg: 0=disabled, 1=enabled.  <a href="#a4bb5374e7db308b6ff48aa13aa9c4b8a">More...</a><br /></td></tr>
<tr class="separator:a4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad96ea1a80c97f968fbc0ae4c20e7fa6a">ARM_USART_CONTROL_TX</a>&#160;&#160;&#160;(0x15UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter; arg: 0=disabled, 1=enabled.  <a href="#ad96ea1a80c97f968fbc0ae4c20e7fa6a">More...</a><br /></td></tr>
<tr class="separator:ad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52c08553ae203d4f7741404589b8169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad52c08553ae203d4f7741404589b8169">ARM_USART_CONTROL_RX</a>&#160;&#160;&#160;(0x16UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ad52c08553ae203d4f7741404589b8169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver; arg: 0=disabled, 1=enabled.  <a href="#ad52c08553ae203d4f7741404589b8169">More...</a><br /></td></tr>
<tr class="separator:ad52c08553ae203d4f7741404589b8169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab194a6f916e5b25e0262534c0cce54dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab194a6f916e5b25e0262534c0cce54dc">ARM_USART_CONTROL_BREAK</a>&#160;&#160;&#160;(0x17UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:ab194a6f916e5b25e0262534c0cce54dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous Break transmission; arg: 0=disabled, 1=enabled.  <a href="#ab194a6f916e5b25e0262534c0cce54dc">More...</a><br /></td></tr>
<tr class="separator:ab194a6f916e5b25e0262534c0cce54dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e88b32bc7368ff9c44613eae735c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a54e88b32bc7368ff9c44613eae735c44">ARM_USART_ABORT_SEND</a>&#160;&#160;&#160;(0x18UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a54e88b32bc7368ff9c44613eae735c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort ARM_USART_Send.  <a href="#a54e88b32bc7368ff9c44613eae735c44">More...</a><br /></td></tr>
<tr class="separator:a54e88b32bc7368ff9c44613eae735c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57bcedf610dc844e6cc3a230dba5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a3f57bcedf610dc844e6cc3a230dba5f7">ARM_USART_ABORT_RECEIVE</a>&#160;&#160;&#160;(0x19UL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a3f57bcedf610dc844e6cc3a230dba5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort ARM_USART_Receive.  <a href="#a3f57bcedf610dc844e6cc3a230dba5f7">More...</a><br /></td></tr>
<tr class="separator:a3f57bcedf610dc844e6cc3a230dba5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d0ef402feb342f9939f0e4ffe26182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a83d0ef402feb342f9939f0e4ffe26182">ARM_USART_ABORT_TRANSFER</a>&#160;&#160;&#160;(0x1AUL &lt;&lt; ARM_USART_CONTROL_Pos)</td></tr>
<tr class="memdesc:a83d0ef402feb342f9939f0e4ffe26182"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort ARM_USART_Transfer.  <a href="#a83d0ef402feb342f9939f0e4ffe26182">More...</a><br /></td></tr>
<tr class="separator:a83d0ef402feb342f9939f0e4ffe26182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98f35611ec5bd7034f21cb47199322b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aa98f35611ec5bd7034f21cb47199322b">ARM_USART_ERROR_MODE</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 1)</td></tr>
<tr class="memdesc:aa98f35611ec5bd7034f21cb47199322b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified MControlode not supported.  <a href="#aa98f35611ec5bd7034f21cb47199322b">More...</a><br /></td></tr>
<tr class="separator:aa98f35611ec5bd7034f21cb47199322b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab57c4e8d4cb3a4b73751a002f5ec4586">ARM_USART_ERROR_BAUDRATE</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 2)</td></tr>
<tr class="memdesc:ab57c4e8d4cb3a4b73751a002f5ec4586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified baudrate not supported.  <a href="#ab57c4e8d4cb3a4b73751a002f5ec4586">More...</a><br /></td></tr>
<tr class="separator:ab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade95ddec6882e96c086dfe8e0ba9a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aade95ddec6882e96c086dfe8e0ba9a4c">ARM_USART_ERROR_DATA_BITS</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 3)</td></tr>
<tr class="memdesc:aade95ddec6882e96c086dfe8e0ba9a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified number of Data bits not supported.  <a href="#aade95ddec6882e96c086dfe8e0ba9a4c">More...</a><br /></td></tr>
<tr class="separator:aade95ddec6882e96c086dfe8e0ba9a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefabd886c586a45f4f7346c1f04392d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aefabd886c586a45f4f7346c1f04392d0">ARM_USART_ERROR_PARITY</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 4)</td></tr>
<tr class="memdesc:aefabd886c586a45f4f7346c1f04392d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Parity not supported.  <a href="#aefabd886c586a45f4f7346c1f04392d0">More...</a><br /></td></tr>
<tr class="separator:aefabd886c586a45f4f7346c1f04392d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d699654fbbed3ca41c5ea10aac8f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a1d699654fbbed3ca41c5ea10aac8f859">ARM_USART_ERROR_STOP_BITS</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 5)</td></tr>
<tr class="memdesc:a1d699654fbbed3ca41c5ea10aac8f859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified number of Stop bits not supported.  <a href="#a1d699654fbbed3ca41c5ea10aac8f859">More...</a><br /></td></tr>
<tr class="separator:a1d699654fbbed3ca41c5ea10aac8f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fea8d43ff72c76434d8b5e9eebd890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#af8fea8d43ff72c76434d8b5e9eebd890">ARM_USART_ERROR_FLOW_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 6)</td></tr>
<tr class="memdesc:af8fea8d43ff72c76434d8b5e9eebd890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Flow Control not supported.  <a href="#af8fea8d43ff72c76434d8b5e9eebd890">More...</a><br /></td></tr>
<tr class="separator:af8fea8d43ff72c76434d8b5e9eebd890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2a1cd0a1e1bce9b545b0d7854a6fd6d6">ARM_USART_ERROR_CPOL</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 7)</td></tr>
<tr class="memdesc:a2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Clock Polarity not supported.  <a href="#a2a1cd0a1e1bce9b545b0d7854a6fd6d6">More...</a><br /></td></tr>
<tr class="separator:a2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ade1af23c4ed5409dacd99ab76dc2ff8b">ARM_USART_ERROR_CPHA</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 8)</td></tr>
<tr class="memdesc:ade1af23c4ed5409dacd99ab76dc2ff8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Clock Phase not supported.  <a href="#ade1af23c4ed5409dacd99ab76dc2ff8b">More...</a><br /></td></tr>
<tr class="separator:ade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1327282d577dd9e6e0f7332b15bd65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#abb1327282d577dd9e6e0f7332b15bd65">ARM_USART_ERROR_TXIFLSEL</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 9)</td></tr>
<tr class="memdesc:abb1327282d577dd9e6e0f7332b15bd65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Transmit FIFO Level not supported.  <a href="#abb1327282d577dd9e6e0f7332b15bd65">More...</a><br /></td></tr>
<tr class="separator:abb1327282d577dd9e6e0f7332b15bd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd5654c8487e95333c16332b1e3de6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a9fd5654c8487e95333c16332b1e3de6b">ARM_USART_ERROR_RXIFLSEL</a>&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 10)</td></tr>
<tr class="memdesc:a9fd5654c8487e95333c16332b1e3de6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Receive FIFO Level not supported.  <a href="#a9fd5654c8487e95333c16332b1e3de6b">More...</a><br /></td></tr>
<tr class="separator:a9fd5654c8487e95333c16332b1e3de6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ad7b2d307c3bce9e972839f44b4abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a76ad7b2d307c3bce9e972839f44b4abd">USART_FLAG_INITIALIZED</a>&#160;&#160;&#160;(1U &lt;&lt; 0U)</td></tr>
<tr class="separator:a76ad7b2d307c3bce9e972839f44b4abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc99d48f9c7d9548bedec2813d66721b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#acc99d48f9c7d9548bedec2813d66721b">USART_FLAG_POWERED</a>&#160;&#160;&#160;(1U &lt;&lt; 1U)</td></tr>
<tr class="separator:acc99d48f9c7d9548bedec2813d66721b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0bde75f0756d5b9cb05ef35ae0d0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4c0bde75f0756d5b9cb05ef35ae0d0be">USART_FLAG_CONFIGURED</a>&#160;&#160;&#160;(1U &lt;&lt; 2U)</td></tr>
<tr class="separator:a4c0bde75f0756d5b9cb05ef35ae0d0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c404047ff3bdcffc7e28802dd6529de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4c404047ff3bdcffc7e28802dd6529de">USART_FLAG_TX_ENABLED</a>&#160;&#160;&#160;(1U &lt;&lt; 3U)</td></tr>
<tr class="separator:a4c404047ff3bdcffc7e28802dd6529de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec69e15d96861ff6f37db81caf32a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a9ec69e15d96861ff6f37db81caf32a59">USART_FLAG_RX_ENABLED</a>&#160;&#160;&#160;(1U &lt;&lt; 4U)</td></tr>
<tr class="separator:a9ec69e15d96861ff6f37db81caf32a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80899ed6bc5277db5e7777f293ca928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae80899ed6bc5277db5e7777f293ca928">USART_FLAG_SEND_ACTIVE</a>&#160;&#160;&#160;(1U &lt;&lt; 5U)</td></tr>
<tr class="separator:ae80899ed6bc5277db5e7777f293ca928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1c626192b16ccace93f3546e7884bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aae1c626192b16ccace93f3546e7884bf">ARM_USART_EVENT_SEND_COMPLETE</a>&#160;&#160;&#160;(1UL &lt;&lt; 0)</td></tr>
<tr class="memdesc:aae1c626192b16ccace93f3546e7884bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send completed; however UART may still transmit data.  <a href="#aae1c626192b16ccace93f3546e7884bf">More...</a><br /></td></tr>
<tr class="separator:aae1c626192b16ccace93f3546e7884bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b165fd8525e44e3ce42ed6183cd30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a08b165fd8525e44e3ce42ed6183cd30a">ARM_USART_EVENT_RECEIVE_COMPLETE</a>&#160;&#160;&#160;(1UL &lt;&lt; 1)</td></tr>
<tr class="memdesc:a08b165fd8525e44e3ce42ed6183cd30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive completed.  <a href="#a08b165fd8525e44e3ce42ed6183cd30a">More...</a><br /></td></tr>
<tr class="separator:a08b165fd8525e44e3ce42ed6183cd30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0599793e6aa531d56ff9f81ff12605d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a0599793e6aa531d56ff9f81ff12605d7">ARM_USART_EVENT_TRANSFER_COMPLETE</a>&#160;&#160;&#160;(1UL &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0599793e6aa531d56ff9f81ff12605d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer completed.  <a href="#a0599793e6aa531d56ff9f81ff12605d7">More...</a><br /></td></tr>
<tr class="separator:a0599793e6aa531d56ff9f81ff12605d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12872a3b04343f97d9535b5b0d37286d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a12872a3b04343f97d9535b5b0d37286d">ARM_USART_EVENT_TX_COMPLETE</a>&#160;&#160;&#160;(1UL &lt;&lt; 3)</td></tr>
<tr class="memdesc:a12872a3b04343f97d9535b5b0d37286d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit completed (optional)  <a href="#a12872a3b04343f97d9535b5b0d37286d">More...</a><br /></td></tr>
<tr class="separator:a12872a3b04343f97d9535b5b0d37286d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57b9977bd338bf8bef86978843fa443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae57b9977bd338bf8bef86978843fa443">ARM_USART_EVENT_TX_UNDERFLOW</a>&#160;&#160;&#160;(1UL &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae57b9977bd338bf8bef86978843fa443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data not available (Synchronous Slave)  <a href="#ae57b9977bd338bf8bef86978843fa443">More...</a><br /></td></tr>
<tr class="separator:ae57b9977bd338bf8bef86978843fa443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a0869daf83abb3fea96926a97047ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a43a0869daf83abb3fea96926a97047ad">ARM_USART_EVENT_RX_OVERFLOW</a>&#160;&#160;&#160;(1UL &lt;&lt; 5)</td></tr>
<tr class="memdesc:a43a0869daf83abb3fea96926a97047ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data overflow.  <a href="#a43a0869daf83abb3fea96926a97047ad">More...</a><br /></td></tr>
<tr class="separator:a43a0869daf83abb3fea96926a97047ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ee2256571450a3fc3c530344ea9bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a66ee2256571450a3fc3c530344ea9bd7">ARM_USART_EVENT_RX_TIMEOUT</a>&#160;&#160;&#160;(1UL &lt;&lt; 6)</td></tr>
<tr class="memdesc:a66ee2256571450a3fc3c530344ea9bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive character timeout (optional)  <a href="#a66ee2256571450a3fc3c530344ea9bd7">More...</a><br /></td></tr>
<tr class="separator:a66ee2256571450a3fc3c530344ea9bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d19e48faf2bdc2a976de448928288e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aa1d19e48faf2bdc2a976de448928288e">ARM_USART_EVENT_RX_BREAK</a>&#160;&#160;&#160;(1UL &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa1d19e48faf2bdc2a976de448928288e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break detected on receive.  <a href="#aa1d19e48faf2bdc2a976de448928288e">More...</a><br /></td></tr>
<tr class="separator:aa1d19e48faf2bdc2a976de448928288e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d97495c650220fbfe9d6977d0953127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2d97495c650220fbfe9d6977d0953127">ARM_USART_EVENT_RX_FRAMING_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2d97495c650220fbfe9d6977d0953127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error detected on receive.  <a href="#a2d97495c650220fbfe9d6977d0953127">More...</a><br /></td></tr>
<tr class="separator:a2d97495c650220fbfe9d6977d0953127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4fec2530fc5ae3ad2b056741883451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#adb4fec2530fc5ae3ad2b056741883451">ARM_USART_EVENT_RX_PARITY_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 9)</td></tr>
<tr class="memdesc:adb4fec2530fc5ae3ad2b056741883451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error detected on receive.  <a href="#adb4fec2530fc5ae3ad2b056741883451">More...</a><br /></td></tr>
<tr class="separator:adb4fec2530fc5ae3ad2b056741883451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd807ca131bdcb1a7eb4f223fa70476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a4cd807ca131bdcb1a7eb4f223fa70476">ARM_USART_EVENT_CTS</a>&#160;&#160;&#160;(1UL &lt;&lt; 10)</td></tr>
<tr class="memdesc:a4cd807ca131bdcb1a7eb4f223fa70476"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS state changed (optional)  <a href="#a4cd807ca131bdcb1a7eb4f223fa70476">More...</a><br /></td></tr>
<tr class="separator:a4cd807ca131bdcb1a7eb4f223fa70476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afef591c2e8dd9bc4332b7bc8d96309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a5afef591c2e8dd9bc4332b7bc8d96309">ARM_USART_EVENT_DSR</a>&#160;&#160;&#160;(1UL &lt;&lt; 11)</td></tr>
<tr class="memdesc:a5afef591c2e8dd9bc4332b7bc8d96309"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSR state changed (optional)  <a href="#a5afef591c2e8dd9bc4332b7bc8d96309">More...</a><br /></td></tr>
<tr class="separator:a5afef591c2e8dd9bc4332b7bc8d96309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1628b951feba1c851f424ce89da409a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a1628b951feba1c851f424ce89da409a4">ARM_USART_EVENT_DCD</a>&#160;&#160;&#160;(1UL &lt;&lt; 12)</td></tr>
<tr class="memdesc:a1628b951feba1c851f424ce89da409a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCD state changed (optional)  <a href="#a1628b951feba1c851f424ce89da409a4">More...</a><br /></td></tr>
<tr class="separator:a1628b951feba1c851f424ce89da409a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17fe5723d4c5923656dadd9d1302154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ac17fe5723d4c5923656dadd9d1302154">ARM_USART_EVENT_RI</a>&#160;&#160;&#160;(1UL &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac17fe5723d4c5923656dadd9d1302154"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI state changed (optional)  <a href="#ac17fe5723d4c5923656dadd9d1302154">More...</a><br /></td></tr>
<tr class="separator:ac17fe5723d4c5923656dadd9d1302154"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:afe1831b61b9d7a6b7ef469d97e1de83c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html">_ARM_USART_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#afe1831b61b9d7a6b7ef469d97e1de83c">ARM_USART_STATUS</a></td></tr>
<tr class="memdesc:afe1831b61b9d7a6b7ef469d97e1de83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status.  <a href="#afe1831b61b9d7a6b7ef469d97e1de83c">More...</a><br /></td></tr>
<tr class="separator:afe1831b61b9d7a6b7ef469d97e1de83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635b247c82820ac9570499e35d5a14b2"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2">_ARM_USART_MODEM_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a635b247c82820ac9570499e35d5a14b2">ARM_USART_MODEM_CONTROL</a></td></tr>
<tr class="memdesc:a635b247c82820ac9570499e35d5a14b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem Control.  <a href="#a635b247c82820ac9570499e35d5a14b2">More...</a><br /></td></tr>
<tr class="separator:a635b247c82820ac9570499e35d5a14b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7bbd7e7233751bd781935590cfc57c0"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html">_ARM_USART_MODEM_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ac7bbd7e7233751bd781935590cfc57c0">ARM_USART_MODEM_STATUS</a></td></tr>
<tr class="memdesc:ac7bbd7e7233751bd781935590cfc57c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem Status.  <a href="#ac7bbd7e7233751bd781935590cfc57c0">More...</a><br /></td></tr>
<tr class="separator:ac7bbd7e7233751bd781935590cfc57c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee462f9b26d5f6a91149f407978ee8d4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aee462f9b26d5f6a91149f407978ee8d4">ARM_USART_SignalEvent_t</a>) (uint32_t event)</td></tr>
<tr class="memdesc:aee462f9b26d5f6a91149f407978ee8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to ARM_USART_SignalEvent : Signal UART Event.  <a href="#aee462f9b26d5f6a91149f407978ee8d4">More...</a><br /></td></tr>
<tr class="separator:aee462f9b26d5f6a91149f407978ee8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabe0ab8502e34703bf1e9acd8da4e1c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_USART_CAPABILITIES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#adabe0ab8502e34703bf1e9acd8da4e1c">ARM_USART_CAPABILITIES</a></td></tr>
<tr class="memdesc:adabe0ab8502e34703bf1e9acd8da4e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Device Driver Capabilities.  <a href="#adabe0ab8502e34703bf1e9acd8da4e1c">More...</a><br /></td></tr>
<tr class="separator:adabe0ab8502e34703bf1e9acd8da4e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68480947255b11109abffd1c702de6d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html">_ARM_DRIVER_USART</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#af68480947255b11109abffd1c702de6d">ARM_DRIVER_USART</a></td></tr>
<tr class="memdesc:af68480947255b11109abffd1c702de6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access structure of the UART Driver.  <a href="#af68480947255b11109abffd1c702de6d">More...</a><br /></td></tr>
<tr class="separator:af68480947255b11109abffd1c702de6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108634fa1c5395ee7dd425dc2aeb5cd3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___u_a_r_t___t_r_a_n_s_f_e_r___i_n_f_o.html">_UART_TRANSFER_INFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a108634fa1c5395ee7dd425dc2aeb5cd3">UART_TRANSFER_INFO</a></td></tr>
<tr class="separator:a108634fa1c5395ee7dd425dc2aeb5cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6b79097f01fd9ae369ead528887e3a"><td class="memItemLeft" align="right" valign="top">typedef const struct <a class="el" href="struct___u_a_r_t___d_m_a.html">_UART_DMA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a9d6b79097f01fd9ae369ead528887e3a">UART_DMA</a></td></tr>
<tr class="separator:a9d6b79097f01fd9ae369ead528887e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d2061b58873668726a36bda96f95a"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7">_UART_WLEN</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a100d2061b58873668726a36bda96f95a">UART_WLEN</a></td></tr>
<tr class="separator:a100d2061b58873668726a36bda96f95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96e79caeef575e669855db43888441b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105">_UART_STOPBITS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae96e79caeef575e669855db43888441b">UART_STOP</a></td></tr>
<tr class="separator:ae96e79caeef575e669855db43888441b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c92a41e7a4f90a5b0407bfb53bf80c"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649">_UART_PARITY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab3c92a41e7a4f90a5b0407bfb53bf80c">UART_PARITY_MODE</a></td></tr>
<tr class="separator:ab3c92a41e7a4f90a5b0407bfb53bf80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96305d3a2cdb59959a34e470420547f2"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7">_UART_TXFIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a96305d3a2cdb59959a34e470420547f2">UART_TXFIFO_LEVEL</a></td></tr>
<tr class="separator:a96305d3a2cdb59959a34e470420547f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea921de029eea405f39f225019f19ae8"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdd">_UART_RXFIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aea921de029eea405f39f225019f19ae8">UART_RXFIFO_LEVEL</a></td></tr>
<tr class="separator:aea921de029eea405f39f225019f19ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6f429efb89b2ecb2d9a17d3753b87"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___u_a_r_t___d_r_i_v_e_r___c_o_n_f_i_g.html">_UART_DRIVER_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a7dc6f429efb89b2ecb2d9a17d3753b87">UART_DRIVER_CONFIG</a></td></tr>
<tr class="separator:a7dc6f429efb89b2ecb2d9a17d3753b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aea5cbdffb2b634ede1844b09a112eab2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2">_ARM_USART_MODEM_CONTROL</a> { <a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2ab4d04e682d04f70c6aeba130656d3ec6">ARM_USART_RTS_CLEAR</a>, 
<a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2a7f9d445e6e56642c4c4251a00bfa7434">ARM_USART_RTS_SET</a>, 
<a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2a3ad44ce9f16c136ccad45c09ec65cb4c">ARM_USART_DTR_CLEAR</a>, 
<a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2ab938a21e1b59a2b92424e2521b9469d4">ARM_USART_DTR_SET</a>
 }</td></tr>
<tr class="memdesc:aea5cbdffb2b634ede1844b09a112eab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem Control.  <a href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2">More...</a><br /></td></tr>
<tr class="separator:aea5cbdffb2b634ede1844b09a112eab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be3c2fed882a47ce1ef0254adfcbfc7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7">_UART_WLEN</a> { <a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7a7746c9063c5d1d668458f13b0ffc8752">UART_WLEN_5BITS</a>, 
<a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7a2a51243afde302d9ff92c31df34b3134">UART_WLEN_6BITS</a>, 
<a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7a527d210a148d56404cacf33b39fe8a86">UART_WLEN_7BITS</a>, 
<a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7a42da54966ad0159ac39a5c5c371c7320">UART_WLEN_8BITS</a>
 }</td></tr>
<tr class="separator:a0be3c2fed882a47ce1ef0254adfcbfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7293c2cd20a34a26667b18fe488d105"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105">_UART_STOPBITS</a> { <a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105ab1c6c3da76951f5a1817859f83ddd9fa">UART_STOPBITS_1</a>, 
<a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105af4b730b061af3ef2004c360c158ffef8">UART_STOPBITS_2</a>
 }</td></tr>
<tr class="separator:ad7293c2cd20a34a26667b18fe488d105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59266586ff51183c76d427b5938a649"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649">_UART_PARITY_MODE</a> { <br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649aa80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> = 0, 
<a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649ad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a> = 4, 
<a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649a1be15b0de592555925b34e50936d4aef">UART_PARITY_ONE</a> = 5, 
<a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649ad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a> = 6, 
<br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649aa59d216d22b58e7d95e093c8e7ca1c84">UART_PARITY_ZERO</a> = 7
<br />
 }</td></tr>
<tr class="separator:ae59266586ff51183c76d427b5938a649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad726e9429bd02beb912af9cf9053f5b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7">_UART_TXFIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7ad798e2c3702ac11280546a6d3c939516">UART_TXFIFO_LEVEL_1_8</a>, 
<a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7a737040a02caf5c0a23a1c973b50bc4bd">UART_TXFIFO_LEVEL_1_4</a>, 
<a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7a10d8d82d72c14b818ba887f8966db5bc">UART_TXFIFO_LEVEL_1_2</a>, 
<a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7a10bb624ab6e65aae25af99940d5bf9c0">UART_TXFIFO_LEVEL_3_4</a>, 
<br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7ad9ccbf798bfd880fe5f318ff9f9ecb86">UART_TXFIFO_LEVEL_7_8</a>
<br />
 }</td></tr>
<tr class="separator:ad726e9429bd02beb912af9cf9053f5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560e56ae0b5c6c86ebebc67d2f201bdd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdd">_UART_RXFIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdda3803f85efb099995dab50426f358dc41">UART_RXFIFO_LEVEL_1_8</a>, 
<a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdda106e23f468683ee6ec8195527f842be6">UART_RXFIFO_LEVEL_1_4</a>, 
<a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bddae23cb84a980c13fe4e221596bb46f989">UART_RXFIFO_LEVEL_1_2</a>, 
<a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdda66179f2551585287dc53ab80913f65b6">UART_RXFIFO_LEVEL_3_4</a>, 
<br />
&#160;&#160;<a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bddacef7eff65ffafc4f70a68a015997ed14">UART_RXFIFO_LEVEL_7_8</a>
<br />
 }</td></tr>
<tr class="separator:a560e56ae0b5c6c86ebebc67d2f201bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a18ab28c9f7ae4c059e91c274e0346a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="driver__common_8h.html#a3f828a029e9821bd6ee654dd351dd1c0">DRIVER_VERSION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a18ab28c9f7ae4c059e91c274e0346a0b">Uart_GetVersion</a> (void)</td></tr>
<tr class="separator:a18ab28c9f7ae4c059e91c274e0346a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3549fe6dc458064eb2d62bb67729be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="uart__drv_8h.html#adabe0ab8502e34703bf1e9acd8da4e1c">ARM_USART_CAPABILITIES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab3549fe6dc458064eb2d62bb67729be4">Uart_GetCapabilities</a> (void)</td></tr>
<tr class="separator:ab3549fe6dc458064eb2d62bb67729be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a0c89667d9fa49372dc9ecff46edd9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ae3a0c89667d9fa49372dc9ecff46edd9">Uart_Initialize</a> (<a class="el" href="uart__drv_8h.html#aee462f9b26d5f6a91149f407978ee8d4">ARM_USART_SignalEvent_t</a> cb_event)</td></tr>
<tr class="separator:ae3a0c89667d9fa49372dc9ecff46edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbb73643279a921ebb2ea22f95b7f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a31cbb73643279a921ebb2ea22f95b7f5">Uart_Uninitialize</a> (void)</td></tr>
<tr class="separator:a31cbb73643279a921ebb2ea22f95b7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a5de191724ec7e1e5f75b1147b869e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab7a5de191724ec7e1e5f75b1147b869e">Uart_PowerControl</a> (<a class="el" href="driver__common_8h.html#a30b2fc20eee471b8cc87742cf59ae183">POWER_STATE</a> state)</td></tr>
<tr class="separator:ab7a5de191724ec7e1e5f75b1147b869e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94e1507009fd4faca6be7c0460f3af4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad94e1507009fd4faca6be7c0460f3af4">Uart_EnableTxFIFOEvent</a> (void)</td></tr>
<tr class="separator:ad94e1507009fd4faca6be7c0460f3af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0baa166393536cc59da8c2f15a962db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ad0baa166393536cc59da8c2f15a962db">Uart_DisableTxFIFOEvent</a> (void)</td></tr>
<tr class="separator:ad0baa166393536cc59da8c2f15a962db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182642186b75e4d07a58d9acc47c6218"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a182642186b75e4d07a58d9acc47c6218">Uart_EnableRxFIFOEvent</a> (void)</td></tr>
<tr class="separator:a182642186b75e4d07a58d9acc47c6218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ab378394bc862abb27e73a96c33bfb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aa5ab378394bc862abb27e73a96c33bfb">Uart_DisableRxFIFOEvent</a> (void)</td></tr>
<tr class="separator:aa5ab378394bc862abb27e73a96c33bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e95694c34577be519928e2c03b6d8ea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a2e95694c34577be519928e2c03b6d8ea">Uart_Send</a> (const void *data, uint32_t num)</td></tr>
<tr class="separator:a2e95694c34577be519928e2c03b6d8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91de298115159f5d620be5cbd06e3a3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#af91de298115159f5d620be5cbd06e3a3">Uart_Receive</a> (void *data, uint32_t num)</td></tr>
<tr class="separator:af91de298115159f5d620be5cbd06e3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7787b11deacdc639efb90952a9dc7f39"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a7787b11deacdc639efb90952a9dc7f39">Uart_ProcessTx</a> (void)</td></tr>
<tr class="separator:a7787b11deacdc639efb90952a9dc7f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d948608ba91547e40601b3889e457fd"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a7d948608ba91547e40601b3889e457fd">Uart_TxSetup</a> (uint8_t *data, uint32_t num)</td></tr>
<tr class="separator:a7d948608ba91547e40601b3889e457fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ba3ce07e292f2fad378a24590d0a5e"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a68ba3ce07e292f2fad378a24590d0a5e">Uart_ProcessRx</a> (void)</td></tr>
<tr class="separator:a68ba3ce07e292f2fad378a24590d0a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f385c079700c6e6c0093dbb60767c5"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#af2f385c079700c6e6c0093dbb60767c5">Uart_RxSetup</a> (uint8_t *data, uint32_t num)</td></tr>
<tr class="separator:af2f385c079700c6e6c0093dbb60767c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467e61b17004e94a45d1cf9abde4383a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a467e61b17004e94a45d1cf9abde4383a">Uart_Transfer</a> (const void *data_out, void *data_in, uint32_t num)</td></tr>
<tr class="separator:a467e61b17004e94a45d1cf9abde4383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0963fa6045c05d00af93c6fddcdebd65"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a0963fa6045c05d00af93c6fddcdebd65">Uart_GetTxCount</a> (void)</td></tr>
<tr class="separator:a0963fa6045c05d00af93c6fddcdebd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7f3a0e07c29f9a7e779066dee5f873"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aec7f3a0e07c29f9a7e779066dee5f873">Uart_GetRxCount</a> (void)</td></tr>
<tr class="separator:aec7f3a0e07c29f9a7e779066dee5f873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1879b38d20f25ba30b18cd071ac743dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a1879b38d20f25ba30b18cd071ac743dd">Uart_SetModemControl</a> (<a class="el" href="uart__drv_8h.html#a635b247c82820ac9570499e35d5a14b2">ARM_USART_MODEM_CONTROL</a> control)</td></tr>
<tr class="separator:a1879b38d20f25ba30b18cd071ac743dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65de82545d05bd7b8f2cf3284bd8acdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="uart__drv_8h.html#ac7bbd7e7233751bd781935590cfc57c0">ARM_USART_MODEM_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a65de82545d05bd7b8f2cf3284bd8acdb">Uart_GetModemStatus</a> (void)</td></tr>
<tr class="separator:a65de82545d05bd7b8f2cf3284bd8acdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3958e60e0199d81095e9094640c27d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#ab3958e60e0199d81095e9094640c27d8">Uart_SetBaudRate</a> (uint32_t baudRate, uint32_t uartCLK)</td></tr>
<tr class="separator:ab3958e60e0199d81095e9094640c27d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045cf4e69bf56583dd24ad7a3141515a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="uart__drv_8h.html#afe1831b61b9d7a6b7ef469d97e1de83c">ARM_USART_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a045cf4e69bf56583dd24ad7a3141515a">Uart_GetStatus</a> (void)</td></tr>
<tr class="separator:a045cf4e69bf56583dd24ad7a3141515a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0e9cf1a2f61adf17765501d9662354"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#aab0e9cf1a2f61adf17765501d9662354">Uart_IRQ_Enable</a> (void)</td></tr>
<tr class="separator:aab0e9cf1a2f61adf17765501d9662354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6577c09ff993c84592eb06be6ad3da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a6c6577c09ff993c84592eb06be6ad3da">Uart_IRQ_Disable</a> (void)</td></tr>
<tr class="separator:a6c6577c09ff993c84592eb06be6ad3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1444e3bfc3fb5586e8d140b0f45998"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a6d1444e3bfc3fb5586e8d140b0f45998">Uart_IRQHandler</a> (void)</td></tr>
<tr class="separator:a6d1444e3bfc3fb5586e8d140b0f45998"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a1cea7a8a6b2cc1272b5565ab763e5ba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="uart__drv_8h.html#af68480947255b11109abffd1c702de6d">ARM_DRIVER_USART</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a1cea7a8a6b2cc1272b5565ab763e5ba3">Driver_UART</a></td></tr>
<tr class="separator:a1cea7a8a6b2cc1272b5565ab763e5ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98adb9ea6c31f62afdf397aad4e62b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_u_a_r_t___i_n_f_o.html">UART_INFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart__drv_8h.html#a98adb9ea6c31f62afdf397aad4e62b26">uart_info</a></td></tr>
<tr class="separator:a98adb9ea6c31f62afdf397aad4e62b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a3f57bcedf610dc844e6cc3a230dba5f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ABORT_RECEIVE&#160;&#160;&#160;(0x19UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort ARM_USART_Receive. </p>

</div>
</div>
<a class="anchor" id="a54e88b32bc7368ff9c44613eae735c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ABORT_SEND&#160;&#160;&#160;(0x18UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort ARM_USART_Send. </p>

</div>
</div>
<a class="anchor" id="a83d0ef402feb342f9939f0e4ffe26182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ABORT_TRANSFER&#160;&#160;&#160;(0x1AUL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort ARM_USART_Transfer. </p>

</div>
</div>
<a class="anchor" id="ab37a12fd0981e09c42ea42684a5dfbab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_API_VERSION&#160;&#160;&#160;<a class="el" href="driver__common_8h.html#a854ec85b6ae93c91324541392c7baa1d">DRIVER_VERSION_MAJOR_MINOR</a>(2,02)  /* API version */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab194a6f916e5b25e0262534c0cce54dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_BREAK&#160;&#160;&#160;(0x17UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Continuous Break transmission; arg: 0=disabled, 1=enabled. </p>

</div>
</div>
<a class="anchor" id="a253d29333d1a40d0401a02f9675a90fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab654e36e71012c28b91273e96827e1b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad52c08553ae203d4f7741404589b8169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_RX&#160;&#160;&#160;(0x16UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver; arg: 0=disabled, 1=enabled. </p>

</div>
</div>
<a class="anchor" id="a4bb5374e7db308b6ff48aa13aa9c4b8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_SMART_CARD_NACK&#160;&#160;&#160;(0x14UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smart Card NACK generation; arg: 0=disabled, 1=enabled. </p>

</div>
</div>
<a class="anchor" id="ad96ea1a80c97f968fbc0ae4c20e7fa6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CONTROL_TX&#160;&#160;&#160;(0x15UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter; arg: 0=disabled, 1=enabled. </p>

</div>
</div>
<a class="anchor" id="a5eb27c2294b7d14a20d0c7e2ef0a47b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPHA0&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_CPHA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPHA = 0 (default) </p>

</div>
</div>
<a class="anchor" id="a4b9f16371870476739a198c52dba6862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPHA1&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPHA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPHA = 1. </p>

</div>
</div>
<a class="anchor" id="afba3e5931503b5a820472c4610252d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPHA_Msk&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPHA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ec7322a6a62197e82e948b1a8a41fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPHA_Pos&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a472d459abb99f1caaff94fa0cdd2ad27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPOL0&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_CPOL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPOL = 0 (default) </p>

</div>
</div>
<a class="anchor" id="a9e5541d8937a9d92e42aeb273138592a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPOL1&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPOL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPOL = 1. </p>

</div>
</div>
<a class="anchor" id="a2424397076d0479ab6b83e557be35db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_CPOL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76148e4ea9d9e8a798e904e1d65d5dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_CPOL_Pos&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a981ff25b4ff806f743d1af4575b87339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_5&#160;&#160;&#160;(5UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 Data bits </p>

</div>
</div>
<a class="anchor" id="a92ba3d6cea5cd5c0b661667539a9e43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_6&#160;&#160;&#160;(6UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 Data bit </p>

</div>
</div>
<a class="anchor" id="ad86a2d971ce521c6f6eda28d4f8786a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_7&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 Data bits </p>

</div>
</div>
<a class="anchor" id="adc5e8d17b5c69cd7f9135b849c2a4586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_8&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 Data bits (default) </p>

</div>
</div>
<a class="anchor" id="ae238a08198dc7ac6178ae0a2a95a2764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_9&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Data bits </p>

</div>
</div>
<a class="anchor" id="a84581b0925c149db3ca28d2656107656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_Msk&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_DATA_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08696262ebd491edf1e7865ebe93a81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DATA_BITS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e9ad0578398522e97d7074620cca1fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_DRV_VERSION&#160;&#160;&#160;<a class="el" href="driver__common_8h.html#a854ec85b6ae93c91324541392c7baa1d">DRIVER_VERSION_MAJOR_MINOR</a>(1,00) /* API version */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab57c4e8d4cb3a4b73751a002f5ec4586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_BAUDRATE&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified baudrate not supported. </p>

</div>
</div>
<a class="anchor" id="ade1af23c4ed5409dacd99ab76dc2ff8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_CPHA&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Clock Phase not supported. </p>

</div>
</div>
<a class="anchor" id="a2a1cd0a1e1bce9b545b0d7854a6fd6d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_CPOL&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Clock Polarity not supported. </p>

</div>
</div>
<a class="anchor" id="aade95ddec6882e96c086dfe8e0ba9a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_DATA_BITS&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified number of Data bits not supported. </p>

</div>
</div>
<a class="anchor" id="af8fea8d43ff72c76434d8b5e9eebd890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_FLOW_CONTROL&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Flow Control not supported. </p>

</div>
</div>
<a class="anchor" id="aa98f35611ec5bd7034f21cb47199322b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_MODE&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified MControlode not supported. </p>

</div>
</div>
<a class="anchor" id="aefabd886c586a45f4f7346c1f04392d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_PARITY&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Parity not supported. </p>

</div>
</div>
<a class="anchor" id="a9fd5654c8487e95333c16332b1e3de6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_RXIFLSEL&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Receive FIFO Level not supported. </p>

</div>
</div>
<a class="anchor" id="a1d699654fbbed3ca41c5ea10aac8f859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_STOP_BITS&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified number of Stop bits not supported. </p>

</div>
</div>
<a class="anchor" id="abb1327282d577dd9e6e0f7332b15bd65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_ERROR_TXIFLSEL&#160;&#160;&#160;(<a class="el" href="driver__common_8h.html#ab7b737dd0e47702674491bb5f0dead6c">DRIVER_ERROR_SPECIFIC</a> - 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified Transmit FIFO Level not supported. </p>

</div>
</div>
<a class="anchor" id="a4cd807ca131bdcb1a7eb4f223fa70476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_CTS&#160;&#160;&#160;(1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS state changed (optional) </p>

</div>
</div>
<a class="anchor" id="a1628b951feba1c851f424ce89da409a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_DCD&#160;&#160;&#160;(1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCD state changed (optional) </p>

</div>
</div>
<a class="anchor" id="a5afef591c2e8dd9bc4332b7bc8d96309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_DSR&#160;&#160;&#160;(1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSR state changed (optional) </p>

</div>
</div>
<a class="anchor" id="a08b165fd8525e44e3ce42ed6183cd30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RECEIVE_COMPLETE&#160;&#160;&#160;(1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive completed. </p>

</div>
</div>
<a class="anchor" id="ac17fe5723d4c5923656dadd9d1302154"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RI&#160;&#160;&#160;(1UL &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI state changed (optional) </p>

</div>
</div>
<a class="anchor" id="aa1d19e48faf2bdc2a976de448928288e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RX_BREAK&#160;&#160;&#160;(1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break detected on receive. </p>

</div>
</div>
<a class="anchor" id="a2d97495c650220fbfe9d6977d0953127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RX_FRAMING_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error detected on receive. </p>

</div>
</div>
<a class="anchor" id="a43a0869daf83abb3fea96926a97047ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RX_OVERFLOW&#160;&#160;&#160;(1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data overflow. </p>

</div>
</div>
<a class="anchor" id="adb4fec2530fc5ae3ad2b056741883451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RX_PARITY_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error detected on receive. </p>

</div>
</div>
<a class="anchor" id="a66ee2256571450a3fc3c530344ea9bd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_RX_TIMEOUT&#160;&#160;&#160;(1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive character timeout (optional) </p>

</div>
</div>
<a class="anchor" id="aae1c626192b16ccace93f3546e7884bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_SEND_COMPLETE&#160;&#160;&#160;(1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send completed; however UART may still transmit data. </p>

</div>
</div>
<a class="anchor" id="a0599793e6aa531d56ff9f81ff12605d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_TRANSFER_COMPLETE&#160;&#160;&#160;(1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer completed. </p>

</div>
</div>
<a class="anchor" id="a12872a3b04343f97d9535b5b0d37286d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_TX_COMPLETE&#160;&#160;&#160;(1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit completed (optional) </p>

</div>
</div>
<a class="anchor" id="ae57b9977bd338bf8bef86978843fa443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_EVENT_TX_UNDERFLOW&#160;&#160;&#160;(1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data not available (Synchronous Slave) </p>

</div>
</div>
<a class="anchor" id="aa7b38ebff1ce0f5c3e4479d22e66715f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_CTS&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS Flow Control. </p>

</div>
</div>
<a class="anchor" id="a0e80cb6a6f47c164fb1fe5fe8eab43f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_Msk&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad04aa3fe4ea4b7363aee4bdca2ed3764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_NONE&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Flow Control (default) </p>

</div>
</div>
<a class="anchor" id="a2e09a6b54db30327511241fdf422c4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80c8a78e8868165cfcc543105bfd9621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_RTS&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS Flow Control. </p>

</div>
</div>
<a class="anchor" id="ab16151b5c376b41586faf033f4a42d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_FLOW_CONTROL_RTS_CTS&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_FLOW_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS/CTS Flow Control. </p>

</div>
</div>
<a class="anchor" id="ad85039731478c924d3b418ec00768388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_ASYNCHRONOUS&#160;&#160;&#160;(0x01UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART (Asynchronous); arg = Baudrate. </p>

</div>
</div>
<a class="anchor" id="a458f4f60d1d772cfd7567ae424d9aad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_IRDA&#160;&#160;&#160;(0x05UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART IrDA; arg = Baudrate. </p>

</div>
</div>
<a class="anchor" id="a4132136971d4f93f2e6a87c6775a9bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_SINGLE_WIRE&#160;&#160;&#160;(0x04UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Single-wire (half-duplex); arg = Baudrate. </p>

</div>
</div>
<a class="anchor" id="ade65a1c27d9097d9ef0e86c02b55cecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_SMART_CARD&#160;&#160;&#160;(0x06UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Smart Card; arg = Baudrate. </p>

</div>
</div>
<a class="anchor" id="a7d3e9e0e838a3f15f8661983b9ac4573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_SYNCHRONOUS_MASTER&#160;&#160;&#160;(0x02UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Master (generates clock signal); arg = Baudrate. </p>

</div>
</div>
<a class="anchor" id="ae78778475f3fab09a080c2279afc69fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_MODE_SYNCHRONOUS_SLAVE&#160;&#160;&#160;(0x03UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Slave (external clock signal) </p>

</div>
</div>
<a class="anchor" id="abc35e8dd2cbebb730abf36959e87a207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_PARITY_EVEN&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_PARITY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Even Parity. </p>

</div>
</div>
<a class="anchor" id="a434c48980c65129c01aa5bc1c8e22898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_PARITY_Msk&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_PARITY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a141a64650f99a1f642c3b3b6ced0eb8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_PARITY_NONE&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_PARITY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Parity (default) </p>

</div>
</div>
<a class="anchor" id="a02f30181eedd3b04d650dd507bf40d6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_PARITY_ODD&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_PARITY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Odd Parity. </p>

</div>
</div>
<a class="anchor" id="a2ce50af2e58db12c25a5791080aca258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_PARITY_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58c7a7d704e843eed2fa086168954c15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_1_2&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO becomes &gt;= 1/2 full. </p>

</div>
</div>
<a class="anchor" id="a0d80cdce753adc423febe358deb0b6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_1_4&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO becomes &gt;= 1/4 full. </p>

</div>
</div>
<a class="anchor" id="a3633f9189cd934fcc161fd279881015c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_1_8&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO becomes &gt;= 1/8 full. </p>

</div>
</div>
<a class="anchor" id="ab580cd25729eeef56f77d98ac8048737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_3_4&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO becomes &gt;= 3/4 full. </p>

</div>
</div>
<a class="anchor" id="a5ce6d9a293f048ddec0e7d3eb58a604e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_7_8&#160;&#160;&#160;(4UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO becomes &gt;= 7/8 full. </p>

</div>
</div>
<a class="anchor" id="a02940f8534194a3f8660d22ab6c9229e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48b5189f91401be6d24cec477ba56020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_RXIFLSEL_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd6f060afd55ffa1422567c31ebad950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_SET_DEFAULT_TX_VALUE&#160;&#160;&#160;(0x10UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set default Transmit value (Synchronous Receive only); arg = value. </p>

</div>
</div>
<a class="anchor" id="ab8565d1f26382e832327e4553d18eb02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_SET_IRDA_PULSE&#160;&#160;&#160;(0x11UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set IrDA Pulse in ns; arg: 0=3/16 of bit period. </p>

</div>
</div>
<a class="anchor" id="a79698a2bd564c1f5bb1829ea422e9d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_SET_SMART_CARD_CLOCK&#160;&#160;&#160;(0x13UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Smart Card Clock in Hz; arg: 0=Clock not generated. </p>

</div>
</div>
<a class="anchor" id="a169be809adc186c131bb8b1618005b28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_SET_SMART_CARD_GUARD_TIME&#160;&#160;&#160;(0x12UL &lt;&lt; ARM_USART_CONTROL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Smart Card Guard Time; arg = number of bit periods. </p>

</div>
</div>
<a class="anchor" id="a47f43cb83d9955a4c90d918acaaa44ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_0_5&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0.5 Stop bits </p>

</div>
</div>
<a class="anchor" id="a45f51a51e654b4753a538ed33f0d7d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_1&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 Stop bit (default) </p>

</div>
</div>
<a class="anchor" id="afc1d0f2c95a76ef4c5152792a619f136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_1_5&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1.5 Stop bits </p>

</div>
</div>
<a class="anchor" id="a17f034b5f0d0328dc636b403d1954795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_2&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 Stop bits </p>

</div>
</div>
<a class="anchor" id="aff72dd7b794cf2be5b5edca180be7a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_Msk&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_STOP_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac73d045a0058006dbdc64a6d43772217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_STOP_BITS_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05881e8801b3c13294ddc64ce71b86f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_1_2&#160;&#160;&#160;(2UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO becomes &lt;= 1/2 full. </p>

</div>
</div>
<a class="anchor" id="a5015dec4c0e0266e468e23d48b1b0cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_1_4&#160;&#160;&#160;(1UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO becomes &lt;= 1/4 full. </p>

</div>
</div>
<a class="anchor" id="aea2fece0e268a0ce4b774755a2414a5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_1_8&#160;&#160;&#160;(0UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO becomes &lt;= 1/8 full. </p>

</div>
</div>
<a class="anchor" id="a14f8d3f5937e20ebc6cadcde655d7f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_3_4&#160;&#160;&#160;(3UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO becomes &lt;= 3/4 full. </p>

</div>
</div>
<a class="anchor" id="a1236f7a4c027bf5b365e28a2b904f120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_7_8&#160;&#160;&#160;(4UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO becomes &lt;= 7/8 full. </p>

</div>
</div>
<a class="anchor" id="a3fead08bab05505f03df61d252e51990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; ARM_USART_TXIFLSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf931e3d7a65d5b02dc025c9359d970b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_USART_TXIFLSEL_Pos&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c0bde75f0756d5b9cb05ef35ae0d0be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_CONFIGURED&#160;&#160;&#160;(1U &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76ad7b2d307c3bce9e972839f44b4abd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_INITIALIZED&#160;&#160;&#160;(1U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc99d48f9c7d9548bedec2813d66721b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_POWERED&#160;&#160;&#160;(1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec69e15d96861ff6f37db81caf32a59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_RX_ENABLED&#160;&#160;&#160;(1U &lt;&lt; 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae80899ed6bc5277db5e7777f293ca928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_SEND_ACTIVE&#160;&#160;&#160;(1U &lt;&lt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c404047ff3bdcffc7e28802dd6529de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FLAG_TX_ENABLED&#160;&#160;&#160;(1U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="af68480947255b11109abffd1c702de6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html">_ARM_DRIVER_USART</a> <a class="el" href="uart__drv_8h.html#af68480947255b11109abffd1c702de6d">ARM_DRIVER_USART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access structure of the UART Driver. </p>

</div>
</div>
<a class="anchor" id="adabe0ab8502e34703bf1e9acd8da4e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_USART_CAPABILITIES</a>  <a class="el" href="uart__drv_8h.html#adabe0ab8502e34703bf1e9acd8da4e1c">ARM_USART_CAPABILITIES</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Device Driver Capabilities. </p>

</div>
</div>
<a class="anchor" id="a635b247c82820ac9570499e35d5a14b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2">_ARM_USART_MODEM_CONTROL</a>  <a class="el" href="uart__drv_8h.html#a635b247c82820ac9570499e35d5a14b2">ARM_USART_MODEM_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Modem Control. </p>

</div>
</div>
<a class="anchor" id="ac7bbd7e7233751bd781935590cfc57c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html">_ARM_USART_MODEM_STATUS</a>  <a class="el" href="uart__drv_8h.html#ac7bbd7e7233751bd781935590cfc57c0">ARM_USART_MODEM_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Modem Status. </p>

</div>
</div>
<a class="anchor" id="aee462f9b26d5f6a91149f407978ee8d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* ARM_USART_SignalEvent_t) (uint32_t event)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to ARM_USART_SignalEvent : Signal UART Event. </p>

</div>
</div>
<a class="anchor" id="afe1831b61b9d7a6b7ef469d97e1de83c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html">_ARM_USART_STATUS</a>  <a class="el" href="uart__drv_8h.html#afe1831b61b9d7a6b7ef469d97e1de83c">ARM_USART_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Status. </p>

</div>
</div>
<a class="anchor" id="a9d6b79097f01fd9ae369ead528887e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const struct <a class="el" href="struct___u_a_r_t___d_m_a.html">_UART_DMA</a>  <a class="el" href="uart__drv_8h.html#a9d6b79097f01fd9ae369ead528887e3a">UART_DMA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7dc6f429efb89b2ecb2d9a17d3753b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___u_a_r_t___d_r_i_v_e_r___c_o_n_f_i_g.html">_UART_DRIVER_CONFIG</a> <a class="el" href="uart__drv_8h.html#a7dc6f429efb89b2ecb2d9a17d3753b87">UART_DRIVER_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3c92a41e7a4f90a5b0407bfb53bf80c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649">_UART_PARITY_MODE</a> <a class="el" href="uart__drv_8h.html#ab3c92a41e7a4f90a5b0407bfb53bf80c">UART_PARITY_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea921de029eea405f39f225019f19ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdd">_UART_RXFIFO_LEVEL</a> <a class="el" href="uart__drv_8h.html#aea921de029eea405f39f225019f19ae8">UART_RXFIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae96e79caeef575e669855db43888441b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105">_UART_STOPBITS</a> <a class="el" href="uart__drv_8h.html#ae96e79caeef575e669855db43888441b">UART_STOP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a108634fa1c5395ee7dd425dc2aeb5cd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___u_a_r_t___t_r_a_n_s_f_e_r___i_n_f_o.html">_UART_TRANSFER_INFO</a>  <a class="el" href="uart__drv_8h.html#a108634fa1c5395ee7dd425dc2aeb5cd3">UART_TRANSFER_INFO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96305d3a2cdb59959a34e470420547f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7">_UART_TXFIFO_LEVEL</a> <a class="el" href="uart__drv_8h.html#a96305d3a2cdb59959a34e470420547f2">UART_TXFIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a100d2061b58873668726a36bda96f95a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7">_UART_WLEN</a> <a class="el" href="uart__drv_8h.html#a100d2061b58873668726a36bda96f95a">UART_WLEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="aea5cbdffb2b634ede1844b09a112eab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#aea5cbdffb2b634ede1844b09a112eab2">_ARM_USART_MODEM_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Modem Control. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="aea5cbdffb2b634ede1844b09a112eab2ab4d04e682d04f70c6aeba130656d3ec6"></a>ARM_USART_RTS_CLEAR&#160;</td><td class="fielddoc">
<p>Deactivate RTS. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aea5cbdffb2b634ede1844b09a112eab2a7f9d445e6e56642c4c4251a00bfa7434"></a>ARM_USART_RTS_SET&#160;</td><td class="fielddoc">
<p>Activate RTS. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aea5cbdffb2b634ede1844b09a112eab2a3ad44ce9f16c136ccad45c09ec65cb4c"></a>ARM_USART_DTR_CLEAR&#160;</td><td class="fielddoc">
<p>Deactivate DTR. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aea5cbdffb2b634ede1844b09a112eab2ab938a21e1b59a2b92424e2521b9469d4"></a>ARM_USART_DTR_SET&#160;</td><td class="fielddoc">
<p>Activate DTR. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ae59266586ff51183c76d427b5938a649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#ae59266586ff51183c76d427b5938a649">_UART_PARITY_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ae59266586ff51183c76d427b5938a649aa80d2d8ea61454045ebe71d155e85b3d"></a>UART_PARITY_NONE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ae59266586ff51183c76d427b5938a649ad90cc425f5ba447773a44a75be6593e2"></a>UART_PARITY_ODD&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ae59266586ff51183c76d427b5938a649a1be15b0de592555925b34e50936d4aef"></a>UART_PARITY_ONE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ae59266586ff51183c76d427b5938a649ad908a637b1dd23f93b149dd2d8bdfdb8"></a>UART_PARITY_EVEN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ae59266586ff51183c76d427b5938a649aa59d216d22b58e7d95e093c8e7ca1c84"></a>UART_PARITY_ZERO&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#a560e56ae0b5c6c86ebebc67d2f201bdd">_UART_RXFIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bdda3803f85efb099995dab50426f358dc41"></a>UART_RXFIFO_LEVEL_1_8&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bdda106e23f468683ee6ec8195527f842be6"></a>UART_RXFIFO_LEVEL_1_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bddae23cb84a980c13fe4e221596bb46f989"></a>UART_RXFIFO_LEVEL_1_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bdda66179f2551585287dc53ab80913f65b6"></a>UART_RXFIFO_LEVEL_3_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a560e56ae0b5c6c86ebebc67d2f201bddacef7eff65ffafc4f70a68a015997ed14"></a>UART_RXFIFO_LEVEL_7_8&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ad7293c2cd20a34a26667b18fe488d105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#ad7293c2cd20a34a26667b18fe488d105">_UART_STOPBITS</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ad7293c2cd20a34a26667b18fe488d105ab1c6c3da76951f5a1817859f83ddd9fa"></a>UART_STOPBITS_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ad7293c2cd20a34a26667b18fe488d105af4b730b061af3ef2004c360c158ffef8"></a>UART_STOPBITS_2&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#ad726e9429bd02beb912af9cf9053f5b7">_UART_TXFIFO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7ad798e2c3702ac11280546a6d3c939516"></a>UART_TXFIFO_LEVEL_1_8&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7a737040a02caf5c0a23a1c973b50bc4bd"></a>UART_TXFIFO_LEVEL_1_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7a10d8d82d72c14b818ba887f8966db5bc"></a>UART_TXFIFO_LEVEL_1_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7a10bb624ab6e65aae25af99940d5bf9c0"></a>UART_TXFIFO_LEVEL_3_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ad726e9429bd02beb912af9cf9053f5b7ad9ccbf798bfd880fe5f318ff9f9ecb86"></a>UART_TXFIFO_LEVEL_7_8&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="a0be3c2fed882a47ce1ef0254adfcbfc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart__drv_8h.html#a0be3c2fed882a47ce1ef0254adfcbfc7">_UART_WLEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a0be3c2fed882a47ce1ef0254adfcbfc7a7746c9063c5d1d668458f13b0ffc8752"></a>UART_WLEN_5BITS&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a0be3c2fed882a47ce1ef0254adfcbfc7a2a51243afde302d9ff92c31df34b3134"></a>UART_WLEN_6BITS&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a0be3c2fed882a47ce1ef0254adfcbfc7a527d210a148d56404cacf33b39fe8a86"></a>UART_WLEN_7BITS&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a0be3c2fed882a47ce1ef0254adfcbfc7a42da54966ad0159ac39a5c5c371c7320"></a>UART_WLEN_8BITS&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aa5ab378394bc862abb27e73a96c33bfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_DisableRxFIFOEvent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function disables the mask of RX interrupt including the error status interrputs </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ad0baa166393536cc59da8c2f15a962db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_DisableTxFIFOEvent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function disables the TX interrupt by setting the mask to low </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a182642186b75e4d07a58d9acc47c6218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_EnableRxFIFOEvent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function enables the mask of RX interrupt including the error status interrupts </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ad94e1507009fd4faca6be7c0460f3af4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_EnableTxFIFOEvent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function enables the TX interrupt by setting the mask to high </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ab3549fe6dc458064eb2d62bb67729be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="uart__drv_8h.html#adabe0ab8502e34703bf1e9acd8da4e1c">ARM_USART_CAPABILITIES</a> Uart_GetCapabilities </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Function for getting the UART capabilities </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the driver capabilities information </dd></dl>

</div>
</div>
<a class="anchor" id="a65de82545d05bd7b8f2cf3284bd8acdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="uart__drv_8h.html#ac7bbd7e7233751bd781935590cfc57c0">ARM_USART_MODEM_STATUS</a> Uart_GetModemStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec7f3a0e07c29f9a7e779066dee5f873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Uart_GetRxCount </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function gets the current count number of receiving data </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of receive data count </dd></dl>

</div>
</div>
<a class="anchor" id="a045cf4e69bf56583dd24ad7a3141515a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="uart__drv_8h.html#afe1831b61b9d7a6b7ef469d97e1de83c">ARM_USART_STATUS</a> Uart_GetStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function sets the control parameters for UART interface </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>current value of ARM_USART_STATUS </dd></dl>

</div>
</div>
<a class="anchor" id="a0963fa6045c05d00af93c6fddcdebd65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Uart_GetTxCount </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function gets the current count number of transmitting data </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of transmit data count </dd></dl>

</div>
</div>
<a class="anchor" id="a18ab28c9f7ae4c059e91c274e0346a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="driver__common_8h.html#a3f828a029e9821bd6ee654dd351dd1c0">DRIVER_VERSION</a> Uart_GetVersion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Function for getting the UART driver version information. </p><dl class="section return"><dt>Returns</dt><dd>API version and driver version </dd></dl>

</div>
</div>
<a class="anchor" id="ae3a0c89667d9fa49372dc9ecff46edd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_Initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="uart__drv_8h.html#aee462f9b26d5f6a91149f407978ee8d4">ARM_USART_SignalEvent_t</a>&#160;</td>
          <td class="paramname"><em>cb_event</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function initializes the UART instance/driver and sets initial values in HW. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">call</td><td>back event </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DRIVER_OK if successful </dd></dl>

</div>
</div>
<a class="anchor" id="a6c6577c09ff993c84592eb06be6ad3da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_IRQ_Disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function disables the interrupt for uart interrupt mode. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aab0e9cf1a2f61adf17765501d9662354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_IRQ_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function enables the interrupt for uart interrupt mode. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a6d1444e3bfc3fb5586e8d140b0f45998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function performs the IRQ handler for uart interrupts </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ab7a5de191724ec7e1e5f75b1147b869e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_PowerControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="driver__common_8h.html#a30b2fc20eee471b8cc87742cf59ae183">POWER_STATE</a>&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function sets the UART POWER state parameters including error status, UART TX/RX enable FIFO state, interrupts mask, and interrupt status, etc. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>specifies power state of UART: POWER_OFF, POWER_FULL or other unsupported states </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DRIVER_OK if setting is successful </dd></dl>

</div>
</div>
<a class="anchor" id="a68ba3ce07e292f2fad378a24590d0a5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t Uart_ProcessRx </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements UART receive process by reading the data from RX FIFO registers </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of receive process </dd></dl>

</div>
</div>
<a class="anchor" id="a7787b11deacdc639efb90952a9dc7f39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t Uart_ProcessTx </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements UART transmit process by pushing the data to TX FIFO regsiters </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of transmit process </dd></dl>

</div>
</div>
<a class="anchor" id="af91de298115159f5d620be5cbd06e3a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_Receive </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements the receive process of UART including setup data in local parameter and retrieve data from RX FIFO registers </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>specifies the pointer of the data to be received </td></tr>
    <tr><td class="paramname">num</td><td>specifies the number of data to be received </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of send process </dd></dl>

</div>
</div>
<a class="anchor" id="af2f385c079700c6e6c0093dbb60767c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t Uart_RxSetup </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements the setup of UART local parameter for receive process including data, number of data, and receive data count </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>specifies the pointer of the data to be received </td></tr>
    <tr><td class="paramname">num</td><td>specifies the number of data to be received </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of receive local parameter setup process </dd></dl>

</div>
</div>
<a class="anchor" id="a2e95694c34577be519928e2c03b6d8ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_Send </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements the send process of UART including setup data in local parameter and push data onto TXFIFO registers </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>specifies the pointer of the data to be sent </td></tr>
    <tr><td class="paramname">num</td><td>specifies the number of data to be sent </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of send process </dd></dl>

</div>
</div>
<a class="anchor" id="ab3958e60e0199d81095e9094640c27d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Uart_SetBaudRate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baudRate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uartCLKkHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function calculates and sets the baud rate registers </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baudRate</td><td>specifies the number of bits can be sent in one second </td></tr>
    <tr><td class="paramname">uartCLKkHz</td><td>specifies the clock frequency in kHz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a1879b38d20f25ba30b18cd071ac743dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_SetModemControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="uart__drv_8h.html#a635b247c82820ac9570499e35d5a14b2">ARM_USART_MODEM_CONTROL</a>&#160;</td>
          <td class="paramname"><em>control</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a467e61b17004e94a45d1cf9abde4383a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_Transfer </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data_out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data_in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements UART send and receive processes at the same time </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data_out</td><td>specifies pointer to output data </td></tr>
    <tr><td class="paramname">data_in</td><td>specifies pointer to input data </td></tr>
    <tr><td class="paramname">num</td><td>specifies number of data to be transferred </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of send and receive process </dd></dl>

</div>
</div>
<a class="anchor" id="a7d948608ba91547e40601b3889e457fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t Uart_TxSetup </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function implements the setup of UART local parameter for transmit process including data, number of data, and transmit data count </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>specifies the pointer of the data to be transmitted </td></tr>
    <tr><td class="paramname">num</td><td>specifies the number of data to be transmitted </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of transmit local parameter setup process </dd></dl>

</div>
</div>
<a class="anchor" id="a31cbb73643279a921ebb2ea22f95b7f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Uart_Uninitialize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function uninitialze the UART instance/driver and clear the local flags </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">loop</td><td>specifies which pmbus loop to read the config from </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a1cea7a8a6b2cc1272b5565ab763e5ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="uart__drv_8h.html#af68480947255b11109abffd1c702de6d">ARM_DRIVER_USART</a> Driver_UART</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98adb9ea6c31f62afdf397aad4e62b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_u_a_r_t___i_n_f_o.html">UART_INFO</a> uart_info</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_d52f7f52f412a942de55fb463ecb0248.html">modules</a></li><li class="navelem"><a class="el" href="dir_873975594eb5c04d842132889b8fc599.html">uart</a></li><li class="navelem"><a class="el" href="uart__drv_8h.html">uart_drv.h</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:00 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
