Coverage Report by instance with details

=================================================================================
=== Instance: /top/a_if
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/a_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                       MISO_golden           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                               rx_data_golden[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                   rx_valid_golden           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /top/dut/sva_inst
=== Design Unit: work.sva
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/sva_inst/miso_a
                     sva.sv(10)                         0          1
/top/dut/sva_inst/rx_valid_a
                     sva.sv(12)                         0          1
/top/dut/sva_inst/rx_data_a
                     sva.sv(14)                         0          1

Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/sva_inst/miso_c                 sva    Verilog  SVA  sva.sv(11)       106 Covered   
/top/dut/sva_inst/rx_valid_c             sva    Verilog  SVA  sva.sv(13)       106 Covered   
/top/dut/sva_inst/rx_data_c              sva    Verilog  SVA  sva.sv(15)       106 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/dut/sva_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/dut
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/idle_chk_a  SPI_slave.sv(141)                  0          1
/top/dut/chk_wr_a    SPI_slave.sv(147)                  0          1
/top/dut/wr_idle_a   SPI_slave.sv(153)                  0          1
/top/dut/rd_add_idle_a
                     SPI_slave.sv(159)                  0          1
/top/dut/rd_data_idle_a
                     SPI_slave.sv(165)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        42        41         1    97.61%

================================Branch Details================================

Branch Coverage for instance /top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    20                                      2915     Count coming in to IF
    20              1                        105             if (~rst_n) begin
    23              1                       2810             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    29                                      3628     Count coming in to CASE
    30              1                       1397                 IDLE : begin
    36              1                        747                 CHK_CMD : begin
    50              1                        637                 WRITE : begin
    56              1                        397                 READ_ADD : begin
    62              1                        449                 READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                      1397     Count coming in to IF
    31              1                        651                     if (SS_n)
    33              1                        746                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       747     Count coming in to IF
    37              1                          9                     if (SS_n)
    39              1                        738                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                       738     Count coming in to IF
    40              1                        340                         if (~MOSI)
    42              1                        398                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                       398     Count coming in to IF
    43              1                        168                             if (~received_address)//////not
    45              1                        230                             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                       637     Count coming in to IF
    51              1                        303                     if (SS_n)
    53              1                        334                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                       397     Count coming in to IF
    57              1                        140                     if (SS_n)
    59              1                        257                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                       449     Count coming in to IF
    63              1                        192                     if (SS_n)
    65              1                        257                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      9996     Count coming in to IF
    72              1                        106             if (~rst_n) begin
    79              1                       9890             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    80                                      9890     Count coming in to CASE
    81              1                        745                     IDLE : begin
    84              1                        727                     CHK_CMD : begin
    89              1                       4040                     WRITE : begin
    98              1                       1644                     READ_ADD : begin
    108             1                       2734                     READ_DATA : begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    86                                       727     Count coming in to IF
    86              1                        448                         if (!SS_n && received_address) counter <= 8;
    87              1                        279                         else counter <= 10;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                      4040     Count coming in to IF
    90              1                       2677                         if (counter > 0) begin
    94              1                       1363                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      1644     Count coming in to IF
    99              1                       1345                         if (counter > 0) begin
    103             1                        299                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     2734     Count coming in to IF
    109             1                        668                         if (tx_valid) begin
    119             1                       2066                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                      668     Count coming in to IF
    111             1                        285                             if (counter > 0) begin
    115             1                        383                             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                     2066     Count coming in to IF
    120             1                       1877                             if (counter > 0) begin
    124             1                        189                             else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         6         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/dut --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       86 Item    1  (~SS_n && received_address)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
              SS_n         Y
  received_address         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                received_address              
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  received_address_0    ~SS_n                         
  Row   4:          1  received_address_1    ~SS_n                         

----------------Focused Condition View-------------------
Line       90 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       120 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             



Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/idle_chk_c                      SLAVE  Verilog  SVA  SPI_slave.sv(142)
                                                                               734 Covered   
/top/dut/chk_wr_c                        SLAVE  Verilog  SVA  SPI_slave.sv(148)
                                                                               607 Covered   
/top/dut/wr_idle_c                       SLAVE  Verilog  SVA  SPI_slave.sv(154)
                                                                              3768 Covered   
/top/dut/rd_add_idle_c                   SLAVE  Verilog  SVA  SPI_slave.sv(160)
                                                                              1550 Covered   
/top/dut/rd_data_idle_c                  SLAVE  Verilog  SVA  SPI_slave.sv(166)
                                                                              2550 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/dut --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  30                IDLE                   0
  36             CHK_CMD                   2
  62           READ_DATA                   4
  56            READ_ADD                   3
  50               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 750          
                 CHK_CMD                 738          
               READ_DATA                 449          
                READ_ADD                 315          
                   WRITE                 663          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  34                   0                 738          IDLE -> CHK_CMD               
  46                   1                 225          CHK_CMD -> READ_DATA          
  44                   2                 159          CHK_CMD -> READ_ADD           
  41                   3                 334          CHK_CMD -> WRITE              
  38                   4                  20          CHK_CMD -> IDLE               
  64                   5                 225          READ_DATA -> IDLE             
  58                   6                 158          READ_ADD -> IDLE              
  52                   7                 334          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        40         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                
    3                                                    localparam IDLE      = 3'b000;
    4                                                    localparam WRITE     = 3'b001;
    5                                                    localparam CHK_CMD   = 3'b010;
    6                                                    localparam READ_ADD  = 3'b011;
    7                                                    localparam READ_DATA = 3'b100;
    8                                                
    9                                                    input            MOSI, clk, rst_n, SS_n, tx_valid;
    10                                                   input      [7:0] tx_data;
    11                                                   output reg [9:0] rx_data;
    12                                                   output reg       rx_valid, MISO;
    13                                               
    14                                                   reg [3:0] counter;
    15                                                   reg       received_address;
    16                                               
    17                                                   reg [2:0] cs, ns;
    18                                               
    19              1                       2915         always @(posedge clk) begin
    20                                                       if (~rst_n) begin
    21              1                        105                 cs <= IDLE;
    22                                                       end
    23                                                       else begin
    24              1                       2810                 cs <= ns;
    25                                                       end
    26                                                   end
    27                                               
    28              1                       3628         always @(*) begin
    29                                                       case (cs)
    30                                                           IDLE : begin
    31                                                               if (SS_n)
    32              1                        651                         ns = IDLE;
    33                                                               else
    34              1                        746                         ns = CHK_CMD;
    35                                                           end
    36                                                           CHK_CMD : begin
    37                                                               if (SS_n)
    38              1                          9                         ns = IDLE;
    39                                                               else begin
    40                                                                   if (~MOSI)
    41              1                        340                             ns = WRITE;
    42                                                                   else begin
    43                                                                       if (~received_address)//////not
    44              1                        168                                 ns = READ_ADD;
    45                                                                       else
    46              1                        230                                 ns = READ_DATA;
    47                                                                   end
    48                                                               end
    49                                                           end
    50                                                           WRITE : begin
    51                                                               if (SS_n)
    52              1                        303                         ns = IDLE;
    53                                                               else
    54              1                        334                         ns = WRITE;
    55                                                           end
    56                                                           READ_ADD : begin
    57                                                               if (SS_n)
    58              1                        140                         ns = IDLE;
    59                                                               else
    60              1                        257                         ns = READ_ADD;
    61                                                           end
    62                                                           READ_DATA : begin
    63                                                               if (SS_n)
    64              1                        192                         ns = IDLE;
    65                                                               else
    66              1                        257                         ns = READ_DATA;
    67                                                           end
    68                                                       endcase
    69                                                   end
    70                                               
    71              1                       9996         always @(posedge clk) begin
    72                                                       if (~rst_n) begin
    73              1                        106                 rx_data <= 0;
    74              1                        106                 rx_valid <= 0;
    75              1                        106                 received_address <= 0;
    76              1                        106                 MISO <= 0;
    77              1                        106                 counter <= 0; /////////rest
    78                                                       end
    79                                                       else begin
    80                                                           case (cs)
    81                                                               IDLE : begin
    82              1                        745                         rx_valid <= 0;
    83                                                               end
    84                                                               CHK_CMD : begin
    85                                                                   //////// read data counter = 8
    86              1                        448                         if (!SS_n && received_address) counter <= 8;
    87              1                        279                         else counter <= 10;
    88                                                               end
    89                                                               WRITE : begin
    90                                                                   if (counter > 0) begin
    91              1                       2677                             rx_data[counter-1] <= MOSI;
    92              1                       2677                             counter <= counter - 1;
    93                                                                   end
    94                                                                   else begin
    95              1                       1363                             rx_valid <= 1;
    96                                                                   end
    97                                                               end
    98                                                               READ_ADD : begin
    99                                                                   if (counter > 0) begin
    100             1                       1345                             rx_data[counter-1] <= MOSI;
    101             1                       1345                             counter <= counter - 1;
    102                                                                  end
    103                                                                  else begin
    104             1                        299                             rx_valid <= 1;
    105             1                        299                             received_address <= 1;
    106                                                                  end
    107                                                              end
    108                                                              READ_DATA : begin
    109                                                                  if (tx_valid) begin
    110             1                        668                             rx_valid <= 0;
    111                                                                      if (counter > 0) begin
    112             1                        285                                 MISO <= tx_data[counter-1];
    113             1                        285                                 counter <= counter - 1;
    114                                                                      end
    115                                                                      else begin
    116             1                        383                                 received_address <= 0;
    117                                                                      end
    118                                                                  end
    119                                                                  else begin
    120                                                                      if (counter > 0) begin
    121             1                       1877                                 rx_data[counter-1] <= MOSI;
    122             1                       1877                                 counter <= counter - 1;
    123                                                                      end
    124                                                                      else begin
    125             1                        189                                 rx_valid <= 1;
    126             1                        189                                 counter  <= 10; //////10

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[0-3]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/golden
=== Design Unit: work.golden_model
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        39         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/golden

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File golden_model.v
------------------------------------IF Branch------------------------------------
    23                                      2915     Count coming in to IF
    23              1                        105             if(~rst_n)
    25              1                       2810             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    31                                      3628     Count coming in to CASE
    32              1                       1397                 IDLE : begin
    38              1                        747                 CHK_CMD : begin
    52              1                        637                 WRITE : begin
    58              1                        397                 READ_ADD : begin
    64              1                        449                 READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      1397     Count coming in to IF
    33              1                        651                     if(SS_n)
    35              1                        746                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                       747     Count coming in to IF
    39              1                          9                     if(SS_n)
    41              1                        738                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                       738     Count coming in to IF
    42              1                        340                         if((MOSI == 0))
    44              1                        398                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                       398     Count coming in to IF
    45              1                        168                             if (ADD_DATA_checker)
    47              1                        230                             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                       637     Count coming in to IF
    53              1                        303                     if(SS_n)
    55              1                        334                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                       397     Count coming in to IF
    59              1                        140                     if(SS_n)
    61              1                        257                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                       449     Count coming in to IF
    65              1                        192                     if(SS_n)
    67              1                        257                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      9996     Count coming in to IF
    75              1                        106             if (~rst_n) begin
    84              1                       9890             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                      9890     Count coming in to IF
    85              1                        745                 if(cs == IDLE) begin
    91              1                       4040                 else if(cs == WRITE) begin
    100             1                       1644                 else if (cs == READ_ADD) begin
    111             1                       2734                 else if (cs == READ_DATA) begin
                                             727     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                      4040     Count coming in to IF
    92              1                       3090                     if (counter1 > 0)begin
    96              1                        950                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                     1644     Count coming in to IF
    101             1                       1345                     if (counter1 > 0)begin
    105             1                        299                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     2734     Count coming in to IF
    112             1                        668                     if(tx_valid) begin
    121             1                       2066                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                      668     Count coming in to IF
    114             1                        285                         if (counter2 > 0) begin
    118             1                        383                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                     2066     Count coming in to IF
    122             1                       1901                         if (counter1 > 0)begin
    126             1                        165                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         8         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/golden --

  File golden_model.v
----------------Focused Condition View-------------------
Line       85 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       100 Item    1  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       114 Item    1  (counter2 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter2 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter2 > 0)_0      -                             
  Row   2:          1  (counter2 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/golden --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  32                IDLE                   0
  38             CHK_CMD                   2
  64           READ_DATA                   4
  58            READ_ADD                   3
  52               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 750          
                 CHK_CMD                 738          
               READ_DATA                 449          
                READ_ADD                 315          
                   WRITE                 663          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  36                   0                 738          IDLE -> CHK_CMD               
  48                   1                 225          CHK_CMD -> READ_DATA          
  46                   2                 159          CHK_CMD -> READ_ADD           
  43                   3                 334          CHK_CMD -> WRITE              
  40                   4                  20          CHK_CMD -> IDLE               
  66                   5                 225          READ_DATA -> IDLE             
  60                   6                 158          READ_ADD -> IDLE              
  54                   7                 334          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        41         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/golden --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File golden_model.v
    1                                                module golden_model (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam WRITE     = 3'b001;
    5                                                localparam CHK_CMD   = 3'b010;
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                input            MOSI, clk, rst_n, SS_n, tx_valid;
    10                                               input      [7:0] tx_data;
    11                                               output reg [9:0] rx_data;
    12                                               output reg       rx_valid, MISO;
    13                                               
    14                                               
    15                                               reg [2:0] cs , ns;
    16                                               reg ADD_DATA_checker;
    17                                               reg [3:0] counter1;
    18                                               reg [3:0] counter2;
    19                                               
    20                                                   //state memory
    21              1                       2915         always @(posedge clk)
    22                                                   begin
    23                                                       if(~rst_n)
    24              1                        105                 cs <= IDLE;
    25                                                       else
    26              1                       2810                 cs <= ns ;
    27                                                   end
    28                                               
    29                                                   //next state logic
    30              1                       3628         always @(*) begin
    31                                                       case(cs)
    32                                                           IDLE : begin
    33                                                               if(SS_n)
    34              1                        651                         ns = IDLE;
    35                                                               else
    36              1                        746                         ns = CHK_CMD;
    37                                                           end
    38                                                           CHK_CMD : begin
    39                                                               if(SS_n)
    40              1                          9                         ns = IDLE;
    41                                                               else begin
    42                                                                   if((MOSI == 0))
    43              1                        340                             ns = WRITE;
    44                                                                   else begin
    45                                                                       if (ADD_DATA_checker)
    46              1                        168                                 ns = READ_ADD;
    47                                                                       else
    48              1                        230                                 ns = READ_DATA;
    49                                                                   end
    50                                                               end
    51                                                           end
    52                                                           WRITE : begin
    53                                                               if(SS_n)
    54              1                        303                         ns = IDLE;
    55                                                               else
    56              1                        334                         ns = WRITE;
    57                                                           end
    58                                                           READ_ADD : begin
    59                                                               if(SS_n)
    60              1                        140                         ns = IDLE;
    61                                                               else
    62              1                        257                         ns = READ_ADD;
    63                                                           end
    64                                                           READ_DATA : begin
    65                                                               if(SS_n)
    66              1                        192                         ns = IDLE;
    67                                                               else
    68              1                        257                         ns = READ_DATA;
    69                                                           end
    70                                                       endcase
    71                                                   end
    72                                               
    73                                                   //output logic
    74              1                       9996         always @(posedge clk) begin
    75                                                       if (~rst_n) begin
    76              1                        106                 counter1 <= 10;
    77              1                        106                 counter2 <= 8;
    78              1                        106                 ADD_DATA_checker <= 1;
    79              1                        106                 rx_data  <= 0;
    80              1                        106                 rx_valid <= 0;
    81              1                        106                 MISO     <= 0;
    82                                                       end
    83                                                       //IDLE state
    84                                                       else begin
    85                                                           if(cs == IDLE) begin
    86              1                        745                     rx_valid <= 0 ;
    87              1                        745                     counter1 <= 10;
    88              1                        745                     counter2 <= 8 ;
    89                                                           end
    90                                                           //WRITE state
    91                                                           else if(cs == WRITE) begin
    92                                                               if (counter1 > 0)begin
    93              1                       3090                         rx_data[counter1-1] <= MOSI;
    94              1                       3090                         counter1 <= counter1 - 1;
    95                                                               end
    96                                                               else begin
    97              1                        950                         rx_valid <= 1;
    98                                                               end
    99                                                           end
    100                                                          else if (cs == READ_ADD) begin
    101                                                              if (counter1 > 0)begin
    102             1                       1345                         rx_data[counter1-1] <= MOSI;
    103             1                       1345                         counter1 <= counter1 - 1;
    104                                                              end
    105                                                              else begin
    106             1                        299                         rx_valid <= 1;
    107             1                        299                         ADD_DATA_checker <= 0;
    108                                                              end
    109                                                          end
    110                                                      //READ_DATA state
    111                                                          else if (cs == READ_DATA) begin
    112                                                              if(tx_valid) begin
    113             1                        668                         rx_valid <= 0;
    114                                                                  if (counter2 > 0) begin
    115             1                        285                             MISO <= tx_data[counter2-1];
    116             1                        285                             counter2 <= counter2 - 1;
    117                                                                  end
    118                                                                  else
    119             1                        383                             ADD_DATA_checker <= 1;
    120                                                              end
    121                                                              else begin
    122                                                                  if (counter1 > 0)begin
    123             1                       1901                             rx_data[counter1-1] <= MOSI;
    124             1                       1901                             counter1 <= counter1 - 1;
    125                                                                  end
    126                                                                  else begin
    127             1                        165                             rx_valid <= 1;
    128             1                        165                             counter1 <= 10;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         80        80         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  ADD_DATA_checker           1           1      100.00 
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                     counter1[0-3]           1           1      100.00 
                                     counter2[0-3]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         40 
Toggled Node Count   =         40 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (80 of 80 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    12                                               module top();
    13                                                 // Clock generation
    14                                               	bit clk;
    15              1                          1     	initial forever #1 clk = !clk;
    15              2                      20003     
    15              3                      20002     
    16                                                 // Instantiate the interface and DUT
    17                                               	slave_if a_if (clk);
    18                                               	SLAVE dut (a_if.MOSI,a_if.MISO,a_if.SS_n,clk,a_if.rst_n,a_if.rx_data,a_if.rx_valid,a_if.tx_data,a_if.tx_valid);
    19                                               	golden_model golden (a_if.MOSI,a_if.MISO_golden,a_if.SS_n,clk,a_if.rst_n,a_if.rx_data_golden,a_if.rx_valid_golden,a_if.tx_data,a_if.tx_valid);
    20                                               	bind SLAVE sva sva_inst(clk,a_if.MOSI,a_if.rst_n,a_if.SS_n,a_if.tx_valid,a_if.tx_data,a_if.rx_data,a_if.rx_valid,a_if.MISO);
    21                                                 	initial begin
    22              1                          1     		uvm_config_db #(virtual slave_if)::set(null, "uvm_test_top", "ifk", a_if);
    23              1                          1     		run_test("slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /shared_pkg
=== Design Unit: work.shared_pkg
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128        27       101    21.09%

================================Toggle Details================================

Toggle Coverage for instance /shared_pkg --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     correct[0-12]           1           1      100.00 
                                       correct[13]           0           1       50.00 
                                    correct[14-31]           0           0        0.00 
                                       error[0-31]           0           0        0.00 

Total Node Count     =         64 
Toggled Node Count   =         13 
Untoggled Node Count =         51 

Toggle Coverage      =      21.09% (27 of 128 bins)

=================================================================================
=== Instance: /seq_item_pkg
=== Design Unit: work.seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        11         9    55.00%

================================Branch Details================================

Branch Coverage for instance /seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      10001     Count coming in to IF
    6               2                    ***0***     `uvm_object_utils(slave_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     `uvm_object_utils(slave_seq_item)
    6               4                    ***0***     `uvm_object_utils(slave_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      10001     Count coming in to IF
    6               5                    ***0***     `uvm_object_utils(slave_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                     10000     Count coming in to IF
    43              1                        651         if (SS_n) mosi_bus = mosi_arr;
                                            9349     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                     10000     Count coming in to IF
    45              1                       9349         if (cycles > 0)
    47              1                        651         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                       651     Count coming in to IF
    48              1                         89             if (mosi_bus[10:8] == 3'b111) cycles = 23;
    49              1                        562             else                          cycles = 13;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     10000     Count coming in to IF
    51              1                    ***0***         if (mosi_ptr > 0) begin
    54              1                      10000         else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                     10000     Count coming in to IF
    58              1                       2132         if (mosi_bus[10:8] == 3'b111)
    60              1                       7868         else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         3         3    50.00%

================================Condition Details================================

Condition Coverage for instance /seq_item_pkg --

  File seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       45 Item    1  (cycles > 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (cycles > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cycles > 0)_0        -                             
  Row   2:          1  (cycles > 0)_1        -                             

----------------Focused Condition View-------------------
Line       48 Item    1  (mosi_bus[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (mosi_bus[10:8] == 7)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (mosi_bus[10:8] == 7)_0  -                             
  Row   2:          1  (mosi_bus[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (this.mosi_ptr > 0)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.mosi_ptr > 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.mosi_ptr > 0)_0  -                             
  Row   2:    ***0***  (this.mosi_ptr > 0)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    1  (mosi_bus[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (mosi_bus[10:8] == 7)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (mosi_bus[10:8] == 7)_0  -                             
  Row   2:          1  (mosi_bus[10:8] == 7)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        11        11    50.00%

================================Statement Details================================

Statement Coverage for instance /seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
    1                                                package seq_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class slave_seq_item extends uvm_sequence_item;
    6               1                    ***0***     `uvm_object_utils(slave_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      10001     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                      10001     
    6              10                    ***0***     
    7                                                rand bit       rst_n, SS_n, MOSI, tx_valid;
    8                                                rand bit [7:0] tx_data;
    9                                                     bit [9:0] rx_data;
    10                                                    bit       rx_valid, MISO;
    11                                               // golden
    12                                                    bit [9:0] rx_data_golden;
    13                                                    bit       rx_valid_golden, MISO_golden;
    14                                               // vars
    15                                               rand   bit [10:0] mosi_arr; //   randomized array
    16                                               static bit [10:0] mosi_bus; // unrandomized array
    17                                               static bit [ 4:0] cycles;   // static counter
    18                                                      bit [ 4:0] mosi_ptr;
    19                                               // constructor
    20                                               function new(string name = "slave_seq_item");
    21              1                      30005         super.new(name);
    22                                               endfunction
    23                                               // string
    24                                               function string convert2string();
    25              1                    ***0***         return $sformatf("%s rst = 0b%0b, direction = 0b%0b", super.convert2string, rst_n, rx_data);
    26                                               endfunction
    27                                               function string convert2string_stimulus();
    28              1                    ***0***         return $sformatf("rst = 0b%0b, direction = 0b%0b", rst_n, rx_data);
    29                                               endfunction
    30                                               
    31                                               ////////////////// constraints //////////////////
    32                                               constraint reset_c {rst_n dist{0:=1, 1:=99};}
    33                                               constraint mosi_bits_c {
    34                                                   if (~SS_n) (mosi_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111});
    35                                               }
    36                                               constraint ss_n_c {
    37                                                   if (cycles == 0)
    38                                                       SS_n == 1;
    39                                                   else
    40                                                       SS_n == 0;
    41                                               }
    42                                               function void post_randomize();
    43              1                        651         if (SS_n) mosi_bus = mosi_arr;
    44              1                      10000         MOSI = mosi_bus[mosi_ptr];
    45                                                   if (cycles > 0)
    46              1                       9349             cycles--;
    47                                                   else begin
    48              1                         89             if (mosi_bus[10:8] == 3'b111) cycles = 23;
    49              1                        562             else                          cycles = 13;
    50                                                   end
    51                                                   if (mosi_ptr > 0) begin
    52              1                    ***0***             mosi_ptr--;
    53                                                   end
    54                                                   else begin
    55              1                      10000             mosi_ptr = 5'd11;
    56                                                   end
    57                                                   // tx_valid constraint
    58                                                   if (mosi_bus[10:8] == 3'b111)
    59              1                       2132             tx_valid = 1;
    60                                                   else
    61              1                       7868             tx_valid = 0;


=================================================================================
=== Instance: /reset_seq_pkg
=== Design Unit: work.reset_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /reset_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reset_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(slave_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(slave_reset_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(slave_reset_seq)
    7               4                    ***0***             `uvm_object_utils(slave_reset_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(slave_reset_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(slave_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /reset_seq_pkg --

  File reset_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /reset_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reset_seq.sv
    1                                                package reset_seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    import shared_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    class slave_reset_seq extends uvm_sequence #(slave_seq_item);
    7               1                    ***0***             `uvm_object_utils(slave_reset_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        slave_seq_item seq_item;
    9                                                        function new(string name = "slave_reset_seq");
    10              1                          1                 super.new(name);
    11                                                       endfunction
    12                                               
    13                                                       task body;
    14              1                          1                 seq_item = slave_seq_item::type_id::create("seq_item");
    15              1                          1                 start_item(seq_item);
    16              1                          1     			seq_item.MOSI     = 0;
    17              1                          1     			seq_item.rst_n    = 0;
    18              1                          1     			seq_item.SS_n     = 0;
    19              1                          1     			seq_item.tx_valid = 0;
    20              1                          1     			seq_item.tx_data  = 0;
    21              1                          1                 finish_item(seq_item);


=================================================================================
=== Instance: /main_seq_pkg
=== Design Unit: work.main_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/main_seq_pkg/slave_main_seq/body/#ublk#251618167#14/immed__17
                     main_seq.sv(17)                    0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /main_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File main_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(slave_main_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(slave_main_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(slave_main_seq)
    7               4                    ***0***             `uvm_object_utils(slave_main_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(slave_main_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(slave_main_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /main_seq_pkg --

  File main_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /main_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File main_seq.sv
    1                                                package main_seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                
    6                                                    class slave_main_seq extends uvm_sequence #(slave_seq_item);
    7               1                    ***0***             `uvm_object_utils(slave_main_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        slave_seq_item seq_item;
    9                                                        function new(string name = "slave_main_seq");
    10              1                          1                 super.new(name);
    11                                                       endfunction
    12                                               
    13                                                       task body;
    14              1                      10000                 repeat(10000) begin
    15              1                      10000                 seq_item = slave_seq_item::type_id::create("seq_item");
    16              1                      10000                 start_item(seq_item);
    17                                                           assert(seq_item.randomize());
    18              1                      10000                 finish_item(seq_item);


=================================================================================
=== Instance: /cov_col_pkg
=== Design Unit: work.cov_col_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         26        26         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cov_col_pkg/slave_coverage/cov_gp              100.00%        100          -    Covered              
    covered/total bins:                                    26         26          -                      
    missing/total bins:                                     0         26          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/cov_col_pkg::slave_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    26         26          -                      
    missing/total bins:                                     0         26          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1756          1          -    Covered              
        bin auto[1]                                        42          1          -    Covered              
        bin auto[2]                                       114          1          -    Covered              
        bin auto[3]                                      8089          1          -    Covered              
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin t_00_00                                      1638          1          -    Covered              
        bin t_00_01                                         4          1          -    Covered              
        bin t_00_10                                       114          1          -    Covered              
        bin t_01_00                                        30          1          -    Covered              
        bin t_01_01                                         8          1          -    Covered              
        bin t_01_11                                         4          1          -    Covered              
        bin t_10_00                                         1          1          -    Covered              
        bin t_10_11                                       113          1          -    Covered              
        bin t_11_00                                        86          1          -    Covered              
        bin t_11_01                                        30          1          -    Covered              
        bin t_11_11                                      7972          1          -    Covered              
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_tr                                     562          1          -    Covered              
        bin extended_tr                                    88          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   4439          1          -    Covered              
        bin write_data                                    164          1          -    Covered              
        bin read_addr                                     163          1          -    Covered              
        bin read_data                                    4906          1          -    Covered              
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_tr,read_data>                    20          1          -    Covered              
            bin <normal_tr,read_data>                     158          1          -    Covered              
            bin <normal_tr,read_addr>                     139          1          -    Covered              
            bin <normal_tr,write_data>                    143          1          -    Covered              
            bin <normal_tr,write_addr>                    122          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_addr                             24                     -    Occurred             
            ignore_bin wr_data                             21                     -    Occurred             
            ignore_bin wr_addr                             23                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /cov_col_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File cov_col.sv
    1                                                package cov_col_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    import shared_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    class slave_coverage extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(slave_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                        uvm_analysis_export #(slave_seq_item) cov_export;
    9                                                        uvm_tlm_analysis_fifo #(slave_seq_item) cov_fifo;
    10                                                       slave_seq_item seq_item_cov;
    11                                               
    12                                                       ///////////////// cover group /////////////////
    13                                                       covergroup cov_gp;
    14                                                           rx_data_cp : coverpoint seq_item_cov.rx_data[9:8];
    15                                                           rx_trans_cp: coverpoint seq_item_cov.rx_data[9:8] {
    16                                                               bins t_00_00 = (2'b00 => 2'b00);
    17                                                               bins t_00_01 = (2'b00 => 2'b01);
    18                                                               bins t_00_10 = (2'b00 => 2'b10);
    19                                                               bins t_01_00 = (2'b01 => 2'b00);
    20                                                               bins t_01_01 = (2'b01 => 2'b01);
    21                                                               bins t_01_11 = (2'b01 => 2'b11);
    22                                                               bins t_10_00 = (2'b10 => 2'b00);
    23                                                               bins t_10_11 = (2'b10 => 2'b11);
    24                                                               bins t_11_00 = (2'b11 => 2'b00);
    25                                                               bins t_11_01 = (2'b11 => 2'b01);
    26                                                               bins t_11_11 = (2'b11 => 2'b11);
    27                                                               }
    28                                                           ss_n_cp : coverpoint seq_item_cov.SS_n {
    29                                                               bins normal_tr   = (1 => 0[*13] => 1);
    30                                                               bins extended_tr = (1 => 0[*23] => 1);
    31                                                           }
    32                                                           mosi_cp : coverpoint seq_item_cov.MOSI {
    33                                                               bins write_addr = (0 => 0 => 0);
    34                                                               bins write_data = (0 => 0 => 1);
    35                                                               bins read_addr  = (1 => 1 => 0);
    36                                                               bins read_data  = (1 => 1 => 1);
    37                                                           }
    38                                                           patterns_by_protocol : cross ss_n_cp, mosi_cp {
    39                                                               ignore_bins wr_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_addr);
    40                                                               ignore_bins wr_data = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_data);
    41                                                               ignore_bins rd_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.read_addr);
    42                                                           }
    43                                               
    44                                                       endgroup
    45                                               
    46                                                       function new(string name = "slave_coverage", uvm_component parent = null);
    47              1                          1                 super.new(name, parent);
    48                                                           // covergroups inst.
    49              1                          1                 cov_gp = new;
    50                                                       endfunction
    51                                               
    52                                                       function void build_phase(uvm_phase phase);
    53              1                          1                 super.build_phase(phase);
    54              1                          1                 cov_export = new("cov_export", this);
    55              1                          1                 cov_fifo = new("cov_info", this);
    56                                                       endfunction
    57                                               
    58                                                       function void connect_phase(uvm_phase phase);
    59              1                          1                 super.connect_phase(phase);
    60              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    61                                                       endfunction
    62                                               
    63                                                       task run_phase(uvm_phase phase);
    64              1                          1                 super.run_phase(phase);
    65              1                          1                 forever begin
    66              1                      10002                 cov_fifo.get(seq_item_cov);
    67              1                      10001                 cov_gp.sample();


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         2         4    33.33%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    31                                     10001     Count coming in to IF
    31              1                    ***0***                 if (seq_item_sb.MISO_golden !== seq_item_sb.MISO) begin
    35              1                      10001                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***                     `uvm_error("run_phase", $sformatf("errrrrrrrrrrorrrrrrrrr"))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                     10001     Count coming in to IF
    36              1                    ***0***                     `uvm_info("run_phase", $sformatf("corrrrrecccccccccccccct"), UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File scoreboard.sv
----------------Focused Condition View-------------------
Line       31 Item    1  (this.seq_item_sb.MISO_golden !== this.seq_item_sb.MISO)
Condition totals: 0 of 1 input term covered = 0.00%

                                                Input Term   Covered  Reason for no coverage   Hint
                                               -----------  --------  -----------------------  --------------
  (this.seq_item_sb.MISO_golden !== this.seq_item_sb.MISO)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                  Non-masking condition(s)      
 ---------  ---------  --------------------                                        -------------------------     
  Row   1:          1  (this.seq_item_sb.MISO_golden !== this.seq_item_sb.MISO)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.MISO_golden !== this.seq_item_sb.MISO)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        11         5    68.75%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
    1                                                package scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    import shared_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    class slave_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(slave_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                        uvm_analysis_export #(slave_seq_item) sb_export;
    9                                                        uvm_tlm_analysis_fifo #(slave_seq_item) sb_fifo;
    10                                                       slave_seq_item seq_item_sb;
    11                                               
    12                                                       function new(string name = "slave_scoreboard", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 sb_export = new("sb_export", this);
    19              1                          1                 sb_fifo   = new("sb_fifo",   this);
    20                                                       endfunction
    21                                               
    22                                                       function void connect_phase(uvm_phase phase);
    23              1                          1                 super.connect_phase(phase);
    24              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    25                                                       endfunction
    26                                               
    27                                                       task run_phase(uvm_phase phase);
    28              1                          1                 super.run_phase(phase);
    29              1                          1                 forever begin
    30              1                      10002                 sb_fifo.get(seq_item_sb);
    31                                                           if (seq_item_sb.MISO_golden !== seq_item_sb.MISO) begin
    32              1                    ***0***                     `uvm_error("run_phase", $sformatf("errrrrrrrrrrorrrrrrrrr"))
    33              1                    ***0***                     error++;
    34                                                           end
    35                                                           else begin
    36              1                    ***0***                     `uvm_info("run_phase", $sformatf("corrrrrecccccccccccccct"), UVM_HIGH)
    37              1                      10001                     correct++;


=================================================================================
=== Instance: /config_pkg
=== Design Unit: work.config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     		`uvm_object_utils(slave_config)
    5               4                    ***0***     		`uvm_object_utils(slave_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /config_pkg --

  File config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config.sv
    1                                                package config_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	class slave_config extends uvm_object;
    5               1                    ***0***     		`uvm_object_utils(slave_config)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                		virtual slave_if slave_vif;
    8                                                
    9                                                		function new (string name = "slave_config");
    10              1                          1     			super.new (name);


=================================================================================
=== Instance: /monitor_pkg
=== Design Unit: work.monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    39                                     10001     Count coming in to IF
    39              1                    ***0***             `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    1                                                package monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import seq_item_pkg::*;
    4                                                import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class slave_monitor extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(slave_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                    virtual slave_if slave_vif;
    9                                                    slave_seq_item rsp_seq_item;
    10                                                   uvm_analysis_port #(slave_seq_item) mon_ap;
    11                                               
    12                                                   function new(string name = "slave_monitor", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   function void build_phase(uvm_phase phase);
    17              1                          1             super.build_phase(phase);
    18              1                          1             mon_ap = new("mon_ap", this);
    19                                                   endfunction
    20                                               
    21                                                   task run_phase(uvm_phase phase);
    22              1                          1             super.run_phase(phase);
    23              1                          1             forever begin
    24              1                      10002             rsp_seq_item = slave_seq_item::type_id::create("rsp_seq_item");
    25              1                      10002             @(negedge slave_vif.clk);
    26              1                      10001             rsp_seq_item.MOSI     = slave_vif.MOSI;
    27              1                      10001             rsp_seq_item.rst_n    = slave_vif.rst_n;
    28              1                      10001             rsp_seq_item.SS_n     = slave_vif.SS_n;
    29              1                      10001             rsp_seq_item.tx_valid = slave_vif.tx_valid;
    30              1                      10001             rsp_seq_item.tx_data  = slave_vif.tx_data;
    31              1                      10001             rsp_seq_item.rx_data  = slave_vif.rx_data;
    32              1                      10001             rsp_seq_item.rx_valid = slave_vif.rx_valid;
    33              1                      10001             rsp_seq_item.MISO     = slave_vif.MISO;
    34                                                       // golden
    35              1                      10001             rsp_seq_item.rx_data_golden  = slave_vif.rx_data_golden;
    36              1                      10001             rsp_seq_item.rx_valid_golden = slave_vif.rx_valid_golden;
    37              1                      10001             rsp_seq_item.MISO_golden     = slave_vif.MISO_golden;
    38              1                      10001             mon_ap.write(rsp_seq_item);
    39              1                    ***0***             `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /sequencer_pkg
=== Design Unit: work.sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer.sv
    1                                                package sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    class slave_sequencer extends uvm_sequencer #(slave_seq_item);
    6               1                    ***0***             `uvm_component_utils(slave_sequencer)
    6               2                    ***0***     
    6               3                          2     
    7                                                        function new(string name = "slave_seq_item", uvm_component parent = null);
    8               1                          1                 super.new(name, parent);


=================================================================================
=== Instance: /driver_pkg
=== Design Unit: work.driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
------------------------------------IF Branch------------------------------------
    25                                     10001     Count coming in to IF
    25              1                    ***0***     			`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
    1                                                package driver_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	import seq_item_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	class slave_driver extends uvm_driver #(slave_seq_item);
    6               1                    ***0***     		`uvm_component_utils(slave_driver)
    6               2                    ***0***     
    6               3                          2     
    7                                                		virtual slave_if slave_vif;
    8                                                		slave_seq_item stim_seq_item;
    9                                                		function new (string name = "slave_driver", uvm_component parent = null);
    10              1                          1     			super.new(name, parent);
    11                                               		endfunction
    12                                               
    13                                               		task run_phase (uvm_phase phase);
    14              1                          1     			super.run_phase (phase);
    15              1                          1     			forever begin
    16              1                      10002     			stim_seq_item = slave_seq_item::type_id::create("stim_seq_item");
    17              1                      10002     			seq_item_port.get_next_item(stim_seq_item);
    18              1                      10001     			slave_vif.MOSI     = stim_seq_item.MOSI;
    19              1                      10001     			slave_vif.rst_n    = stim_seq_item.rst_n;
    20              1                      10001     			slave_vif.SS_n     = stim_seq_item.SS_n;
    21              1                      10001     			slave_vif.tx_valid = stim_seq_item.tx_valid;
    22              1                      10001     			slave_vif.tx_data  = stim_seq_item.tx_data;
    23              1                      10001     			@(negedge slave_vif.clk);
    24              1                      10001     			seq_item_port.item_done();
    25              1                    ***0***     			`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***                 if(!uvm_config_db#(slave_config)::get(this, "", "cfg", slave_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                 `uvm_fatal("build_phase", "errrrrrorrrrrrr")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
    1                                                package agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    import driver_pkg::*;
    5                                                    import sequencer_pkg::*;
    6                                                    import monitor_pkg::*;
    7                                                    import config_pkg::*;
    8                                                	`include "uvm_macros.svh"
    9                                                
    10                                                   class slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(slave_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                                       slave_sequencer sqr;
    13                                                       slave_driver drv;
    14                                                       slave_monitor mon;
    15                                                       slave_config slave_cfg;
    16                                                       uvm_analysis_port #(slave_seq_item) agt_ap;
    17                                               
    18                                                       function new(string name = "slave_agent", uvm_component parent = null);
    19              1                          1                 super.new(name, parent);
    20                                                       endfunction
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                                           if(!uvm_config_db#(slave_config)::get(this, "", "cfg", slave_cfg))
    25              1                    ***0***                 `uvm_fatal("build_phase", "errrrrrorrrrrrr")
    26                                               
    27              1                          1                 sqr = slave_sequencer::type_id::create("sqr", this);
    28              1                          1                 drv = slave_driver   ::type_id::create("drv", this);
    29              1                          1                 mon = slave_monitor  ::type_id::create("mon", this);
    30              1                          1                 agt_ap = new("agt_ap", this);
    31                                                       endfunction
    32                                               
    33                                                       function void connect_phase(uvm_phase phase);
    34              1                          1                 super.connect_phase(phase);
    35              1                          1                 drv.slave_vif = slave_cfg.slave_vif;
    36              1                          1                 mon.slave_vif = slave_cfg.slave_vif;
    37              1                          1                 drv.seq_item_port.connect(sqr.seq_item_export);
    38              1                          1                 mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /slave_env_pkg
=== Design Unit: work.slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File env.sv
    8                                                package slave_env_pkg;
    9                                                import uvm_pkg::*;
    10                                               import agent_pkg::*;
    11                                               import scoreboard_pkg::*;
    12                                               import cov_col_pkg::*;
    13                                               `include "uvm_macros.svh"
    14                                               class slave_env extends uvm_env;
    15              1                    ***0***     	`uvm_component_utils(slave_env)
    15              2                    ***0***     
    15              3                          2     
    16                                               	slave_agent      agt;
    17                                               	slave_scoreboard sb;
    18                                               	slave_coverage   cov;
    19                                               
    20                                               	function new (string name = "slave_env", uvm_component parent = null);
    21              1                          1     		super.new(name, parent);
    22                                               	endfunction
    23                                               
    24                                               	function void build_phase (uvm_phase phase);
    25              1                          1     		super.build_phase(phase);
    26              1                          1     		agt = slave_agent     ::type_id::create("agt", this);
    27              1                          1     		sb  = slave_scoreboard::type_id::create("sb",  this);
    28              1                          1     		cov = slave_coverage  ::type_id::create("cov", this);
    29                                               	endfunction
    30                                               
    31                                               	function void connect_phase(uvm_phase phase);
    32              1                          1     		super.connect_phase(phase);
    33              1                          1     		agt.agt_ap.connect(sb.sb_export);
    34              1                          1     		agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /slave_test_pkg
=== Design Unit: work.slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         2         4    33.33%

================================Branch Details================================

Branch Coverage for instance /slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***     		if (!uvm_config_db#(virtual slave_if)::get(this, "", "ifk", slave_cfg.slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     			`uvm_fatal ("build_phase", "errrrrrrrrrrrrrorrrrrrrrrrrrrrrrrrr");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1     		`uvm_info ("run_phase", "welcommmmmmmmmmmmmmmmmmmmmmme", UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
    8                                                package slave_test_pkg;
    9                                                import slave_env_pkg::*;
    10                                               import uvm_pkg::*;
    11                                               import config_pkg::*;
    12                                               import main_seq_pkg::*;
    13                                               import reset_seq_pkg::*;
    14                                               import slave_env_pkg::*;
    15                                               `include "uvm_macros.svh"
    16                                               
    17                                               class slave_test extends uvm_test;
    18                                                 // Do the essentials (factory register & Constructor)
    19              1                    ***0***     	`uvm_component_utils(slave_test)
    19              2                    ***0***     
    19              3                          4     
    20                                               
    21                                               	slave_env env;
    22                                               	slave_config slave_cfg;
    23                                               	virtual slave_if slave_vif;
    24                                               	slave_main_seq main_seq;
    25                                               	slave_reset_seq reset_seq;
    26                                               
    27                                               	function new (string name = "slave_test", uvm_component parent = null);
    28              1                          1     		super.new (name, parent);
    29                                               	endfunction
    30                                               
    31                                               	function void build_phase (uvm_phase phase);
    32              1                          1     		super.build_phase (phase);
    33              1                          1     		env       = slave_env      ::type_id::create("env", this);
    34              1                          1     		slave_cfg  = slave_config   ::type_id::create("slave_cfg");
    35              1                          1     		main_seq  = slave_main_seq ::type_id::create("main_seq");
    36              1                          1     		reset_seq = slave_reset_seq::type_id::create("reset_seq");
    37                                               
    38                                               		if (!uvm_config_db#(virtual slave_if)::get(this, "", "ifk", slave_cfg.slave_vif))
    39              1                    ***0***     			`uvm_fatal ("build_phase", "errrrrrrrrrrrrrorrrrrrrrrrrrrrrrrrr");
    40                                               
    41              1                          1     		uvm_config_db#(slave_config)::set(this, "*", "cfg", slave_cfg);
    42                                               	endfunction
    43                                               
    44                                               	task run_phase (uvm_phase phase);
    45              1                          1     		super.run_phase (phase);
    46              1                          1     		phase.raise_objection(this);
    47              1                          1     		`uvm_info ("run_phase", "welcommmmmmmmmmmmmmmmmmmmmmme", UVM_MEDIUM)
    48              1                          1     		reset_seq.start(env.agt.sqr);
    49              1                          1     		main_seq.start(env.agt.sqr);
    50              1                          1     		phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cov_col_pkg/slave_coverage/cov_gp              100.00%        100          -    Covered              
    covered/total bins:                                    26         26          -                      
    missing/total bins:                                     0         26          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/cov_col_pkg::slave_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    26         26          -                      
    missing/total bins:                                     0         26          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1756          1          -    Covered              
        bin auto[1]                                        42          1          -    Covered              
        bin auto[2]                                       114          1          -    Covered              
        bin auto[3]                                      8089          1          -    Covered              
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin t_00_00                                      1638          1          -    Covered              
        bin t_00_01                                         4          1          -    Covered              
        bin t_00_10                                       114          1          -    Covered              
        bin t_01_00                                        30          1          -    Covered              
        bin t_01_01                                         8          1          -    Covered              
        bin t_01_11                                         4          1          -    Covered              
        bin t_10_00                                         1          1          -    Covered              
        bin t_10_11                                       113          1          -    Covered              
        bin t_11_00                                        86          1          -    Covered              
        bin t_11_01                                        30          1          -    Covered              
        bin t_11_11                                      7972          1          -    Covered              
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_tr                                     562          1          -    Covered              
        bin extended_tr                                    88          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   4439          1          -    Covered              
        bin write_data                                    164          1          -    Covered              
        bin read_addr                                     163          1          -    Covered              
        bin read_data                                    4906          1          -    Covered              
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_tr,read_data>                    20          1          -    Covered              
            bin <normal_tr,read_data>                     158          1          -    Covered              
            bin <normal_tr,read_addr>                     139          1          -    Covered              
            bin <normal_tr,write_data>                    143          1          -    Covered              
            bin <normal_tr,write_addr>                    122          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_addr                             24                     -    Occurred             
            ignore_bin wr_data                             21                     -    Occurred             
            ignore_bin wr_addr                             23                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/idle_chk_c                      SLAVE  Verilog  SVA  SPI_slave.sv(142)
                                                                               734 Covered   
/top/dut/chk_wr_c                        SLAVE  Verilog  SVA  SPI_slave.sv(148)
                                                                               607 Covered   
/top/dut/wr_idle_c                       SLAVE  Verilog  SVA  SPI_slave.sv(154)
                                                                              3768 Covered   
/top/dut/rd_add_idle_c                   SLAVE  Verilog  SVA  SPI_slave.sv(160)
                                                                              1550 Covered   
/top/dut/rd_data_idle_c                  SLAVE  Verilog  SVA  SPI_slave.sv(166)
                                                                              2550 Covered   
/top/dut/sva_inst/miso_c                 sva    Verilog  SVA  sva.sv(11)       106 Covered   
/top/dut/sva_inst/rx_valid_c             sva    Verilog  SVA  sva.sv(13)       106 Covered   
/top/dut/sva_inst/rx_data_c              sva    Verilog  SVA  sva.sv(15)       106 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 8

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/idle_chk_a  SPI_slave.sv(141)                  0          1
/top/dut/chk_wr_a    SPI_slave.sv(147)                  0          1
/top/dut/wr_idle_a   SPI_slave.sv(153)                  0          1
/top/dut/rd_add_idle_a
                     SPI_slave.sv(159)                  0          1
/top/dut/rd_data_idle_a
                     SPI_slave.sv(165)                  0          1
/top/dut/sva_inst/miso_a
                     sva.sv(10)                         0          1
/top/dut/sva_inst/rx_valid_a
                     sva.sv(12)                         0          1
/top/dut/sva_inst/rx_data_a
                     sva.sv(14)                         0          1
/main_seq_pkg/slave_main_seq/body/#ublk#251618167#14/immed__17
                     main_seq.sv(17)                    0          1

Total Coverage By Instance (filtered view): 87.02%

