Loading plugins phase: Elapsed time ==> 0s.273ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -d CY8C5888LTI-LP097 -s \\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref '1.024V' is connected to terminal 'vminus' of '\ADC:DSM\' but no direct hardware connection exists.
 * \\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_30\PSoC5\ADC_DelSig_v3_30.cysch (Instance:DSM)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.557ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.170ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  testing2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 testing2.v -verilog
======================================================================

======================================================================
Compiling:  testing2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 testing2.v -verilog
======================================================================

======================================================================
Compiling:  testing2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 -verilog testing2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 22 11:16:23 2019


======================================================================
Compiling:  testing2.v
Program  :   vpp
Options  :    -yv2 -q10 testing2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 22 11:16:23 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'testing2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  testing2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 -verilog testing2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 22 11:16:24 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\codegentemp\testing2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\codegentemp\testing2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  testing2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 -verilog testing2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 22 11:16:26 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\codegentemp\testing2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\codegentemp\testing2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_8
	Net_9
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\PWM_LeftMotor_1:PWMUDB:km_run\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LeftMotor_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LeftMotor_1:PWMUDB:capt_rising\
	\PWM_LeftMotor_1:PWMUDB:capt_falling\
	\PWM_LeftMotor_1:PWMUDB:trig_rise\
	\PWM_LeftMotor_1:PWMUDB:trig_fall\
	\PWM_LeftMotor_1:PWMUDB:sc_kill\
	\PWM_LeftMotor_1:PWMUDB:min_kill\
	\PWM_LeftMotor_1:PWMUDB:km_tc\
	\PWM_LeftMotor_1:PWMUDB:db_tc\
	\PWM_LeftMotor_1:PWMUDB:dith_sel\
	\PWM_LeftMotor_1:PWMUDB:compare2\
	\PWM_LeftMotor_1:Net_101\
	Net_3675
	Net_3676
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_31\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_30\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_29\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_28\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_27\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_26\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_25\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_24\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_23\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_22\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_21\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_20\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_19\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_18\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_17\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_16\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_15\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_14\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_13\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_12\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_11\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_10\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_9\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_8\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_7\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_6\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_5\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_4\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_3\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_2\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_1\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:b_0\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3677
	Net_3674
	\PWM_LeftMotor_1:Net_113\
	\PWM_LeftMotor_1:Net_107\
	\PWM_LeftMotor_1:Net_114\
	\PWM_LeftMotor_2:PWMUDB:km_run\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LeftMotor_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LeftMotor_2:PWMUDB:capt_rising\
	\PWM_LeftMotor_2:PWMUDB:capt_falling\
	\PWM_LeftMotor_2:PWMUDB:trig_rise\
	\PWM_LeftMotor_2:PWMUDB:trig_fall\
	\PWM_LeftMotor_2:PWMUDB:sc_kill\
	\PWM_LeftMotor_2:PWMUDB:min_kill\
	\PWM_LeftMotor_2:PWMUDB:km_tc\
	\PWM_LeftMotor_2:PWMUDB:db_tc\
	\PWM_LeftMotor_2:PWMUDB:dith_sel\
	\PWM_LeftMotor_2:PWMUDB:compare2\
	\PWM_LeftMotor_2:Net_101\
	Net_642
	Net_643
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_31\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_30\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_29\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_28\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_27\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_26\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_25\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_24\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_23\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_22\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_21\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_20\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_19\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_18\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_17\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_16\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_15\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_14\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_13\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_12\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_11\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_10\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_9\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_8\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_7\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_6\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_5\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_4\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_3\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_2\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_1\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:b_0\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_644
	Net_641
	\PWM_LeftMotor_2:Net_113\
	\PWM_LeftMotor_2:Net_107\
	\PWM_LeftMotor_2:Net_114\
	\PWM_RightMotor_1:PWMUDB:km_run\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RightMotor_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RightMotor_1:PWMUDB:capt_rising\
	\PWM_RightMotor_1:PWMUDB:capt_falling\
	\PWM_RightMotor_1:PWMUDB:trig_rise\
	\PWM_RightMotor_1:PWMUDB:trig_fall\
	\PWM_RightMotor_1:PWMUDB:sc_kill\
	\PWM_RightMotor_1:PWMUDB:min_kill\
	\PWM_RightMotor_1:PWMUDB:km_tc\
	\PWM_RightMotor_1:PWMUDB:db_tc\
	\PWM_RightMotor_1:PWMUDB:dith_sel\
	\PWM_RightMotor_1:PWMUDB:compare2\
	\PWM_RightMotor_1:Net_101\
	Net_3687
	Net_3688
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_31\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_30\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_29\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_28\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_27\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_26\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_25\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_24\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_23\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_22\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_21\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_20\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_19\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_18\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_17\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_16\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_15\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_14\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_13\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_12\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_11\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_10\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_9\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_8\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_7\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_6\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_5\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_4\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_3\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_2\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_1\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:b_0\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3689
	Net_3686
	\PWM_RightMotor_1:Net_113\
	\PWM_RightMotor_1:Net_107\
	\PWM_RightMotor_1:Net_114\
	\PWM_RightMotor_2:PWMUDB:km_run\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RightMotor_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RightMotor_2:PWMUDB:capt_rising\
	\PWM_RightMotor_2:PWMUDB:capt_falling\
	\PWM_RightMotor_2:PWMUDB:trig_rise\
	\PWM_RightMotor_2:PWMUDB:trig_fall\
	\PWM_RightMotor_2:PWMUDB:sc_kill\
	\PWM_RightMotor_2:PWMUDB:min_kill\
	\PWM_RightMotor_2:PWMUDB:km_tc\
	\PWM_RightMotor_2:PWMUDB:db_tc\
	\PWM_RightMotor_2:PWMUDB:dith_sel\
	\PWM_RightMotor_2:PWMUDB:compare2\
	\PWM_RightMotor_2:Net_101\
	Net_3699
	Net_3700
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_31\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_30\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_29\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_28\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_27\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_26\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_25\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_24\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_23\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_22\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_21\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_20\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_19\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_18\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_17\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_16\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_15\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_14\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_13\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_12\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_11\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_10\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_9\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_8\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_7\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_6\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_5\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_4\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_3\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_2\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_1\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:b_0\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3701
	Net_3698
	\PWM_RightMotor_2:Net_113\
	\PWM_RightMotor_2:Net_107\
	\PWM_RightMotor_2:Net_114\
	\Timer_Front_Left:Net_260\
	Net_2042
	\Timer_Front_Left:Net_53\
	\Timer_Front_Left:TimerUDB:ctrl_ten\
	\Timer_Front_Left:TimerUDB:ctrl_tmode_1\
	\Timer_Front_Left:TimerUDB:ctrl_tmode_0\
	Net_2041
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Timer_Front_Left:TimerUDB:zeros_3\
	\Timer_Front_Left:TimerUDB:zeros_2\
	\Timer_Front_Left:Net_102\
	\Timer_Front_Left:Net_266\
	\Timer_Front_Right:Net_260\
	Net_3473
	\Timer_Front_Right:Net_53\
	\Timer_Front_Right:TimerUDB:ctrl_ten\
	\Timer_Front_Right:TimerUDB:ctrl_tmode_1\
	\Timer_Front_Right:TimerUDB:ctrl_tmode_0\
	Net_3472
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_1\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_1\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_1\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_1\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lti_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gti_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_0\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xneq\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlt\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlte\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgt\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgte\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:lt\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:gt\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:gte\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:lte\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:neq\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_1\
	\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_0\
	\Timer_Front_Right:TimerUDB:zeros_3\
	\Timer_Front_Right:TimerUDB:zeros_2\
	\Timer_Front_Right:Net_102\
	\Timer_Front_Right:Net_266\
	\Timer_Left:Net_260\
	Net_3518
	\Timer_Left:Net_53\
	\Timer_Left:TimerUDB:ctrl_ten\
	\Timer_Left:TimerUDB:ctrl_tmode_1\
	\Timer_Left:TimerUDB:ctrl_tmode_0\
	Net_3517
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_1\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_1\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_1\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_1\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lti_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gti_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_0\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xneq\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlt\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlte\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgt\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgte\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:lt\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:gt\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:gte\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:lte\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:neq\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_1\
	\Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_0\
	\Timer_Left:TimerUDB:zeros_3\
	\Timer_Left:TimerUDB:zeros_2\
	\Timer_Left:Net_102\
	\Timer_Left:Net_266\
	\Timer_Right:Net_260\
	Net_3563
	\Timer_Right:Net_53\
	\Timer_Right:TimerUDB:ctrl_ten\
	\Timer_Right:TimerUDB:ctrl_tmode_1\
	\Timer_Right:TimerUDB:ctrl_tmode_0\
	Net_3562
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:albi_1\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:agbi_1\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:lt_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:gt_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:lt_1\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:gt_1\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:lti_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:gti_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:albi_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:agbi_0\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xneq\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xlt\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xlte\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xgt\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xgte\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:lt\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:gt\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:gte\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:lte\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:neq\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:b_1\
	\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:b_0\
	\Timer_Right:TimerUDB:zeros_3\
	\Timer_Right:TimerUDB:zeros_2\
	\Timer_Right:Net_102\
	\Timer_Right:Net_266\
	\ADC:Net_268\
	\ADC:Net_270\
	\IDAC:Net_157\
	\PWM_Servo_A:PWMUDB:km_run\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo_A:PWMUDB:capt_rising\
	\PWM_Servo_A:PWMUDB:capt_falling\
	\PWM_Servo_A:PWMUDB:trig_rise\
	\PWM_Servo_A:PWMUDB:trig_fall\
	\PWM_Servo_A:PWMUDB:sc_kill\
	\PWM_Servo_A:PWMUDB:min_kill\
	\PWM_Servo_A:PWMUDB:km_tc\
	\PWM_Servo_A:PWMUDB:db_tc\
	\PWM_Servo_A:PWMUDB:dith_sel\
	\PWM_Servo_A:PWMUDB:compare2\
	\PWM_Servo_A:Net_101\
	Net_5444
	Net_5445
	\PWM_Servo_A:PWMUDB:MODULE_18:b_31\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_30\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_29\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_28\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_27\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_26\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_25\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_24\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_23\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_22\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_21\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_20\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_19\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_18\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_17\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_16\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_15\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_14\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_13\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_12\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_11\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_10\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_9\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_8\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_7\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_6\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_5\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_4\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_3\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_2\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_1\
	\PWM_Servo_A:PWMUDB:MODULE_18:b_0\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_31\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_30\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_29\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_28\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_27\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_26\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_25\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_24\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_31\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_30\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_29\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_28\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_27\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_26\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_25\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_24\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_23\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_22\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_21\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_20\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_19\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_18\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_17\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_16\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_15\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_14\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_13\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_12\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_11\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_10\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_9\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_8\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_7\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_6\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_5\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_4\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_3\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_2\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_1\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:b_0\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_31\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_30\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_29\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_28\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_27\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_26\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_25\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_24\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_23\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_22\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_21\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_20\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_19\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_18\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_17\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_16\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_15\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_14\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_13\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_12\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_11\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_10\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_9\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_8\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_7\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_6\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_5\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_4\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_3\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_2\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5446
	Net_5443
	\PWM_Servo_A:Net_113\
	\PWM_Servo_A:Net_107\
	\PWM_Servo_A:Net_114\
	\PWM_Servo_B:PWMUDB:km_run\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo_B:PWMUDB:capt_rising\
	\PWM_Servo_B:PWMUDB:capt_falling\
	\PWM_Servo_B:PWMUDB:trig_rise\
	\PWM_Servo_B:PWMUDB:trig_fall\
	\PWM_Servo_B:PWMUDB:sc_kill\
	\PWM_Servo_B:PWMUDB:min_kill\
	\PWM_Servo_B:PWMUDB:km_tc\
	\PWM_Servo_B:PWMUDB:db_tc\
	\PWM_Servo_B:PWMUDB:dith_sel\
	\PWM_Servo_B:PWMUDB:compare2\
	\PWM_Servo_B:Net_101\
	Net_5492
	Net_5493
	\PWM_Servo_B:PWMUDB:MODULE_19:b_31\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_30\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_29\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_28\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_27\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_26\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_25\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_24\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_23\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_22\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_21\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_20\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_19\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_18\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_17\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_16\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_15\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_14\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_13\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_12\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_11\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_10\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_9\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_8\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_7\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_6\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_5\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_4\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_3\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_2\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_1\
	\PWM_Servo_B:PWMUDB:MODULE_19:b_0\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_31\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_30\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_29\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_28\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_27\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_26\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_25\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_24\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_31\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_30\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_29\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_28\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_27\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_26\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_25\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_24\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_23\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_22\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_21\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_20\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_19\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_18\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_17\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_16\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_15\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_14\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_13\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_12\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_11\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_10\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_9\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_8\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_7\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_6\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_5\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_4\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_3\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_2\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_1\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:b_0\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_31\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_30\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_29\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_28\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_27\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_26\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_25\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_24\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_23\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_22\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_21\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_20\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_19\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_18\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_17\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_16\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_15\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_14\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_13\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_12\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_11\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_10\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_9\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_8\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_7\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_6\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_5\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_4\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_3\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_2\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5494
	Net_5491
	\PWM_Servo_B:Net_113\
	\PWM_Servo_B:Net_107\
	\PWM_Servo_B:Net_114\
	\PWM_Servo_C:PWMUDB:km_run\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo_C:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo_C:PWMUDB:capt_rising\
	\PWM_Servo_C:PWMUDB:capt_falling\
	\PWM_Servo_C:PWMUDB:trig_rise\
	\PWM_Servo_C:PWMUDB:trig_fall\
	\PWM_Servo_C:PWMUDB:sc_kill\
	\PWM_Servo_C:PWMUDB:min_kill\
	\PWM_Servo_C:PWMUDB:km_tc\
	\PWM_Servo_C:PWMUDB:db_tc\
	\PWM_Servo_C:PWMUDB:dith_sel\
	\PWM_Servo_C:PWMUDB:compare2\
	\PWM_Servo_C:Net_101\
	Net_5528
	Net_5529
	\PWM_Servo_C:PWMUDB:MODULE_20:b_31\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_30\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_29\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_28\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_27\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_26\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_25\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_24\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_23\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_22\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_21\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_20\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_19\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_18\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_17\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_16\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_15\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_14\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_13\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_12\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_11\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_10\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_9\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_8\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_7\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_6\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_5\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_4\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_3\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_2\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_1\
	\PWM_Servo_C:PWMUDB:MODULE_20:b_0\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_31\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_30\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_29\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_28\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_27\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_26\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_25\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_24\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_31\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_30\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_29\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_28\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_27\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_26\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_25\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_24\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_23\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_22\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_21\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_20\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_19\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_18\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_17\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_16\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_15\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_14\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_13\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_12\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_11\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_10\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_9\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_8\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_7\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_6\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_5\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_4\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_3\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_2\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_1\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:b_0\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_31\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_30\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_29\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_28\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_27\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_26\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_25\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_24\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_23\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_22\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_21\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_20\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_19\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_18\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_17\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_16\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_15\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_14\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_13\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_12\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_11\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_10\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_9\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_8\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_7\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_6\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_5\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_4\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_3\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_2\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5530
	Net_5527
	\PWM_Servo_C:Net_113\
	\PWM_Servo_C:Net_107\
	\PWM_Servo_C:Net_114\
	\PWM_Servo_D:PWMUDB:km_run\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo_D:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo_D:PWMUDB:capt_rising\
	\PWM_Servo_D:PWMUDB:capt_falling\
	\PWM_Servo_D:PWMUDB:trig_rise\
	\PWM_Servo_D:PWMUDB:trig_fall\
	\PWM_Servo_D:PWMUDB:sc_kill\
	\PWM_Servo_D:PWMUDB:min_kill\
	\PWM_Servo_D:PWMUDB:km_tc\
	\PWM_Servo_D:PWMUDB:db_tc\
	\PWM_Servo_D:PWMUDB:dith_sel\
	\PWM_Servo_D:PWMUDB:compare2\
	\PWM_Servo_D:Net_101\
	Net_5552
	Net_5553
	\PWM_Servo_D:PWMUDB:MODULE_21:b_31\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_30\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_29\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_28\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_27\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_26\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_25\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_24\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_23\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_22\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_21\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_20\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_19\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_18\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_17\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_16\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_15\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_14\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_13\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_12\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_11\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_10\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_9\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_8\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_7\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_6\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_5\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_4\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_3\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_2\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_1\
	\PWM_Servo_D:PWMUDB:MODULE_21:b_0\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_31\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_30\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_29\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_28\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_27\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_26\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_25\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_24\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_31\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_30\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_29\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_28\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_27\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_26\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_25\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_24\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_23\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_22\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_21\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_20\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_19\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_18\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_17\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_16\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_15\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_14\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_13\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_12\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_11\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_10\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_9\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_8\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_7\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_6\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_5\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_4\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_3\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_2\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_1\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:b_0\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_31\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_30\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_29\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_28\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_27\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_26\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_25\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_24\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_23\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_22\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_21\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_20\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_19\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_18\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_17\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_16\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_15\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_14\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_13\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_12\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_11\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_10\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_9\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_8\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_7\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_6\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_5\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_4\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_3\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_2\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5554
	Net_5551
	\PWM_Servo_D:Net_113\
	\PWM_Servo_D:Net_107\
	\PWM_Servo_D:Net_114\

    Synthesized names
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_31\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_30\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_29\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_28\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_27\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_26\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_25\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_24\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_23\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_22\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_21\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_20\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_19\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_18\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_17\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_16\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_15\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_14\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_13\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_12\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_11\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_10\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_9\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_8\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_7\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_6\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_5\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_4\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_3\
	\PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_2\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_31\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_30\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_29\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_28\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_27\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_26\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_25\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_24\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_23\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_22\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_21\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_20\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_19\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_18\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_17\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_16\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_15\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_14\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_13\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_12\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_11\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_10\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_9\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_8\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_7\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_6\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_5\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_4\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_3\
	\PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_2\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_31\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_30\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_29\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_28\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_27\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_26\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_25\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_24\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_23\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_22\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_21\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_20\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_19\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_18\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_17\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_16\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_15\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_14\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_13\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_12\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_11\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_10\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_9\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_8\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_7\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_6\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_5\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_4\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_3\
	\PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_2\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_31\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_30\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_29\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_28\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_27\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_26\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_25\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_24\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_23\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_22\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_21\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_20\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_19\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_18\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_17\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_16\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_15\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_14\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_13\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_12\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_11\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_10\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_9\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_8\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_7\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_6\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_5\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_4\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_3\
	\PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_2\

Deleted 1234 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__LeftMotor_PWM_Pin_1_net_0 to one
Aliasing tmpOE__LeftMotor_PWM_Pin_2_net_0 to one
Aliasing \PWM_LeftMotor_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:trig_out\ to one
Aliasing \PWM_LeftMotor_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:final_kill\ to one
Aliasing \PWM_LeftMotor_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:reset\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:status_6\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:status_4\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_LeftMotor_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:trig_out\ to one
Aliasing \PWM_LeftMotor_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:final_kill\ to one
Aliasing \PWM_LeftMotor_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:reset\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:status_6\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:status_4\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__LeftMotor_Encoder_net_0 to one
Aliasing \PWM_RightMotor_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:trig_out\ to one
Aliasing \PWM_RightMotor_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:final_kill\ to one
Aliasing \PWM_RightMotor_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:reset\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:status_6\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:status_4\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_RightMotor_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:trig_out\ to one
Aliasing \PWM_RightMotor_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:final_kill\ to one
Aliasing \PWM_RightMotor_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:reset\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:status_6\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:status_4\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__RightMotor_PWM_Pin_1_net_0 to one
Aliasing tmpOE__RightMotor_PWM_Pin_2_net_0 to one
Aliasing tmpOE__RightMotor_Encoder_net_0 to one
Aliasing tmpOE__Echo_net_0 to one
Aliasing \Timer_Front_Left:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Front_Left:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Front_Left:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Front_Left:TimerUDB:status_6\ to zero
Aliasing \Timer_Front_Left:TimerUDB:status_5\ to zero
Aliasing \Timer_Front_Left:TimerUDB:status_4\ to zero
Aliasing \Timer_Front_Left:TimerUDB:status_0\ to \Timer_Front_Left:TimerUDB:tc_i\
Aliasing tmpOE__Trigger_net_0 to one
Aliasing tmpOE__Trigger_1_net_0 to one
Aliasing tmpOE__Echo_1_net_0 to one
Aliasing \Timer_Front_Right:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Front_Right:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Front_Right:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN14_1 to MODIN12_1
Aliasing MODIN14_0 to MODIN12_0
Aliasing \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Front_Right:TimerUDB:status_6\ to zero
Aliasing \Timer_Front_Right:TimerUDB:status_5\ to zero
Aliasing \Timer_Front_Right:TimerUDB:status_4\ to zero
Aliasing \Timer_Front_Right:TimerUDB:status_0\ to \Timer_Front_Right:TimerUDB:tc_i\
Aliasing \Timer_Left:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Left:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Left:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN17_1 to MODIN15_1
Aliasing MODIN17_0 to MODIN15_0
Aliasing \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Left:TimerUDB:status_6\ to zero
Aliasing \Timer_Left:TimerUDB:status_5\ to zero
Aliasing \Timer_Left:TimerUDB:status_4\ to zero
Aliasing \Timer_Left:TimerUDB:status_0\ to \Timer_Left:TimerUDB:tc_i\
Aliasing tmpOE__Echo_2_net_0 to one
Aliasing tmpOE__Trigger_2_net_0 to one
Aliasing \Timer_Right:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Right:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Right:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_Right:TimerUDB:sIntCapCount:MODIN20_1\ to \Timer_Right:TimerUDB:sIntCapCount:MODIN18_1\
Aliasing \Timer_Right:TimerUDB:sIntCapCount:MODIN20_0\ to \Timer_Right:TimerUDB:sIntCapCount:MODIN18_0\
Aliasing \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Right:TimerUDB:status_6\ to zero
Aliasing \Timer_Right:TimerUDB:status_5\ to zero
Aliasing \Timer_Right:TimerUDB:status_4\ to zero
Aliasing \Timer_Right:TimerUDB:status_0\ to \Timer_Right:TimerUDB:tc_i\
Aliasing tmpOE__Echo_3_net_0 to one
Aliasing tmpOE__Trigger_3_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:tmpOE__Bypass_P32_net_0\ to one
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to one
Aliasing \IDAC:Net_125\ to zero
Aliasing \IDAC:Net_194\ to zero
Aliasing \IDAC:Net_195\ to zero
Aliasing tmpOE__CS1_net_0 to one
Aliasing tmpOE__Start_Button_net_0 to one
Aliasing tmpOE__RED1_net_0 to one
Aliasing tmpOE__GREEN1_net_0 to one
Aliasing tmpOE__BLUE1_net_0 to one
Aliasing tmpOE__CS2_net_0 to one
Aliasing tmpOE__RED2_net_0 to one
Aliasing tmpOE__GREEN2_net_0 to one
Aliasing tmpOE__BLUE2_net_0 to one
Aliasing \PWM_Servo_A:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo_A:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo_A:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo_A:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:reset\ to zero
Aliasing \PWM_Servo_A:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo_A:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo_A:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo_A:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo_A:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_23\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_22\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_21\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_20\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_19\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_18\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_17\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_16\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_15\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_14\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_13\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_12\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_11\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_10\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_9\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_8\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_7\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_6\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_5\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_4\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_3\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_2\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_Servo_B:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo_B:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo_B:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo_B:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:reset\ to zero
Aliasing \PWM_Servo_B:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo_B:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo_B:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo_B:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo_B:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_23\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_22\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_21\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_20\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_19\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_18\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_17\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_16\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_15\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_14\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_13\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_12\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_11\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_10\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_9\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_8\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_7\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_6\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_5\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_4\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_3\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_2\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_Servo_C:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo_C:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo_C:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo_C:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:reset\ to zero
Aliasing \PWM_Servo_C:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo_C:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo_C:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo_C:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo_C:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo_C:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_23\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_22\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_21\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_20\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_19\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_18\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_17\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_16\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_15\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_14\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_13\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_12\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_11\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_10\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_9\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_8\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_7\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_6\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_5\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_4\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_3\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_2\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_Servo_D:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo_D:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo_D:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo_D:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:reset\ to zero
Aliasing \PWM_Servo_D:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo_D:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo_D:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo_D:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo_D:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo_D:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_23\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_22\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_21\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_20\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_19\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_18\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_17\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_16\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_15\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_14\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_13\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_12\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_11\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_10\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_9\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_8\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_7\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_6\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_5\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_4\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_3\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_2\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_A_net_0 to one
Aliasing tmpOE__Pin_c_net_0 to one
Aliasing tmpOE__Pin_D_net_0 to one
Aliasing tmpOE__Pin_B_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_LeftMotor_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_LeftMotor_1:PWMUDB:prevCompare1\\D\ to \PWM_LeftMotor_1:PWMUDB:pwm_temp\
Aliasing \PWM_LeftMotor_1:PWMUDB:tc_i_reg\\D\ to \PWM_LeftMotor_1:PWMUDB:status_2\
Aliasing \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_LeftMotor_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_LeftMotor_2:PWMUDB:prevCompare1\\D\ to \PWM_LeftMotor_2:PWMUDB:pwm_temp\
Aliasing \PWM_LeftMotor_2:PWMUDB:tc_i_reg\\D\ to \PWM_LeftMotor_2:PWMUDB:status_2\
Aliasing \PWM_RightMotor_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_RightMotor_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_RightMotor_1:PWMUDB:prevCompare1\\D\ to \PWM_RightMotor_1:PWMUDB:pwm_temp\
Aliasing \PWM_RightMotor_1:PWMUDB:tc_i_reg\\D\ to \PWM_RightMotor_1:PWMUDB:status_2\
Aliasing \PWM_RightMotor_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_RightMotor_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_RightMotor_2:PWMUDB:prevCompare1\\D\ to \PWM_RightMotor_2:PWMUDB:pwm_temp\
Aliasing \PWM_RightMotor_2:PWMUDB:tc_i_reg\\D\ to \PWM_RightMotor_2:PWMUDB:status_2\
Aliasing \PWM_Servo_A:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo_A:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo_A:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo_A:PWMUDB:prevCompare1\\D\ to \PWM_Servo_A:PWMUDB:pwm_temp\
Aliasing \PWM_Servo_A:PWMUDB:tc_i_reg\\D\ to \PWM_Servo_A:PWMUDB:status_2\
Aliasing \PWM_Servo_B:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo_B:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo_B:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo_B:PWMUDB:prevCompare1\\D\ to \PWM_Servo_B:PWMUDB:pwm_temp\
Aliasing \PWM_Servo_B:PWMUDB:tc_i_reg\\D\ to \PWM_Servo_B:PWMUDB:status_2\
Aliasing \PWM_Servo_C:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo_C:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo_C:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo_C:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo_C:PWMUDB:prevCompare1\\D\ to \PWM_Servo_C:PWMUDB:pwm_temp\
Aliasing \PWM_Servo_C:PWMUDB:tc_i_reg\\D\ to \PWM_Servo_C:PWMUDB:status_2\
Aliasing \PWM_Servo_D:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo_D:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo_D:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo_D:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo_D:PWMUDB:prevCompare1\\D\ to \PWM_Servo_D:PWMUDB:pwm_temp\
Aliasing \PWM_Servo_D:PWMUDB:tc_i_reg\\D\ to \PWM_Servo_D:PWMUDB:status_2\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[17] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[18] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[19] = \UART:BUART:control_4\[11]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[20] = \UART:BUART:control_3\[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[21] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[22] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[23] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[24] = \UART:BUART:control_2\[13]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[36] = \UART:BUART:tx_bitclk_dp\[72]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[82] = \UART:BUART:tx_counter_dp\[73]
Removing Lhs of wire \UART:BUART:tx_status_6\[83] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[84] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[85] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[87] = \UART:BUART:tx_fifo_empty\[50]
Removing Lhs of wire \UART:BUART:tx_status_3\[89] = \UART:BUART:tx_fifo_notfull\[49]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[149] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[157] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[168]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[159] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[169]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[160] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[185]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[161] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[199]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[162] = \UART:BUART:sRX:s23Poll:MODIN1_1\[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[163] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[164] = \UART:BUART:sRX:s23Poll:MODIN1_0\[165]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[165] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[172] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[173] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[174] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[175] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[176] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[177] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[178] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[179] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[180] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[181] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[187] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[188] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[189] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[190] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[191] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[192] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[193] = \UART:BUART:pollcount_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[194] = \UART:BUART:pollcount_0\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[195] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[196] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[203] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[204] = \UART:BUART:rx_parity_error_status\[205]
Removing Rhs of wire \UART:BUART:rx_status_3\[206] = \UART:BUART:rx_stop_bit_error\[207]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[217] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[266]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[221] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[288]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[222] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[223] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[224] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[225] = \UART:BUART:sRX:MODIN4_6\[226]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[226] = \UART:BUART:rx_count_6\[144]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[227] = \UART:BUART:sRX:MODIN4_5\[228]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[228] = \UART:BUART:rx_count_5\[145]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[229] = \UART:BUART:sRX:MODIN4_4\[230]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[230] = \UART:BUART:rx_count_4\[146]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[231] = \UART:BUART:sRX:MODIN4_3\[232]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[232] = \UART:BUART:rx_count_3\[147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[233] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[234] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[235] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[236] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[237] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[238] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[239] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[240] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[241] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[242] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[243] = \UART:BUART:rx_count_6\[144]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[244] = \UART:BUART:rx_count_5\[145]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[245] = \UART:BUART:rx_count_4\[146]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[246] = \UART:BUART:rx_count_3\[147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[247] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[248] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[249] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[250] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[251] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[252] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[253] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[268] = \UART:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[269] = \UART:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[270] = \UART:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[271] = \UART:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[272] = \UART:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[273] = \UART:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[275] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[276] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[274]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[277] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[274]
Removing Lhs of wire tmpOE__Rx_1_net_0[299] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[304] = one[4]
Removing Lhs of wire tmpOE__LeftMotor_PWM_Pin_1_net_0[312] = one[4]
Removing Rhs of wire Net_4012[313] = \PWM_LeftMotor_1:Net_96\[449]
Removing Rhs of wire Net_4012[313] = \PWM_LeftMotor_1:PWMUDB:pwm_i_reg\[441]
Removing Lhs of wire tmpOE__LeftMotor_PWM_Pin_2_net_0[319] = one[4]
Removing Rhs of wire Net_650[320] = \PWM_LeftMotor_2:Net_96\[781]
Removing Rhs of wire Net_650[320] = \PWM_LeftMotor_2:PWMUDB:pwm_i_reg\[773]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:ctrl_enable\[338] = \PWM_LeftMotor_1:PWMUDB:control_7\[330]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:hwCapture\[348] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:hwEnable\[349] = \PWM_LeftMotor_1:PWMUDB:control_7\[330]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:trig_out\[353] = one[4]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:runmode_enable\\R\[355] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:runmode_enable\\S\[356] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_enable\[357] = \PWM_LeftMotor_1:PWMUDB:runmode_enable\[354]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\R\[361] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\S\[362] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\R\[363] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\S\[364] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_kill\[367] = one[4]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_1\[371] = \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_1\[611]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:add_vi_vv_MODGEN_6_0\[373] = \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_0\[612]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:dith_count_1\\R\[374] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:dith_count_1\\S\[375] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:dith_count_0\\R\[376] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:dith_count_0\\S\[377] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:reset\[380] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:status_6\[381] = zero[7]
Removing Rhs of wire \PWM_LeftMotor_1:PWMUDB:status_5\[382] = \PWM_LeftMotor_1:PWMUDB:final_kill_reg\[396]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:status_4\[383] = zero[7]
Removing Rhs of wire \PWM_LeftMotor_1:PWMUDB:status_3\[384] = \PWM_LeftMotor_1:PWMUDB:fifo_full\[403]
Removing Rhs of wire \PWM_LeftMotor_1:PWMUDB:status_1\[386] = \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\[395]
Removing Rhs of wire \PWM_LeftMotor_1:PWMUDB:status_0\[387] = \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\[394]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp2_status\[392] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp2\[393] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\\R\[397] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\\S\[398] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\\R\[399] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\\S\[400] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\R\[401] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\S\[402] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cs_addr_2\[404] = \PWM_LeftMotor_1:PWMUDB:tc_i\[359]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cs_addr_1\[405] = \PWM_LeftMotor_1:PWMUDB:runmode_enable\[354]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cs_addr_0\[406] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:compare1\[439] = \PWM_LeftMotor_1:PWMUDB:cmp1_less\[410]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm1_i\[444] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm2_i\[446] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm_temp\[452] = \PWM_LeftMotor_1:PWMUDB:cmp1\[390]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_23\[493] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_22\[494] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_21\[495] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_20\[496] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_19\[497] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_18\[498] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_17\[499] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_16\[500] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_15\[501] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_14\[502] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_13\[503] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_12\[504] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_11\[505] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_10\[506] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_9\[507] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_8\[508] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_7\[509] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_6\[510] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_5\[511] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_4\[512] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_3\[513] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_2\[514] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_1\[515] = \PWM_LeftMotor_1:PWMUDB:MODIN5_1\[516]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODIN5_1\[516] = \PWM_LeftMotor_1:PWMUDB:dith_count_1\[370]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:a_0\[517] = \PWM_LeftMotor_1:PWMUDB:MODIN5_0\[518]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODIN5_0\[518] = \PWM_LeftMotor_1:PWMUDB:dith_count_0\[372]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[650] = one[4]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[651] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:ctrl_enable\[670] = \PWM_LeftMotor_2:PWMUDB:control_7\[662]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:hwCapture\[680] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:hwEnable\[681] = \PWM_LeftMotor_2:PWMUDB:control_7\[662]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:trig_out\[685] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:runmode_enable\\R\[687] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:runmode_enable\\S\[688] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_enable\[689] = \PWM_LeftMotor_2:PWMUDB:runmode_enable\[686]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\R\[693] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\S\[694] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\R\[695] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\S\[696] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_kill\[699] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_1\[703] = \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_1\[943]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:add_vi_vv_MODGEN_7_0\[705] = \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_0\[944]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:dith_count_1\\R\[706] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:dith_count_1\\S\[707] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:dith_count_0\\R\[708] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:dith_count_0\\S\[709] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:reset\[712] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:status_6\[713] = zero[7]
Removing Rhs of wire \PWM_LeftMotor_2:PWMUDB:status_5\[714] = \PWM_LeftMotor_2:PWMUDB:final_kill_reg\[728]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:status_4\[715] = zero[7]
Removing Rhs of wire \PWM_LeftMotor_2:PWMUDB:status_3\[716] = \PWM_LeftMotor_2:PWMUDB:fifo_full\[735]
Removing Rhs of wire \PWM_LeftMotor_2:PWMUDB:status_1\[718] = \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\[727]
Removing Rhs of wire \PWM_LeftMotor_2:PWMUDB:status_0\[719] = \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\[726]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp2_status\[724] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp2\[725] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\\R\[729] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\\S\[730] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\\R\[731] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\\S\[732] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\R\[733] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\S\[734] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cs_addr_2\[736] = \PWM_LeftMotor_2:PWMUDB:tc_i\[691]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cs_addr_1\[737] = \PWM_LeftMotor_2:PWMUDB:runmode_enable\[686]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cs_addr_0\[738] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:compare1\[771] = \PWM_LeftMotor_2:PWMUDB:cmp1_less\[742]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm1_i\[776] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm2_i\[778] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm_temp\[784] = \PWM_LeftMotor_2:PWMUDB:cmp1\[722]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_23\[825] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_22\[826] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_21\[827] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_20\[828] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_19\[829] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_18\[830] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_17\[831] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_16\[832] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_15\[833] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_14\[834] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_13\[835] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_12\[836] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_11\[837] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_10\[838] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_9\[839] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_8\[840] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_7\[841] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_6\[842] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_5\[843] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_4\[844] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_3\[845] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_2\[846] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_1\[847] = \PWM_LeftMotor_2:PWMUDB:MODIN6_1\[848]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODIN6_1\[848] = \PWM_LeftMotor_2:PWMUDB:dith_count_1\[702]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:a_0\[849] = \PWM_LeftMotor_2:PWMUDB:MODIN6_0\[850]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODIN6_0\[850] = \PWM_LeftMotor_2:PWMUDB:dith_count_0\[704]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[982] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[983] = one[4]
Removing Lhs of wire tmpOE__LeftMotor_Encoder_net_0[992] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:ctrl_enable\[1009] = \PWM_RightMotor_1:PWMUDB:control_7\[1001]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:hwCapture\[1019] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:hwEnable\[1020] = \PWM_RightMotor_1:PWMUDB:control_7\[1001]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:trig_out\[1024] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:runmode_enable\\R\[1026] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:runmode_enable\\S\[1027] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_enable\[1028] = \PWM_RightMotor_1:PWMUDB:runmode_enable\[1025]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\R\[1032] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\S\[1033] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:min_kill_reg\\R\[1034] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:min_kill_reg\\S\[1035] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_kill\[1038] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_1\[1042] = \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_1\[1282]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:add_vi_vv_MODGEN_8_0\[1044] = \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_0\[1283]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:dith_count_1\\R\[1045] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:dith_count_1\\S\[1046] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:dith_count_0\\R\[1047] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:dith_count_0\\S\[1048] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:reset\[1051] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:status_6\[1052] = zero[7]
Removing Rhs of wire \PWM_RightMotor_1:PWMUDB:status_5\[1053] = \PWM_RightMotor_1:PWMUDB:final_kill_reg\[1067]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:status_4\[1054] = zero[7]
Removing Rhs of wire \PWM_RightMotor_1:PWMUDB:status_3\[1055] = \PWM_RightMotor_1:PWMUDB:fifo_full\[1074]
Removing Rhs of wire \PWM_RightMotor_1:PWMUDB:status_1\[1057] = \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\[1066]
Removing Rhs of wire \PWM_RightMotor_1:PWMUDB:status_0\[1058] = \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\[1065]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp2_status\[1063] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp2\[1064] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\\R\[1068] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\\S\[1069] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\\R\[1070] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\\S\[1071] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_kill_reg\\R\[1072] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_kill_reg\\S\[1073] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cs_addr_2\[1075] = \PWM_RightMotor_1:PWMUDB:tc_i\[1030]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cs_addr_1\[1076] = \PWM_RightMotor_1:PWMUDB:runmode_enable\[1025]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cs_addr_0\[1077] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:compare1\[1110] = \PWM_RightMotor_1:PWMUDB:cmp1_less\[1081]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm1_i\[1115] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm2_i\[1117] = zero[7]
Removing Rhs of wire \PWM_RightMotor_1:Net_96\[1120] = \PWM_RightMotor_1:PWMUDB:pwm_i_reg\[1112]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm_temp\[1123] = \PWM_RightMotor_1:PWMUDB:cmp1\[1061]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_23\[1164] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_22\[1165] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_21\[1166] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_20\[1167] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_19\[1168] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_18\[1169] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_17\[1170] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_16\[1171] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_15\[1172] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_14\[1173] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_13\[1174] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_12\[1175] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_11\[1176] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_10\[1177] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_9\[1178] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_8\[1179] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_7\[1180] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_6\[1181] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_5\[1182] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_4\[1183] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_3\[1184] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_2\[1185] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_1\[1186] = \PWM_RightMotor_1:PWMUDB:MODIN7_1\[1187]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODIN7_1\[1187] = \PWM_RightMotor_1:PWMUDB:dith_count_1\[1041]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:a_0\[1188] = \PWM_RightMotor_1:PWMUDB:MODIN7_0\[1189]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODIN7_0\[1189] = \PWM_RightMotor_1:PWMUDB:dith_count_0\[1043]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1321] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1322] = one[4]
Removing Rhs of wire Net_3710[1323] = \PWM_RightMotor_1:Net_96\[1120]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:ctrl_enable\[1342] = \PWM_RightMotor_2:PWMUDB:control_7\[1334]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:hwCapture\[1352] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:hwEnable\[1353] = \PWM_RightMotor_2:PWMUDB:control_7\[1334]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:trig_out\[1357] = one[4]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:runmode_enable\\R\[1359] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:runmode_enable\\S\[1360] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_enable\[1361] = \PWM_RightMotor_2:PWMUDB:runmode_enable\[1358]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\R\[1365] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\S\[1366] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:min_kill_reg\\R\[1367] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:min_kill_reg\\S\[1368] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_kill\[1371] = one[4]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_1\[1375] = \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_1\[1615]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:add_vi_vv_MODGEN_9_0\[1377] = \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_0\[1616]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:dith_count_1\\R\[1378] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:dith_count_1\\S\[1379] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:dith_count_0\\R\[1380] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:dith_count_0\\S\[1381] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:reset\[1384] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:status_6\[1385] = zero[7]
Removing Rhs of wire \PWM_RightMotor_2:PWMUDB:status_5\[1386] = \PWM_RightMotor_2:PWMUDB:final_kill_reg\[1400]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:status_4\[1387] = zero[7]
Removing Rhs of wire \PWM_RightMotor_2:PWMUDB:status_3\[1388] = \PWM_RightMotor_2:PWMUDB:fifo_full\[1407]
Removing Rhs of wire \PWM_RightMotor_2:PWMUDB:status_1\[1390] = \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\[1399]
Removing Rhs of wire \PWM_RightMotor_2:PWMUDB:status_0\[1391] = \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\[1398]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp2_status\[1396] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp2\[1397] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\\R\[1401] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\\S\[1402] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\\R\[1403] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\\S\[1404] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_kill_reg\\R\[1405] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_kill_reg\\S\[1406] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cs_addr_2\[1408] = \PWM_RightMotor_2:PWMUDB:tc_i\[1363]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cs_addr_1\[1409] = \PWM_RightMotor_2:PWMUDB:runmode_enable\[1358]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cs_addr_0\[1410] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:compare1\[1443] = \PWM_RightMotor_2:PWMUDB:cmp1_less\[1414]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm1_i\[1448] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm2_i\[1450] = zero[7]
Removing Rhs of wire \PWM_RightMotor_2:Net_96\[1453] = \PWM_RightMotor_2:PWMUDB:pwm_i_reg\[1445]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm_temp\[1456] = \PWM_RightMotor_2:PWMUDB:cmp1\[1394]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_23\[1497] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_22\[1498] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_21\[1499] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_20\[1500] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_19\[1501] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_18\[1502] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_17\[1503] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_16\[1504] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_15\[1505] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_14\[1506] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_13\[1507] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_12\[1508] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_11\[1509] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_10\[1510] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_9\[1511] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_8\[1512] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_7\[1513] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_6\[1514] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_5\[1515] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_4\[1516] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_3\[1517] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_2\[1518] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_1\[1519] = \PWM_RightMotor_2:PWMUDB:MODIN8_1\[1520]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODIN8_1\[1520] = \PWM_RightMotor_2:PWMUDB:dith_count_1\[1374]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:a_0\[1521] = \PWM_RightMotor_2:PWMUDB:MODIN8_0\[1522]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODIN8_0\[1522] = \PWM_RightMotor_2:PWMUDB:dith_count_0\[1376]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1654] = one[4]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1655] = one[4]
Removing Rhs of wire Net_698[1656] = \PWM_RightMotor_2:Net_96\[1453]
Removing Lhs of wire tmpOE__RightMotor_PWM_Pin_1_net_0[1665] = one[4]
Removing Lhs of wire tmpOE__RightMotor_PWM_Pin_2_net_0[1671] = one[4]
Removing Lhs of wire tmpOE__RightMotor_Encoder_net_0[1677] = one[4]
Removing Lhs of wire tmpOE__Echo_net_0[1684] = one[4]
Removing Rhs of wire Net_3321[1690] = \Timer_Front_Left:Net_55\[1691]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:ctrl_enable\[1707] = \Timer_Front_Left:TimerUDB:control_7\[1699]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:ctrl_cmode_1\[1709] = one[4]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:ctrl_cmode_0\[1710] = zero[7]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:ctrl_ic_1\[1713] = \Timer_Front_Left:TimerUDB:control_1\[1705]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:ctrl_ic_0\[1714] = \Timer_Front_Left:TimerUDB:control_0\[1706]
Removing Rhs of wire \Timer_Front_Left:TimerUDB:timer_enable\[1718] = \Timer_Front_Left:TimerUDB:runmode_enable\[1792]
Removing Rhs of wire \Timer_Front_Left:TimerUDB:run_mode\[1719] = \Timer_Front_Left:TimerUDB:hwEnable_reg\[1720]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:trigger_enable\[1722] = one[4]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:tc_i\[1724] = \Timer_Front_Left:TimerUDB:status_tc\[1721]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1731] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1770]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1732] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1787]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1734] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1788]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:capt_fifo_load_int\[1736] = \Timer_Front_Left:TimerUDB:capt_int_temp\[1735]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1737] = MODIN9_1[1738]
Removing Rhs of wire MODIN9_1[1738] = \Timer_Front_Left:TimerUDB:int_capt_count_1\[1729]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1739] = MODIN9_0[1740]
Removing Rhs of wire MODIN9_0[1740] = \Timer_Front_Left:TimerUDB:int_capt_count_0\[1733]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1741] = MODIN10_1[1742]
Removing Rhs of wire MODIN10_1[1742] = \Timer_Front_Left:TimerUDB:control_1\[1705]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1743] = MODIN10_0[1744]
Removing Rhs of wire MODIN10_0[1744] = \Timer_Front_Left:TimerUDB:control_0\[1706]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1745] = MODIN9_1[1738]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1746] = MODIN9_0[1740]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1747] = MODIN10_1[1742]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1748] = MODIN10_0[1744]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1749] = MODIN9_1[1738]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1750] = MODIN9_0[1740]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1751] = MODIN10_1[1742]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1752] = MODIN10_0[1744]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1755] = one[4]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1756] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1754]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1758] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1757]
Removing Rhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1770] = \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1759]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1781] = MODIN9_1[1738]
Removing Lhs of wire MODIN11_1[1782] = MODIN9_1[1738]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1783] = MODIN9_0[1740]
Removing Lhs of wire MODIN11_0[1784] = MODIN9_0[1740]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1790] = one[4]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1791] = one[4]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:status_6\[1795] = zero[7]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:status_5\[1796] = zero[7]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:status_4\[1797] = zero[7]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:status_0\[1798] = \Timer_Front_Left:TimerUDB:status_tc\[1721]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:status_1\[1799] = \Timer_Front_Left:TimerUDB:capt_int_temp\[1735]
Removing Rhs of wire \Timer_Front_Left:TimerUDB:status_2\[1800] = \Timer_Front_Left:TimerUDB:fifo_full\[1801]
Removing Rhs of wire \Timer_Front_Left:TimerUDB:status_3\[1802] = \Timer_Front_Left:TimerUDB:fifo_nempty\[1803]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:cs_addr_2\[1805] = Net_2036[1730]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:cs_addr_1\[1806] = \Timer_Front_Left:TimerUDB:trig_reg\[1794]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:cs_addr_0\[1807] = \Timer_Front_Left:TimerUDB:per_zero\[1723]
Removing Lhs of wire tmpOE__Trigger_net_0[1891] = one[4]
Removing Lhs of wire tmpOE__Trigger_1_net_0[1896] = one[4]
Removing Lhs of wire tmpOE__Echo_1_net_0[1902] = one[4]
Removing Rhs of wire Net_3469[1908] = \Timer_Front_Right:Net_55\[1909]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:ctrl_enable\[1926] = \Timer_Front_Right:TimerUDB:control_7\[1918]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:ctrl_cmode_1\[1928] = one[4]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:ctrl_cmode_0\[1929] = zero[7]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:ctrl_ic_1\[1932] = \Timer_Front_Right:TimerUDB:control_1\[1924]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:ctrl_ic_0\[1933] = \Timer_Front_Right:TimerUDB:control_0\[1925]
Removing Rhs of wire \Timer_Front_Right:TimerUDB:timer_enable\[1937] = \Timer_Front_Right:TimerUDB:runmode_enable\[2010]
Removing Rhs of wire \Timer_Front_Right:TimerUDB:run_mode\[1938] = \Timer_Front_Right:TimerUDB:hwEnable_reg\[1939]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:trigger_enable\[1941] = one[4]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:tc_i\[1943] = \Timer_Front_Right:TimerUDB:status_tc\[1940]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[1949] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1988]
Removing Rhs of wire add_vv_vv_MODGEN_13_1[1950] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\[2005]
Removing Rhs of wire add_vv_vv_MODGEN_13_0[1952] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\[2006]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:capt_fifo_load_int\[1954] = \Timer_Front_Right:TimerUDB:capt_int_temp\[1953]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_1\[1955] = MODIN12_1[1956]
Removing Rhs of wire MODIN12_1[1956] = \Timer_Front_Right:TimerUDB:int_capt_count_1\[1948]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_0\[1957] = MODIN12_0[1958]
Removing Rhs of wire MODIN12_0[1958] = \Timer_Front_Right:TimerUDB:int_capt_count_0\[1951]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_1\[1959] = MODIN13_1[1960]
Removing Rhs of wire MODIN13_1[1960] = \Timer_Front_Right:TimerUDB:control_1\[1924]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_0\[1961] = MODIN13_0[1962]
Removing Rhs of wire MODIN13_0[1962] = \Timer_Front_Right:TimerUDB:control_0\[1925]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_1\[1963] = MODIN12_1[1956]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_0\[1964] = MODIN12_0[1958]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_1\[1965] = MODIN13_1[1960]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_0\[1966] = MODIN13_0[1962]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_1\[1967] = MODIN12_1[1956]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_0\[1968] = MODIN12_0[1958]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_1\[1969] = MODIN13_1[1960]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_0\[1970] = MODIN13_0[1962]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\[1973] = one[4]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_0\[1974] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1972]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eqi_0\[1976] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\[1975]
Removing Rhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1988] = \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_1\[1977]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_1\[1999] = MODIN12_1[1956]
Removing Lhs of wire MODIN14_1[2000] = MODIN12_1[1956]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_0\[2001] = MODIN12_0[1958]
Removing Lhs of wire MODIN14_0[2002] = MODIN12_0[1958]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[2008] = one[4]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[2009] = one[4]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:status_6\[2013] = zero[7]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:status_5\[2014] = zero[7]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:status_4\[2015] = zero[7]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:status_0\[2016] = \Timer_Front_Right:TimerUDB:status_tc\[1940]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:status_1\[2017] = \Timer_Front_Right:TimerUDB:capt_int_temp\[1953]
Removing Rhs of wire \Timer_Front_Right:TimerUDB:status_2\[2018] = \Timer_Front_Right:TimerUDB:fifo_full\[2019]
Removing Rhs of wire \Timer_Front_Right:TimerUDB:status_3\[2020] = \Timer_Front_Right:TimerUDB:fifo_nempty\[2021]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:cs_addr_2\[2023] = Net_3468[1897]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:cs_addr_1\[2024] = \Timer_Front_Right:TimerUDB:trig_reg\[2012]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:cs_addr_0\[2025] = \Timer_Front_Right:TimerUDB:per_zero\[1942]
Removing Rhs of wire Net_3514[2114] = \Timer_Left:Net_55\[2115]
Removing Lhs of wire \Timer_Left:TimerUDB:ctrl_enable\[2131] = \Timer_Left:TimerUDB:control_7\[2123]
Removing Lhs of wire \Timer_Left:TimerUDB:ctrl_cmode_1\[2133] = one[4]
Removing Lhs of wire \Timer_Left:TimerUDB:ctrl_cmode_0\[2134] = zero[7]
Removing Lhs of wire \Timer_Left:TimerUDB:ctrl_ic_1\[2137] = \Timer_Left:TimerUDB:control_1\[2129]
Removing Lhs of wire \Timer_Left:TimerUDB:ctrl_ic_0\[2138] = \Timer_Left:TimerUDB:control_0\[2130]
Removing Rhs of wire \Timer_Left:TimerUDB:timer_enable\[2143] = \Timer_Left:TimerUDB:runmode_enable\[2217]
Removing Rhs of wire \Timer_Left:TimerUDB:run_mode\[2144] = \Timer_Left:TimerUDB:hwEnable_reg\[2145]
Removing Lhs of wire \Timer_Left:TimerUDB:trigger_enable\[2147] = one[4]
Removing Lhs of wire \Timer_Left:TimerUDB:tc_i\[2149] = \Timer_Left:TimerUDB:status_tc\[2146]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[2156] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\[2195]
Removing Rhs of wire add_vv_vv_MODGEN_15_1[2157] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_1\[2212]
Removing Rhs of wire add_vv_vv_MODGEN_15_0[2159] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_0\[2213]
Removing Lhs of wire \Timer_Left:TimerUDB:capt_fifo_load_int\[2161] = \Timer_Left:TimerUDB:capt_int_temp\[2160]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_1\[2162] = MODIN15_1[2163]
Removing Rhs of wire MODIN15_1[2163] = \Timer_Left:TimerUDB:int_capt_count_1\[2154]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_0\[2164] = MODIN15_0[2165]
Removing Rhs of wire MODIN15_0[2165] = \Timer_Left:TimerUDB:int_capt_count_0\[2158]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_1\[2166] = MODIN16_1[2167]
Removing Rhs of wire MODIN16_1[2167] = \Timer_Left:TimerUDB:control_1\[2129]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_0\[2168] = MODIN16_0[2169]
Removing Rhs of wire MODIN16_0[2169] = \Timer_Left:TimerUDB:control_0\[2130]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_1\[2170] = MODIN15_1[2163]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_0\[2171] = MODIN15_0[2165]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_1\[2172] = MODIN16_1[2167]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_0\[2173] = MODIN16_0[2169]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_1\[2174] = MODIN15_1[2163]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_0\[2175] = MODIN15_0[2165]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_1\[2176] = MODIN16_1[2167]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_0\[2177] = MODIN16_0[2169]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_0\[2180] = one[4]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_0\[2181] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\[2179]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eqi_0\[2183] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\[2182]
Removing Rhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\[2195] = \Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_1\[2184]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_1\[2206] = MODIN15_1[2163]
Removing Lhs of wire MODIN17_1[2207] = MODIN15_1[2163]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_0\[2208] = MODIN15_0[2165]
Removing Lhs of wire MODIN17_0[2209] = MODIN15_0[2165]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[2215] = one[4]
Removing Lhs of wire \Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[2216] = one[4]
Removing Lhs of wire \Timer_Left:TimerUDB:status_6\[2220] = zero[7]
Removing Lhs of wire \Timer_Left:TimerUDB:status_5\[2221] = zero[7]
Removing Lhs of wire \Timer_Left:TimerUDB:status_4\[2222] = zero[7]
Removing Lhs of wire \Timer_Left:TimerUDB:status_0\[2223] = \Timer_Left:TimerUDB:status_tc\[2146]
Removing Lhs of wire \Timer_Left:TimerUDB:status_1\[2224] = \Timer_Left:TimerUDB:capt_int_temp\[2160]
Removing Rhs of wire \Timer_Left:TimerUDB:status_2\[2225] = \Timer_Left:TimerUDB:fifo_full\[2226]
Removing Rhs of wire \Timer_Left:TimerUDB:status_3\[2227] = \Timer_Left:TimerUDB:fifo_nempty\[2228]
Removing Lhs of wire \Timer_Left:TimerUDB:cs_addr_2\[2230] = Net_3513[2155]
Removing Lhs of wire \Timer_Left:TimerUDB:cs_addr_1\[2231] = \Timer_Left:TimerUDB:trig_reg\[2219]
Removing Lhs of wire \Timer_Left:TimerUDB:cs_addr_0\[2232] = \Timer_Left:TimerUDB:per_zero\[2148]
Removing Lhs of wire tmpOE__Echo_2_net_0[2316] = one[4]
Removing Lhs of wire tmpOE__Trigger_2_net_0[2321] = one[4]
Removing Rhs of wire Net_3559[2329] = \Timer_Right:Net_55\[2330]
Removing Lhs of wire \Timer_Right:TimerUDB:ctrl_enable\[2346] = \Timer_Right:TimerUDB:control_7\[2338]
Removing Lhs of wire \Timer_Right:TimerUDB:ctrl_cmode_1\[2348] = one[4]
Removing Lhs of wire \Timer_Right:TimerUDB:ctrl_cmode_0\[2349] = zero[7]
Removing Lhs of wire \Timer_Right:TimerUDB:ctrl_ic_1\[2352] = \Timer_Right:TimerUDB:control_1\[2344]
Removing Lhs of wire \Timer_Right:TimerUDB:ctrl_ic_0\[2353] = \Timer_Right:TimerUDB:control_0\[2345]
Removing Rhs of wire \Timer_Right:TimerUDB:timer_enable\[2358] = \Timer_Right:TimerUDB:runmode_enable\[2432]
Removing Rhs of wire \Timer_Right:TimerUDB:run_mode\[2359] = \Timer_Right:TimerUDB:hwEnable_reg\[2360]
Removing Lhs of wire \Timer_Right:TimerUDB:trigger_enable\[2362] = one[4]
Removing Lhs of wire \Timer_Right:TimerUDB:tc_i\[2364] = \Timer_Right:TimerUDB:status_tc\[2361]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_16\[2371] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xeq\[2410]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_17_1\[2372] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_1\[2427]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_17_0\[2374] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_0\[2428]
Removing Lhs of wire \Timer_Right:TimerUDB:capt_fifo_load_int\[2376] = \Timer_Right:TimerUDB:capt_int_temp\[2375]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:newa_1\[2377] = \Timer_Right:TimerUDB:sIntCapCount:MODIN18_1\[2378]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN18_1\[2378] = \Timer_Right:TimerUDB:int_capt_count_1\[2369]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:newa_0\[2379] = \Timer_Right:TimerUDB:sIntCapCount:MODIN18_0\[2380]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN18_0\[2380] = \Timer_Right:TimerUDB:int_capt_count_0\[2373]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:newb_1\[2381] = \Timer_Right:TimerUDB:sIntCapCount:MODIN19_1\[2382]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN19_1\[2382] = \Timer_Right:TimerUDB:control_1\[2344]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:newb_0\[2383] = \Timer_Right:TimerUDB:sIntCapCount:MODIN19_0\[2384]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN19_0\[2384] = \Timer_Right:TimerUDB:control_0\[2345]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:dataa_1\[2385] = \Timer_Right:TimerUDB:int_capt_count_1\[2369]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:dataa_0\[2386] = \Timer_Right:TimerUDB:int_capt_count_0\[2373]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:datab_1\[2387] = \Timer_Right:TimerUDB:control_1\[2344]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:datab_0\[2388] = \Timer_Right:TimerUDB:control_0\[2345]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:a_1\[2389] = \Timer_Right:TimerUDB:int_capt_count_1\[2369]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:a_0\[2390] = \Timer_Right:TimerUDB:int_capt_count_0\[2373]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:b_1\[2391] = \Timer_Right:TimerUDB:control_1\[2344]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:b_0\[2392] = \Timer_Right:TimerUDB:control_0\[2345]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:aeqb_0\[2395] = one[4]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:eq_0\[2396] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:xnor_array_0\[2394]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:eqi_0\[2398] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:eq_1\[2397]
Removing Rhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xeq\[2410] = \Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:aeqb_1\[2399]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:a_1\[2421] = \Timer_Right:TimerUDB:int_capt_count_1\[2369]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN20_1\[2422] = \Timer_Right:TimerUDB:int_capt_count_1\[2369]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:a_0\[2423] = \Timer_Right:TimerUDB:int_capt_count_0\[2373]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODIN20_0\[2424] = \Timer_Right:TimerUDB:int_capt_count_0\[2373]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_0\[2430] = one[4]
Removing Lhs of wire \Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\[2431] = one[4]
Removing Lhs of wire \Timer_Right:TimerUDB:status_6\[2435] = zero[7]
Removing Lhs of wire \Timer_Right:TimerUDB:status_5\[2436] = zero[7]
Removing Lhs of wire \Timer_Right:TimerUDB:status_4\[2437] = zero[7]
Removing Lhs of wire \Timer_Right:TimerUDB:status_0\[2438] = \Timer_Right:TimerUDB:status_tc\[2361]
Removing Lhs of wire \Timer_Right:TimerUDB:status_1\[2439] = \Timer_Right:TimerUDB:capt_int_temp\[2375]
Removing Rhs of wire \Timer_Right:TimerUDB:status_2\[2440] = \Timer_Right:TimerUDB:fifo_full\[2441]
Removing Rhs of wire \Timer_Right:TimerUDB:status_3\[2442] = \Timer_Right:TimerUDB:fifo_nempty\[2443]
Removing Lhs of wire \Timer_Right:TimerUDB:cs_addr_2\[2445] = Net_3558[2370]
Removing Lhs of wire \Timer_Right:TimerUDB:cs_addr_1\[2446] = \Timer_Right:TimerUDB:trig_reg\[2434]
Removing Lhs of wire \Timer_Right:TimerUDB:cs_addr_0\[2447] = \Timer_Right:TimerUDB:per_zero\[2363]
Removing Lhs of wire tmpOE__Echo_3_net_0[2531] = one[4]
Removing Lhs of wire tmpOE__Trigger_3_net_0[2536] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[2542] = one[4]
Removing Lhs of wire \TIA:Net_37\[2550] = zero[7]
Removing Lhs of wire \TIA:Net_52\[2551] = zero[7]
Removing Lhs of wire \TIA:Net_38\[2552] = zero[7]
Removing Lhs of wire \TIA:Net_39\[2553] = zero[7]
Removing Rhs of wire \ADC:Net_488\[2564] = \ADC:Net_250\[2607]
Removing Lhs of wire \ADC:Net_481\[2566] = zero[7]
Removing Lhs of wire \ADC:Net_482\[2567] = zero[7]
Removing Lhs of wire \ADC:tmpOE__Bypass_P32_net_0\[2591] = one[4]
Removing Lhs of wire \ADC:Net_252\[2609] = zero[7]
Removing Lhs of wire \ADC:soc\[2611] = one[4]
Removing Lhs of wire \IDAC:Net_125\[2616] = zero[7]
Removing Lhs of wire \IDAC:Net_158\[2617] = zero[7]
Removing Lhs of wire \IDAC:Net_123\[2618] = zero[7]
Removing Lhs of wire \IDAC:Net_194\[2622] = zero[7]
Removing Lhs of wire \IDAC:Net_195\[2623] = zero[7]
Removing Lhs of wire tmpOE__CS1_net_0[2625] = one[4]
Removing Lhs of wire tmpOE__Start_Button_net_0[2633] = one[4]
Removing Lhs of wire tmpOE__RED1_net_0[2639] = one[4]
Removing Lhs of wire tmpOE__GREEN1_net_0[2645] = one[4]
Removing Lhs of wire tmpOE__BLUE1_net_0[2651] = one[4]
Removing Lhs of wire tmpOE__CS2_net_0[2659] = one[4]
Removing Lhs of wire tmpOE__RED2_net_0[2665] = one[4]
Removing Lhs of wire tmpOE__GREEN2_net_0[2671] = one[4]
Removing Lhs of wire tmpOE__BLUE2_net_0[2677] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:ctrl_enable\[2696] = \PWM_Servo_A:PWMUDB:control_7\[2688]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:hwCapture\[2706] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:hwEnable\[2707] = \PWM_Servo_A:PWMUDB:control_7\[2688]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:trig_out\[2711] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:runmode_enable\\R\[2713] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:runmode_enable\\S\[2714] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_enable\[2715] = \PWM_Servo_A:PWMUDB:runmode_enable\[2712]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:ltch_kill_reg\\R\[2719] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:ltch_kill_reg\\S\[2720] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:min_kill_reg\\R\[2721] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:min_kill_reg\\S\[2722] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_kill\[2725] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_1\[2729] = \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_1\[2969]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:add_vi_vv_MODGEN_18_0\[2731] = \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_0\[2970]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:dith_count_1\\R\[2732] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:dith_count_1\\S\[2733] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:dith_count_0\\R\[2734] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:dith_count_0\\S\[2735] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:reset\[2738] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:status_6\[2739] = zero[7]
Removing Rhs of wire \PWM_Servo_A:PWMUDB:status_5\[2740] = \PWM_Servo_A:PWMUDB:final_kill_reg\[2754]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:status_4\[2741] = zero[7]
Removing Rhs of wire \PWM_Servo_A:PWMUDB:status_3\[2742] = \PWM_Servo_A:PWMUDB:fifo_full\[2761]
Removing Rhs of wire \PWM_Servo_A:PWMUDB:status_1\[2744] = \PWM_Servo_A:PWMUDB:cmp2_status_reg\[2753]
Removing Rhs of wire \PWM_Servo_A:PWMUDB:status_0\[2745] = \PWM_Servo_A:PWMUDB:cmp1_status_reg\[2752]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp2_status\[2750] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp2\[2751] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp1_status_reg\\R\[2755] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp1_status_reg\\S\[2756] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp2_status_reg\\R\[2757] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp2_status_reg\\S\[2758] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_kill_reg\\R\[2759] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_kill_reg\\S\[2760] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cs_addr_2\[2762] = \PWM_Servo_A:PWMUDB:tc_i\[2717]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cs_addr_1\[2763] = \PWM_Servo_A:PWMUDB:runmode_enable\[2712]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cs_addr_0\[2764] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm1_i\[2802] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm2_i\[2804] = zero[7]
Removing Rhs of wire \PWM_Servo_A:Net_96\[2807] = \PWM_Servo_A:PWMUDB:pwm_i_reg\[2799]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm_temp\[2810] = \PWM_Servo_A:PWMUDB:cmp1\[2748]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_23\[2851] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_22\[2852] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_21\[2853] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_20\[2854] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_19\[2855] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_18\[2856] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_17\[2857] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_16\[2858] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_15\[2859] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_14\[2860] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_13\[2861] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_12\[2862] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_11\[2863] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_10\[2864] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_9\[2865] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_8\[2866] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_7\[2867] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_6\[2868] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_5\[2869] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_4\[2870] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_3\[2871] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_2\[2872] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_1\[2873] = \PWM_Servo_A:PWMUDB:MODIN21_1\[2874]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODIN21_1\[2874] = \PWM_Servo_A:PWMUDB:dith_count_1\[2728]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:a_0\[2875] = \PWM_Servo_A:PWMUDB:MODIN21_0\[2876]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODIN21_0\[2876] = \PWM_Servo_A:PWMUDB:dith_count_0\[2730]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_0\[3008] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_0\[3009] = one[4]
Removing Rhs of wire Net_466[3010] = \PWM_Servo_A:Net_96\[2807]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:ctrl_enable\[3029] = \PWM_Servo_B:PWMUDB:control_7\[3021]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:hwCapture\[3039] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:hwEnable\[3040] = \PWM_Servo_B:PWMUDB:control_7\[3021]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:trig_out\[3044] = one[4]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:runmode_enable\\R\[3046] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:runmode_enable\\S\[3047] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_enable\[3048] = \PWM_Servo_B:PWMUDB:runmode_enable\[3045]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:ltch_kill_reg\\R\[3052] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:ltch_kill_reg\\S\[3053] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:min_kill_reg\\R\[3054] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:min_kill_reg\\S\[3055] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_kill\[3058] = one[4]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_1\[3062] = \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_1\[3302]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:add_vi_vv_MODGEN_19_0\[3064] = \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_0\[3303]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:dith_count_1\\R\[3065] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:dith_count_1\\S\[3066] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:dith_count_0\\R\[3067] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:dith_count_0\\S\[3068] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:reset\[3071] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:status_6\[3072] = zero[7]
Removing Rhs of wire \PWM_Servo_B:PWMUDB:status_5\[3073] = \PWM_Servo_B:PWMUDB:final_kill_reg\[3087]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:status_4\[3074] = zero[7]
Removing Rhs of wire \PWM_Servo_B:PWMUDB:status_3\[3075] = \PWM_Servo_B:PWMUDB:fifo_full\[3094]
Removing Rhs of wire \PWM_Servo_B:PWMUDB:status_1\[3077] = \PWM_Servo_B:PWMUDB:cmp2_status_reg\[3086]
Removing Rhs of wire \PWM_Servo_B:PWMUDB:status_0\[3078] = \PWM_Servo_B:PWMUDB:cmp1_status_reg\[3085]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp2_status\[3083] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp2\[3084] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp1_status_reg\\R\[3088] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp1_status_reg\\S\[3089] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp2_status_reg\\R\[3090] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp2_status_reg\\S\[3091] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_kill_reg\\R\[3092] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_kill_reg\\S\[3093] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cs_addr_2\[3095] = \PWM_Servo_B:PWMUDB:tc_i\[3050]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cs_addr_1\[3096] = \PWM_Servo_B:PWMUDB:runmode_enable\[3045]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cs_addr_0\[3097] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm1_i\[3135] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm2_i\[3137] = zero[7]
Removing Rhs of wire \PWM_Servo_B:Net_96\[3140] = \PWM_Servo_B:PWMUDB:pwm_i_reg\[3132]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm_temp\[3143] = \PWM_Servo_B:PWMUDB:cmp1\[3081]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_23\[3184] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_22\[3185] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_21\[3186] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_20\[3187] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_19\[3188] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_18\[3189] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_17\[3190] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_16\[3191] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_15\[3192] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_14\[3193] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_13\[3194] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_12\[3195] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_11\[3196] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_10\[3197] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_9\[3198] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_8\[3199] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_7\[3200] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_6\[3201] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_5\[3202] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_4\[3203] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_3\[3204] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_2\[3205] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_1\[3206] = \PWM_Servo_B:PWMUDB:MODIN22_1\[3207]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODIN22_1\[3207] = \PWM_Servo_B:PWMUDB:dith_count_1\[3061]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:a_0\[3208] = \PWM_Servo_B:PWMUDB:MODIN22_0\[3209]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODIN22_0\[3209] = \PWM_Servo_B:PWMUDB:dith_count_0\[3063]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_0\[3341] = one[4]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_0\[3342] = one[4]
Removing Rhs of wire Net_469[3343] = \PWM_Servo_B:Net_96\[3140]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:ctrl_enable\[3362] = \PWM_Servo_C:PWMUDB:control_7\[3354]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:hwCapture\[3372] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:hwEnable\[3373] = \PWM_Servo_C:PWMUDB:control_7\[3354]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:trig_out\[3377] = one[4]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:runmode_enable\\R\[3379] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:runmode_enable\\S\[3380] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_enable\[3381] = \PWM_Servo_C:PWMUDB:runmode_enable\[3378]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:ltch_kill_reg\\R\[3385] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:ltch_kill_reg\\S\[3386] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:min_kill_reg\\R\[3387] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:min_kill_reg\\S\[3388] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_kill\[3391] = one[4]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_1\[3395] = \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_1\[3635]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:add_vi_vv_MODGEN_20_0\[3397] = \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_0\[3636]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:dith_count_1\\R\[3398] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:dith_count_1\\S\[3399] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:dith_count_0\\R\[3400] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:dith_count_0\\S\[3401] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:reset\[3404] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:status_6\[3405] = zero[7]
Removing Rhs of wire \PWM_Servo_C:PWMUDB:status_5\[3406] = \PWM_Servo_C:PWMUDB:final_kill_reg\[3420]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:status_4\[3407] = zero[7]
Removing Rhs of wire \PWM_Servo_C:PWMUDB:status_3\[3408] = \PWM_Servo_C:PWMUDB:fifo_full\[3427]
Removing Rhs of wire \PWM_Servo_C:PWMUDB:status_1\[3410] = \PWM_Servo_C:PWMUDB:cmp2_status_reg\[3419]
Removing Rhs of wire \PWM_Servo_C:PWMUDB:status_0\[3411] = \PWM_Servo_C:PWMUDB:cmp1_status_reg\[3418]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp2_status\[3416] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp2\[3417] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp1_status_reg\\R\[3421] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp1_status_reg\\S\[3422] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp2_status_reg\\R\[3423] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp2_status_reg\\S\[3424] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_kill_reg\\R\[3425] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_kill_reg\\S\[3426] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cs_addr_2\[3428] = \PWM_Servo_C:PWMUDB:tc_i\[3383]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cs_addr_1\[3429] = \PWM_Servo_C:PWMUDB:runmode_enable\[3378]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cs_addr_0\[3430] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm1_i\[3468] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm2_i\[3470] = zero[7]
Removing Rhs of wire \PWM_Servo_C:Net_96\[3473] = \PWM_Servo_C:PWMUDB:pwm_i_reg\[3465]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm_temp\[3476] = \PWM_Servo_C:PWMUDB:cmp1\[3414]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_23\[3517] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_22\[3518] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_21\[3519] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_20\[3520] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_19\[3521] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_18\[3522] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_17\[3523] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_16\[3524] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_15\[3525] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_14\[3526] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_13\[3527] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_12\[3528] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_11\[3529] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_10\[3530] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_9\[3531] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_8\[3532] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_7\[3533] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_6\[3534] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_5\[3535] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_4\[3536] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_3\[3537] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_2\[3538] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_1\[3539] = \PWM_Servo_C:PWMUDB:MODIN23_1\[3540]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODIN23_1\[3540] = \PWM_Servo_C:PWMUDB:dith_count_1\[3394]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:a_0\[3541] = \PWM_Servo_C:PWMUDB:MODIN23_0\[3542]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODIN23_0\[3542] = \PWM_Servo_C:PWMUDB:dith_count_0\[3396]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_0\[3674] = one[4]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\[3675] = one[4]
Removing Rhs of wire Net_467[3676] = \PWM_Servo_C:Net_96\[3473]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:ctrl_enable\[3695] = \PWM_Servo_D:PWMUDB:control_7\[3687]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:hwCapture\[3705] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:hwEnable\[3706] = \PWM_Servo_D:PWMUDB:control_7\[3687]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:trig_out\[3710] = one[4]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:runmode_enable\\R\[3712] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:runmode_enable\\S\[3713] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_enable\[3714] = \PWM_Servo_D:PWMUDB:runmode_enable\[3711]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:ltch_kill_reg\\R\[3718] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:ltch_kill_reg\\S\[3719] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:min_kill_reg\\R\[3720] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:min_kill_reg\\S\[3721] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_kill\[3724] = one[4]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_1\[3728] = \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_1\[3968]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:add_vi_vv_MODGEN_21_0\[3730] = \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_0\[3969]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:dith_count_1\\R\[3731] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:dith_count_1\\S\[3732] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:dith_count_0\\R\[3733] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:dith_count_0\\S\[3734] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:reset\[3737] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:status_6\[3738] = zero[7]
Removing Rhs of wire \PWM_Servo_D:PWMUDB:status_5\[3739] = \PWM_Servo_D:PWMUDB:final_kill_reg\[3753]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:status_4\[3740] = zero[7]
Removing Rhs of wire \PWM_Servo_D:PWMUDB:status_3\[3741] = \PWM_Servo_D:PWMUDB:fifo_full\[3760]
Removing Rhs of wire \PWM_Servo_D:PWMUDB:status_1\[3743] = \PWM_Servo_D:PWMUDB:cmp2_status_reg\[3752]
Removing Rhs of wire \PWM_Servo_D:PWMUDB:status_0\[3744] = \PWM_Servo_D:PWMUDB:cmp1_status_reg\[3751]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp2_status\[3749] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp2\[3750] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp1_status_reg\\R\[3754] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp1_status_reg\\S\[3755] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp2_status_reg\\R\[3756] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp2_status_reg\\S\[3757] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_kill_reg\\R\[3758] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_kill_reg\\S\[3759] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cs_addr_2\[3761] = \PWM_Servo_D:PWMUDB:tc_i\[3716]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cs_addr_1\[3762] = \PWM_Servo_D:PWMUDB:runmode_enable\[3711]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cs_addr_0\[3763] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm1_i\[3801] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm2_i\[3803] = zero[7]
Removing Rhs of wire \PWM_Servo_D:Net_96\[3806] = \PWM_Servo_D:PWMUDB:pwm_i_reg\[3798]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm_temp\[3809] = \PWM_Servo_D:PWMUDB:cmp1\[3747]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_23\[3850] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_22\[3851] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_21\[3852] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_20\[3853] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_19\[3854] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_18\[3855] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_17\[3856] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_16\[3857] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_15\[3858] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_14\[3859] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_13\[3860] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_12\[3861] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_11\[3862] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_10\[3863] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_9\[3864] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_8\[3865] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_7\[3866] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_6\[3867] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_5\[3868] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_4\[3869] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_3\[3870] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_2\[3871] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_1\[3872] = \PWM_Servo_D:PWMUDB:MODIN24_1\[3873]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODIN24_1\[3873] = \PWM_Servo_D:PWMUDB:dith_count_1\[3727]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:a_0\[3874] = \PWM_Servo_D:PWMUDB:MODIN24_0\[3875]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODIN24_0\[3875] = \PWM_Servo_D:PWMUDB:dith_count_0\[3729]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[4007] = one[4]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[4008] = one[4]
Removing Rhs of wire Net_468[4009] = \PWM_Servo_D:Net_96\[3806]
Removing Lhs of wire tmpOE__Pin_A_net_0[4017] = one[4]
Removing Lhs of wire tmpOE__Pin_c_net_0[4023] = one[4]
Removing Lhs of wire tmpOE__Pin_D_net_0[4029] = one[4]
Removing Lhs of wire tmpOE__Pin_B_net_0[4035] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[4040] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[4055] = \UART:BUART:rx_bitclk_pre\[138]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[4065] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:min_kill_reg\\D\[4069] = one[4]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:prevCapture\\D\[4070] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:trig_last\\D\[4071] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:ltch_kill_reg\\D\[4074] = one[4]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:prevCompare1\\D\[4077] = \PWM_LeftMotor_1:PWMUDB:cmp1\[390]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp1_status_reg\\D\[4078] = \PWM_LeftMotor_1:PWMUDB:cmp1_status\[391]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:cmp2_status_reg\\D\[4079] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm_i_reg\\D\[4081] = \PWM_LeftMotor_1:PWMUDB:pwm_i\[442]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm1_i_reg\\D\[4082] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:pwm2_i_reg\\D\[4083] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:tc_i_reg\\D\[4084] = \PWM_LeftMotor_1:PWMUDB:status_2\[385]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:min_kill_reg\\D\[4085] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:prevCapture\\D\[4086] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:trig_last\\D\[4087] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:ltch_kill_reg\\D\[4090] = one[4]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:prevCompare1\\D\[4093] = \PWM_LeftMotor_2:PWMUDB:cmp1\[722]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp1_status_reg\\D\[4094] = \PWM_LeftMotor_2:PWMUDB:cmp1_status\[723]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:cmp2_status_reg\\D\[4095] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm_i_reg\\D\[4097] = \PWM_LeftMotor_2:PWMUDB:pwm_i\[774]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm1_i_reg\\D\[4098] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:pwm2_i_reg\\D\[4099] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:tc_i_reg\\D\[4100] = \PWM_LeftMotor_2:PWMUDB:status_2\[717]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:min_kill_reg\\D\[4101] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:prevCapture\\D\[4102] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:trig_last\\D\[4103] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:ltch_kill_reg\\D\[4106] = one[4]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:prevCompare1\\D\[4109] = \PWM_RightMotor_1:PWMUDB:cmp1\[1061]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp1_status_reg\\D\[4110] = \PWM_RightMotor_1:PWMUDB:cmp1_status\[1062]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:cmp2_status_reg\\D\[4111] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm_i_reg\\D\[4113] = \PWM_RightMotor_1:PWMUDB:pwm_i\[1113]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm1_i_reg\\D\[4114] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:pwm2_i_reg\\D\[4115] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:tc_i_reg\\D\[4116] = \PWM_RightMotor_1:PWMUDB:status_2\[1056]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:min_kill_reg\\D\[4117] = one[4]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:prevCapture\\D\[4118] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:trig_last\\D\[4119] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:ltch_kill_reg\\D\[4122] = one[4]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:prevCompare1\\D\[4125] = \PWM_RightMotor_2:PWMUDB:cmp1\[1394]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp1_status_reg\\D\[4126] = \PWM_RightMotor_2:PWMUDB:cmp1_status\[1395]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:cmp2_status_reg\\D\[4127] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm_i_reg\\D\[4129] = \PWM_RightMotor_2:PWMUDB:pwm_i\[1446]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm1_i_reg\\D\[4130] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:pwm2_i_reg\\D\[4131] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:tc_i_reg\\D\[4132] = \PWM_RightMotor_2:PWMUDB:status_2\[1389]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:capture_last\\D\[4133] = Net_2040[1685]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:hwEnable_reg\\D\[4134] = \Timer_Front_Left:TimerUDB:hwEnable\[1726]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:tc_reg_i\\D\[4135] = \Timer_Front_Left:TimerUDB:status_tc\[1721]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:capture_out_reg_i\\D\[4136] = \Timer_Front_Left:TimerUDB:capt_fifo_load\[1717]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:capture_last\\D\[4142] = Net_3470[1903]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:hwEnable_reg\\D\[4143] = \Timer_Front_Right:TimerUDB:hwEnable\[1945]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:tc_reg_i\\D\[4144] = \Timer_Front_Right:TimerUDB:status_tc\[1940]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:capture_out_reg_i\\D\[4145] = \Timer_Front_Right:TimerUDB:capt_fifo_load\[1936]
Removing Lhs of wire \Timer_Left:TimerUDB:capture_last\\D\[4151] = Net_3515[2140]
Removing Lhs of wire \Timer_Left:TimerUDB:hwEnable_reg\\D\[4152] = \Timer_Left:TimerUDB:hwEnable\[2151]
Removing Lhs of wire \Timer_Left:TimerUDB:tc_reg_i\\D\[4153] = \Timer_Left:TimerUDB:status_tc\[2146]
Removing Lhs of wire \Timer_Left:TimerUDB:capture_out_reg_i\\D\[4154] = \Timer_Left:TimerUDB:capt_fifo_load\[2142]
Removing Lhs of wire \Timer_Right:TimerUDB:capture_last\\D\[4160] = Net_3560[2355]
Removing Lhs of wire \Timer_Right:TimerUDB:hwEnable_reg\\D\[4161] = \Timer_Right:TimerUDB:hwEnable\[2366]
Removing Lhs of wire \Timer_Right:TimerUDB:tc_reg_i\\D\[4162] = \Timer_Right:TimerUDB:status_tc\[2361]
Removing Lhs of wire \Timer_Right:TimerUDB:capture_out_reg_i\\D\[4163] = \Timer_Right:TimerUDB:capt_fifo_load\[2357]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:min_kill_reg\\D\[4169] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:prevCapture\\D\[4170] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:trig_last\\D\[4171] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:ltch_kill_reg\\D\[4174] = one[4]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:prevCompare1\\D\[4177] = \PWM_Servo_A:PWMUDB:cmp1\[2748]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp1_status_reg\\D\[4178] = \PWM_Servo_A:PWMUDB:cmp1_status\[2749]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:cmp2_status_reg\\D\[4179] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm_i_reg\\D\[4181] = \PWM_Servo_A:PWMUDB:pwm_i\[2800]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm1_i_reg\\D\[4182] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:pwm2_i_reg\\D\[4183] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:tc_i_reg\\D\[4184] = \PWM_Servo_A:PWMUDB:status_2\[2743]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:min_kill_reg\\D\[4185] = one[4]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:prevCapture\\D\[4186] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:trig_last\\D\[4187] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:ltch_kill_reg\\D\[4190] = one[4]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:prevCompare1\\D\[4193] = \PWM_Servo_B:PWMUDB:cmp1\[3081]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp1_status_reg\\D\[4194] = \PWM_Servo_B:PWMUDB:cmp1_status\[3082]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:cmp2_status_reg\\D\[4195] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm_i_reg\\D\[4197] = \PWM_Servo_B:PWMUDB:pwm_i\[3133]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm1_i_reg\\D\[4198] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:pwm2_i_reg\\D\[4199] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:tc_i_reg\\D\[4200] = \PWM_Servo_B:PWMUDB:status_2\[3076]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:min_kill_reg\\D\[4201] = one[4]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:prevCapture\\D\[4202] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:trig_last\\D\[4203] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:ltch_kill_reg\\D\[4206] = one[4]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:prevCompare1\\D\[4209] = \PWM_Servo_C:PWMUDB:cmp1\[3414]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp1_status_reg\\D\[4210] = \PWM_Servo_C:PWMUDB:cmp1_status\[3415]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:cmp2_status_reg\\D\[4211] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm_i_reg\\D\[4213] = \PWM_Servo_C:PWMUDB:pwm_i\[3466]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm1_i_reg\\D\[4214] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:pwm2_i_reg\\D\[4215] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:tc_i_reg\\D\[4216] = \PWM_Servo_C:PWMUDB:status_2\[3409]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:min_kill_reg\\D\[4217] = one[4]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:prevCapture\\D\[4218] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:trig_last\\D\[4219] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:ltch_kill_reg\\D\[4222] = one[4]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:prevCompare1\\D\[4225] = \PWM_Servo_D:PWMUDB:cmp1\[3747]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp1_status_reg\\D\[4226] = \PWM_Servo_D:PWMUDB:cmp1_status\[3748]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:cmp2_status_reg\\D\[4227] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm_i_reg\\D\[4229] = \PWM_Servo_D:PWMUDB:pwm_i\[3799]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm1_i_reg\\D\[4230] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:pwm2_i_reg\\D\[4231] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:tc_i_reg\\D\[4232] = \PWM_Servo_D:PWMUDB:status_2\[3742]

------------------------------------------------------
Aliased 0 equations, 1001 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:cmp1\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:cmp1\ <= (\PWM_LeftMotor_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LeftMotor_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_LeftMotor_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LeftMotor_1:PWMUDB:dith_count_1\ and \PWM_LeftMotor_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:cmp1\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:cmp1\ <= (\PWM_LeftMotor_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LeftMotor_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_LeftMotor_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LeftMotor_2:PWMUDB:dith_count_1\ and \PWM_LeftMotor_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:cmp1\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:cmp1\ <= (\PWM_RightMotor_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RightMotor_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_RightMotor_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RightMotor_1:PWMUDB:dith_count_1\ and \PWM_RightMotor_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:cmp1\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:cmp1\ <= (\PWM_RightMotor_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RightMotor_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_RightMotor_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RightMotor_2:PWMUDB:dith_count_1\ and \PWM_RightMotor_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_Front_Left:TimerUDB:fifo_load_polarized\ <= ((not Net_2040 and \Timer_Front_Left:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_Front_Left:TimerUDB:capt_fifo_load\ <= ((not Net_2040 and \Timer_Front_Left:TimerUDB:capture_last\ and \Timer_Front_Left:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:hwEnable\' (cost = 2):
\Timer_Front_Left:TimerUDB:hwEnable\ <= ((Net_2040 and \Timer_Front_Left:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:status_tc\' (cost = 3):
\Timer_Front_Left:TimerUDB:status_tc\ <= ((\Timer_Front_Left:TimerUDB:run_mode\ and \Timer_Front_Left:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN9_1 and not MODIN10_1)
	OR (MODIN9_1 and MODIN10_1));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN9_0 and not MODIN10_0)
	OR (MODIN9_0 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Timer_Front_Left:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_Front_Right:TimerUDB:fifo_load_polarized\ <= ((not Net_3470 and \Timer_Front_Right:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_Front_Right:TimerUDB:capt_fifo_load\ <= ((not Net_3470 and \Timer_Front_Right:TimerUDB:capture_last\ and \Timer_Front_Right:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:hwEnable\' (cost = 2):
\Timer_Front_Right:TimerUDB:hwEnable\ <= ((Net_3470 and \Timer_Front_Right:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:status_tc\' (cost = 3):
\Timer_Front_Right:TimerUDB:status_tc\ <= ((\Timer_Front_Right:TimerUDB:run_mode\ and \Timer_Front_Right:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN12_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_13_0' (cost = 0):
add_vv_vv_MODGEN_13_0 <= (not MODIN12_0);

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN12_1 and not MODIN13_1)
	OR (MODIN12_1 and MODIN13_1));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN12_0 and not MODIN13_0)
	OR (MODIN12_0 and MODIN13_0));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\' (cost = 60):
\Timer_Front_Right:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_Left:TimerUDB:fifo_load_polarized\ <= ((not Net_3515 and \Timer_Left:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_Left:TimerUDB:capt_fifo_load\ <= ((not Net_3515 and \Timer_Left:TimerUDB:capture_last\ and \Timer_Left:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:hwEnable\' (cost = 2):
\Timer_Left:TimerUDB:hwEnable\ <= ((\Timer_Left:TimerUDB:control_7\ and Net_3515));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:status_tc\' (cost = 3):
\Timer_Left:TimerUDB:status_tc\ <= ((\Timer_Left:TimerUDB:run_mode\ and \Timer_Left:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Left:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN15_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_15_0' (cost = 0):
add_vv_vv_MODGEN_15_0 <= (not MODIN15_0);

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN15_1 and not MODIN16_1)
	OR (MODIN15_1 and MODIN16_1));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN15_0 and not MODIN16_0)
	OR (MODIN15_0 and MODIN16_0));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\ <= ((not MODIN15_1 and not MODIN15_0 and not MODIN16_1 and not MODIN16_0)
	OR (not MODIN15_1 and not MODIN16_1 and MODIN15_0 and MODIN16_0)
	OR (not MODIN15_0 and not MODIN16_0 and MODIN15_1 and MODIN16_1)
	OR (MODIN15_1 and MODIN15_0 and MODIN16_1 and MODIN16_0));

Note:  Expanding virtual equation for '\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\' (cost = 60):
\Timer_Left:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\ <= ((not MODIN15_1 and not MODIN15_0 and not MODIN16_1 and not MODIN16_0)
	OR (not MODIN15_1 and not MODIN16_1 and MODIN15_0 and MODIN16_0)
	OR (not MODIN15_0 and not MODIN16_0 and MODIN15_1 and MODIN16_1)
	OR (MODIN15_1 and MODIN15_0 and MODIN16_1 and MODIN16_0));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_Right:TimerUDB:fifo_load_polarized\ <= ((not Net_3560 and \Timer_Right:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_Right:TimerUDB:capt_fifo_load\ <= ((not Net_3560 and \Timer_Right:TimerUDB:capture_last\ and \Timer_Right:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:hwEnable\' (cost = 2):
\Timer_Right:TimerUDB:hwEnable\ <= ((\Timer_Right:TimerUDB:control_7\ and Net_3560));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:status_tc\' (cost = 3):
\Timer_Right:TimerUDB:status_tc\ <= ((\Timer_Right:TimerUDB:run_mode\ and \Timer_Right:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Right:TimerUDB:control_1\ and not \Timer_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Right:TimerUDB:control_1\ and \Timer_Right:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Right:TimerUDB:control_0\ and not \Timer_Right:TimerUDB:int_capt_count_0\)
	OR (\Timer_Right:TimerUDB:control_0\ and \Timer_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Right:TimerUDB:control_1\ and not \Timer_Right:TimerUDB:control_0\ and not \Timer_Right:TimerUDB:int_capt_count_1\ and not \Timer_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Right:TimerUDB:control_1\ and not \Timer_Right:TimerUDB:int_capt_count_1\ and \Timer_Right:TimerUDB:control_0\ and \Timer_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Right:TimerUDB:control_0\ and not \Timer_Right:TimerUDB:int_capt_count_0\ and \Timer_Right:TimerUDB:control_1\ and \Timer_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Right:TimerUDB:control_1\ and \Timer_Right:TimerUDB:control_0\ and \Timer_Right:TimerUDB:int_capt_count_1\ and \Timer_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xeq\' (cost = 60):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_16:g1:a0:xeq\ <= ((not \Timer_Right:TimerUDB:control_1\ and not \Timer_Right:TimerUDB:control_0\ and not \Timer_Right:TimerUDB:int_capt_count_1\ and not \Timer_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Right:TimerUDB:control_1\ and not \Timer_Right:TimerUDB:int_capt_count_1\ and \Timer_Right:TimerUDB:control_0\ and \Timer_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Right:TimerUDB:control_0\ and not \Timer_Right:TimerUDB:int_capt_count_0\ and \Timer_Right:TimerUDB:control_1\ and \Timer_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Right:TimerUDB:control_1\ and \Timer_Right:TimerUDB:control_0\ and \Timer_Right:TimerUDB:int_capt_count_1\ and \Timer_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Right:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_0\' (cost = 0):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_0\ <= (not \Timer_Right:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:compare1\' (cost = 2):
\PWM_Servo_A:PWMUDB:compare1\ <= (\PWM_Servo_A:PWMUDB:cmp1_less\
	OR \PWM_Servo_A:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_0\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_0\ <= (not \PWM_Servo_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo_A:PWMUDB:dith_count_1\ and \PWM_Servo_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:compare1\' (cost = 2):
\PWM_Servo_B:PWMUDB:compare1\ <= (\PWM_Servo_B:PWMUDB:cmp1_less\
	OR \PWM_Servo_B:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_0\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_0\ <= (not \PWM_Servo_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo_B:PWMUDB:dith_count_1\ and \PWM_Servo_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:compare1\' (cost = 2):
\PWM_Servo_C:PWMUDB:compare1\ <= (\PWM_Servo_C:PWMUDB:cmp1_less\
	OR \PWM_Servo_C:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo_C:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_0\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_0\ <= (not \PWM_Servo_C:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo_C:PWMUDB:dith_count_1\ and \PWM_Servo_C:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:compare1\' (cost = 2):
\PWM_Servo_D:PWMUDB:compare1\ <= (\PWM_Servo_D:PWMUDB:cmp1_less\
	OR \PWM_Servo_D:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo_D:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_0\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_0\ <= (not \PWM_Servo_D:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo_D:PWMUDB:dith_count_1\ and \PWM_Servo_D:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_LeftMotor_1:PWMUDB:dith_count_0\ and \PWM_LeftMotor_1:PWMUDB:dith_count_1\)
	OR (not \PWM_LeftMotor_1:PWMUDB:dith_count_1\ and \PWM_LeftMotor_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_LeftMotor_2:PWMUDB:dith_count_0\ and \PWM_LeftMotor_2:PWMUDB:dith_count_1\)
	OR (not \PWM_LeftMotor_2:PWMUDB:dith_count_1\ and \PWM_LeftMotor_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_RightMotor_1:PWMUDB:dith_count_0\ and \PWM_RightMotor_1:PWMUDB:dith_count_1\)
	OR (not \PWM_RightMotor_1:PWMUDB:dith_count_1\ and \PWM_RightMotor_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_RightMotor_2:PWMUDB:dith_count_0\ and \PWM_RightMotor_2:PWMUDB:dith_count_1\)
	OR (not \PWM_RightMotor_2:PWMUDB:dith_count_1\ and \PWM_RightMotor_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 8):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_13_1' (cost = 8):
add_vv_vv_MODGEN_13_1 <= ((not MODIN12_0 and MODIN12_1)
	OR (not MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_15_1' (cost = 8):
add_vv_vv_MODGEN_15_1 <= ((not MODIN15_0 and MODIN15_1)
	OR (not MODIN15_1 and MODIN15_0));

Note:  Expanding virtual equation for '\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_1\' (cost = 8):
\Timer_Right:TimerUDB:sIntCapCount:MODULE_17:g2:a0:s_1\ <= ((not \Timer_Right:TimerUDB:int_capt_count_0\ and \Timer_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Right:TimerUDB:int_capt_count_1\ and \Timer_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:cmp1\' (cost = 4):
\PWM_Servo_A:PWMUDB:cmp1\ <= (\PWM_Servo_A:PWMUDB:cmp1_less\
	OR \PWM_Servo_A:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_1\' (cost = 2):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:s_1\ <= ((not \PWM_Servo_A:PWMUDB:dith_count_0\ and \PWM_Servo_A:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_A:PWMUDB:dith_count_1\ and \PWM_Servo_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:cmp1\' (cost = 4):
\PWM_Servo_B:PWMUDB:cmp1\ <= (\PWM_Servo_B:PWMUDB:cmp1_less\
	OR \PWM_Servo_B:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_1\' (cost = 2):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:s_1\ <= ((not \PWM_Servo_B:PWMUDB:dith_count_0\ and \PWM_Servo_B:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_B:PWMUDB:dith_count_1\ and \PWM_Servo_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:cmp1\' (cost = 4):
\PWM_Servo_C:PWMUDB:cmp1\ <= (\PWM_Servo_C:PWMUDB:cmp1_less\
	OR \PWM_Servo_C:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_1\' (cost = 2):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:s_1\ <= ((not \PWM_Servo_C:PWMUDB:dith_count_0\ and \PWM_Servo_C:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_C:PWMUDB:dith_count_1\ and \PWM_Servo_C:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:cmp1\' (cost = 4):
\PWM_Servo_D:PWMUDB:cmp1\ <= (\PWM_Servo_D:PWMUDB:cmp1_less\
	OR \PWM_Servo_D:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_1\' (cost = 2):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:s_1\ <= ((not \PWM_Servo_D:PWMUDB:dith_count_0\ and \PWM_Servo_D:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_D:PWMUDB:dith_count_1\ and \PWM_Servo_D:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 168 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 273 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Servo_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Servo_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Servo_C:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Servo_D:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_RightMotor_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_RightMotor_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Servo_A:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Servo_B:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Servo_C:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Servo_D:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[102] = \UART:BUART:rx_bitclk\[150]
Removing Lhs of wire \UART:BUART:rx_status_0\[201] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[210] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_capture\[408] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[621] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[631] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[641] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_capture\[740] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[953] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[963] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[973] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_capture\[1079] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1292] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1302] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1312] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_capture\[1412] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1625] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1635] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1645] = zero[7]
Removing Lhs of wire \Timer_Front_Left:TimerUDB:trig_reg\[1794] = \Timer_Front_Left:TimerUDB:timer_enable\[1718]
Removing Lhs of wire \Timer_Front_Right:TimerUDB:trig_reg\[2012] = \Timer_Front_Right:TimerUDB:timer_enable\[1937]
Removing Lhs of wire \Timer_Left:TimerUDB:trig_reg\[2219] = \Timer_Left:TimerUDB:timer_enable\[2143]
Removing Lhs of wire \Timer_Right:TimerUDB:trig_reg\[2434] = \Timer_Right:TimerUDB:timer_enable\[2358]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_capture\[2766] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_24\[2979] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_16\[2989] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:b_8\[2999] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_capture\[3099] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_24\[3312] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_16\[3322] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_8\[3332] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_capture\[3432] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_24\[3645] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_16\[3655] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_8\[3665] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_capture\[3765] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\[3978] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\[3988] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\[3998] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[4062] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:runmode_enable\\D\[4072] = \PWM_LeftMotor_1:PWMUDB:control_7\[330]
Removing Lhs of wire \PWM_LeftMotor_1:PWMUDB:final_kill_reg\\D\[4080] = zero[7]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:runmode_enable\\D\[4088] = \PWM_LeftMotor_2:PWMUDB:control_7\[662]
Removing Lhs of wire \PWM_LeftMotor_2:PWMUDB:final_kill_reg\\D\[4096] = zero[7]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:runmode_enable\\D\[4104] = \PWM_RightMotor_1:PWMUDB:control_7\[1001]
Removing Lhs of wire \PWM_RightMotor_1:PWMUDB:final_kill_reg\\D\[4112] = zero[7]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:runmode_enable\\D\[4120] = \PWM_RightMotor_2:PWMUDB:control_7\[1334]
Removing Lhs of wire \PWM_RightMotor_2:PWMUDB:final_kill_reg\\D\[4128] = zero[7]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:runmode_enable\\D\[4172] = \PWM_Servo_A:PWMUDB:control_7\[2688]
Removing Lhs of wire \PWM_Servo_A:PWMUDB:final_kill_reg\\D\[4180] = zero[7]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:runmode_enable\\D\[4188] = \PWM_Servo_B:PWMUDB:control_7\[3021]
Removing Lhs of wire \PWM_Servo_B:PWMUDB:final_kill_reg\\D\[4196] = zero[7]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:runmode_enable\\D\[4204] = \PWM_Servo_C:PWMUDB:control_7\[3354]
Removing Lhs of wire \PWM_Servo_C:PWMUDB:final_kill_reg\\D\[4212] = zero[7]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:runmode_enable\\D\[4220] = \PWM_Servo_D:PWMUDB:control_7\[3687]
Removing Lhs of wire \PWM_Servo_D:PWMUDB:final_kill_reg\\D\[4228] = zero[7]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -dcpsoc3 testing2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.443ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 22 October 2019 11:16:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\ad.monash.edu\home\User041\zlii0010\Desktop\Main\Main\testing2.cydsn\testing2.cyprj -d CY8C5888LTI-LP097 testing2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_LeftMotor_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_LeftMotor_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RightMotor_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RightMotor_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo_A:PWMUDB:MODULE_18:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo_B:PWMUDB:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo_C:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo_D:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LeftMotor_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RightMotor_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_A:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_B:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_C:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo_D:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_3556
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_3466
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_3511
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_185
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_2034
    Digital Clock 6: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Clock_7'. Fanout=4, Signal=Net_445
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_LeftMotor_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_LeftMotor_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RightMotor_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RightMotor_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Front_Left:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Front_Left:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Front_Right:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Front_Right:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Left:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Left:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Right:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Right:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo_C:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo_D:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:rx_state_1\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftMotor_PWM_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftMotor_PWM_Pin_1(0)__PA ,
            pin_input => Net_4012 ,
            pad => LeftMotor_PWM_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftMotor_PWM_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftMotor_PWM_Pin_2(0)__PA ,
            pin_input => Net_650 ,
            pad => LeftMotor_PWM_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftMotor_Encoder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftMotor_Encoder(0)__PA ,
            fb => Net_988 ,
            pad => LeftMotor_Encoder(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightMotor_PWM_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightMotor_PWM_Pin_1(0)__PA ,
            pin_input => Net_3710 ,
            pad => RightMotor_PWM_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightMotor_PWM_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightMotor_PWM_Pin_2(0)__PA ,
            pin_input => Net_698 ,
            pad => RightMotor_PWM_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightMotor_Encoder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightMotor_Encoder(0)__PA ,
            fb => Net_982 ,
            pad => RightMotor_Encoder(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_2040 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            fb => Net_2036 ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_1(0)__PA ,
            fb => Net_3468 ,
            pad => Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_1(0)__PA ,
            fb => Net_3470 ,
            pad => Echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_2(0)__PA ,
            fb => Net_3515 ,
            pad => Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_2(0)__PA ,
            fb => Net_3513 ,
            pad => Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_3(0)__PA ,
            fb => Net_3560 ,
            pad => Echo_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_3(0)__PA ,
            fb => Net_3558 ,
            pad => Trigger_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass_P32(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass_P32(0)\__PA ,
            analog_term => \ADC:Net_23\ ,
            pad => \ADC:Bypass_P32(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            analog_term => Net_4073 ,
            pad => CS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start_Button(0)__PA ,
            pad => Start_Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED1(0)__PA ,
            pad => RED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN1(0)__PA ,
            pad => GREEN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE1(0)__PA ,
            pad => BLUE1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            analog_term => Net_4090 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED2(0)__PA ,
            pad => RED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN2(0)__PA ,
            pad => GREEN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE2(0)__PA ,
            pad => BLUE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_A(0)__PA ,
            pin_input => Net_466 ,
            pad => Pin_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_c(0)__PA ,
            pin_input => Net_467 ,
            pad => Pin_c(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_D(0)__PA ,
            pin_input => Net_468 ,
            pad => Pin_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B(0)__PA ,
            pin_input => Net_469 ,
            pad => Pin_B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_1:PWMUDB:tc_i\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_2:PWMUDB:tc_i\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_RightMotor_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_1:PWMUDB:tc_i\
        );
        Output = \PWM_RightMotor_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_RightMotor_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_2:PWMUDB:tc_i\
        );
        Output = \PWM_RightMotor_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\
        );
        Output = \Timer_Front_Left:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Front_Left:TimerUDB:run_mode\ * 
              \Timer_Front_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Front_Left:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\
        );
        Output = \Timer_Front_Right:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Front_Right:TimerUDB:run_mode\ * 
              \Timer_Front_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Front_Right:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\
        );
        Output = \Timer_Left:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_Left:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Left:TimerUDB:run_mode\ * \Timer_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Left:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\
        );
        Output = \Timer_Right:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_Right:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Right:TimerUDB:run_mode\ * 
              \Timer_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Right:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Servo_A:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_A:PWMUDB:runmode_enable\ * \PWM_Servo_A:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_A:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Servo_B:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_B:PWMUDB:runmode_enable\ * \PWM_Servo_B:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_B:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Servo_C:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_C:PWMUDB:runmode_enable\ * \PWM_Servo_C:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_C:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Servo_D:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_D:PWMUDB:runmode_enable\ * \PWM_Servo_D:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_D:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:control_7\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LeftMotor_1:PWMUDB:prevCompare1\ * 
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4012, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = Net_4012 (fanout=1)

    MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:control_7\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LeftMotor_2:PWMUDB:prevCompare1\ * 
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_650, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = Net_650 (fanout=1)

    MacroCell: Name=\PWM_RightMotor_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:control_7\
        );
        Output = \PWM_RightMotor_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_RightMotor_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RightMotor_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RightMotor_1:PWMUDB:prevCompare1\ * 
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3710, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = Net_3710 (fanout=1)

    MacroCell: Name=\PWM_RightMotor_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:control_7\
        );
        Output = \PWM_RightMotor_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_RightMotor_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RightMotor_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RightMotor_2:PWMUDB:prevCompare1\ * 
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_698, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = Net_698 (fanout=1)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2040
        );
        Output = \Timer_Front_Left:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2040 * \Timer_Front_Left:TimerUDB:control_7\
        );
        Output = \Timer_Front_Left:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN9_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_0 * 
              MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_0 * 
              !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_1 * MODIN9_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_1 * MODIN10_1 * 
              !MODIN10_0
            + Net_2036 * MODIN9_1
        );
        Output = MODIN9_1 (fanout=3)

    MacroCell: Name=MODIN9_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              !MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_0
            + Net_2036 * MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * MODIN9_0 * !MODIN10_1 * MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \Timer_Front_Left:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
            + Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:run_mode\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
            + Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:per_zero\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Left:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_Front_Left:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Front_Left:TimerUDB:timer_enable\ * 
              \Timer_Front_Left:TimerUDB:run_mode\ * 
              \Timer_Front_Left:TimerUDB:per_zero\ * !Net_2036
            + !Net_2036 * \Timer_Front_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Left:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3470
        );
        Output = \Timer_Front_Right:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3470 * \Timer_Front_Right:TimerUDB:control_7\
        );
        Output = \Timer_Front_Right:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN12_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0 * 
              MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0 * 
              !MODIN13_0
            + Net_3468 * MODIN12_1
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN12_0
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN12_1 (fanout=3)

    MacroCell: Name=MODIN12_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              !MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN13_0
            + Net_3468 * MODIN12_0
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0
        );
        Output = MODIN12_0 (fanout=3)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \Timer_Front_Right:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:timer_enable\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
            + !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:run_mode\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
            + !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:per_zero\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Right:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_Front_Right:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3468 * \Timer_Front_Right:TimerUDB:timer_enable\ * 
              \Timer_Front_Right:TimerUDB:run_mode\ * 
              \Timer_Front_Right:TimerUDB:per_zero\
            + !Net_3468 * \Timer_Front_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Right:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_Left:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3515
        );
        Output = \Timer_Left:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_Left:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Left:TimerUDB:control_7\ * Net_3515
        );
        Output = \Timer_Left:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN15_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_0 * 
              MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_0 * 
              !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_1 * MODIN15_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_1 * MODIN16_1 * 
              !MODIN16_0
            + Net_3513 * MODIN15_1
        );
        Output = MODIN15_1 (fanout=3)

    MacroCell: Name=MODIN15_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              !MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_0
            + Net_3513 * MODIN15_0
        );
        Output = MODIN15_0 (fanout=3)

    MacroCell: Name=\Timer_Left:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              !MODIN15_0 * !MODIN16_1 * !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              MODIN15_0 * !MODIN16_1 * MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              !MODIN15_0 * MODIN16_1 * !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              MODIN15_0 * MODIN16_1 * MODIN16_0
        );
        Output = \Timer_Left:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Left:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
            + \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:run_mode\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
            + \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:per_zero\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Left:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_Left:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Left:TimerUDB:timer_enable\ * 
              \Timer_Left:TimerUDB:run_mode\ * \Timer_Left:TimerUDB:per_zero\ * 
              !Net_3513
            + !Net_3513 * \Timer_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Left:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_Right:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3560
        );
        Output = \Timer_Right:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_Right:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Right:TimerUDB:control_7\ * Net_3560
        );
        Output = \Timer_Right:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_Right:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\
            + \Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:int_capt_count_1\ * Net_3558
        );
        Output = \Timer_Right:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Right:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558
            + \Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558
            + \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558
            + !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + Net_3558 * \Timer_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Right:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Right:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Right:TimerUDB:control_1\ * 
              \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:control_1\ * 
              \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Right:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Right:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
            + \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:run_mode\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
            + \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:per_zero\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Right:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_Right:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:run_mode\ * 
              \Timer_Right:TimerUDB:per_zero\ * !Net_3558
            + !Net_3558 * \Timer_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Right:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_Servo_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_A:PWMUDB:control_7\
        );
        Output = \PWM_Servo_A:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Servo_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_A:PWMUDB:cmp1_eq\ * !\PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_A:PWMUDB:prevCompare1\ * 
              \PWM_Servo_A:PWMUDB:cmp1_eq\
            + !\PWM_Servo_A:PWMUDB:prevCompare1\ * 
              \PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_466, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_A:PWMUDB:runmode_enable\ * 
              \PWM_Servo_A:PWMUDB:cmp1_eq\
            + \PWM_Servo_A:PWMUDB:runmode_enable\ * 
              \PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = Net_466 (fanout=1)

    MacroCell: Name=\PWM_Servo_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_B:PWMUDB:control_7\
        );
        Output = \PWM_Servo_B:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Servo_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_B:PWMUDB:cmp1_eq\ * !\PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_B:PWMUDB:prevCompare1\ * 
              \PWM_Servo_B:PWMUDB:cmp1_eq\
            + !\PWM_Servo_B:PWMUDB:prevCompare1\ * 
              \PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_469, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_B:PWMUDB:runmode_enable\ * 
              \PWM_Servo_B:PWMUDB:cmp1_eq\
            + \PWM_Servo_B:PWMUDB:runmode_enable\ * 
              \PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = Net_469 (fanout=1)

    MacroCell: Name=\PWM_Servo_C:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_C:PWMUDB:control_7\
        );
        Output = \PWM_Servo_C:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Servo_C:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_C:PWMUDB:cmp1_eq\ * !\PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_C:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo_C:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_C:PWMUDB:prevCompare1\ * 
              \PWM_Servo_C:PWMUDB:cmp1_eq\
            + !\PWM_Servo_C:PWMUDB:prevCompare1\ * 
              \PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_C:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_467, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_C:PWMUDB:runmode_enable\ * 
              \PWM_Servo_C:PWMUDB:cmp1_eq\
            + \PWM_Servo_C:PWMUDB:runmode_enable\ * 
              \PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=1)

    MacroCell: Name=\PWM_Servo_D:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_D:PWMUDB:control_7\
        );
        Output = \PWM_Servo_D:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Servo_D:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_D:PWMUDB:cmp1_eq\ * !\PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_D:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo_D:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_D:PWMUDB:prevCompare1\ * 
              \PWM_Servo_D:PWMUDB:cmp1_eq\
            + !\PWM_Servo_D:PWMUDB:prevCompare1\ * 
              \PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_D:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_468, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_D:PWMUDB:runmode_enable\ * 
              \PWM_Servo_D:PWMUDB:cmp1_eq\
            + \PWM_Servo_D:PWMUDB:runmode_enable\ * 
              \PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = Net_468 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_LeftMotor_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_LeftMotor_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_LeftMotor_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_LeftMotor_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_LeftMotor_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_LeftMotor_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_LeftMotor_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_LeftMotor_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_LeftMotor_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_LeftMotor_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_LeftMotor_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_LeftMotor_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_RightMotor_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_RightMotor_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RightMotor_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RightMotor_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RightMotor_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RightMotor_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_RightMotor_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_RightMotor_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RightMotor_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RightMotor_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RightMotor_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RightMotor_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Front_Left:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2034 ,
            cs_addr_2 => Net_2036 ,
            cs_addr_1 => \Timer_Front_Left:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Front_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Front_Left:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Front_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Front_Left:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Front_Left:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2034 ,
            cs_addr_2 => Net_2036 ,
            cs_addr_1 => \Timer_Front_Left:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Front_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Front_Left:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Front_Left:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Front_Left:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Front_Left:TimerUDB:status_2\ ,
            chain_in => \Timer_Front_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Front_Left:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Front_Right:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3466 ,
            cs_addr_2 => Net_3468 ,
            cs_addr_1 => \Timer_Front_Right:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Front_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Front_Right:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Front_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Front_Right:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Front_Right:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3466 ,
            cs_addr_2 => Net_3468 ,
            cs_addr_1 => \Timer_Front_Right:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Front_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Front_Right:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Front_Right:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Front_Right:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Front_Right:TimerUDB:status_2\ ,
            chain_in => \Timer_Front_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Front_Right:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Left:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3511 ,
            cs_addr_2 => Net_3513 ,
            cs_addr_1 => \Timer_Left:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Left:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Left:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Left:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3511 ,
            cs_addr_2 => Net_3513 ,
            cs_addr_1 => \Timer_Left:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Left:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Left:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Left:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Left:TimerUDB:status_2\ ,
            chain_in => \Timer_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Left:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Right:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3556 ,
            cs_addr_2 => Net_3558 ,
            cs_addr_1 => \Timer_Right:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Right:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Right:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Right:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3556 ,
            cs_addr_2 => Net_3558 ,
            cs_addr_1 => \Timer_Right:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Right:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Right:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Right:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Right:TimerUDB:status_2\ ,
            chain_in => \Timer_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Right:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Servo_A:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_445 ,
            cs_addr_2 => \PWM_Servo_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo_A:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Servo_A:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Servo_A:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo_A:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo_A:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Servo_B:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_445 ,
            cs_addr_2 => \PWM_Servo_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo_B:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Servo_B:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Servo_B:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo_B:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo_B:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Servo_C:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_445 ,
            cs_addr_2 => \PWM_Servo_C:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo_C:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Servo_C:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Servo_C:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo_C:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo_C:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Servo_D:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_445 ,
            cs_addr_2 => \PWM_Servo_D:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo_D:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Servo_D:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Servo_D:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo_D:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo_D:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_2 => \UART:BUART:rx_status_2\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_LeftMotor_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_185 ,
            status_3 => \PWM_LeftMotor_1:PWMUDB:status_3\ ,
            status_2 => \PWM_LeftMotor_1:PWMUDB:status_2\ ,
            status_0 => \PWM_LeftMotor_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_LeftMotor_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_185 ,
            status_3 => \PWM_LeftMotor_2:PWMUDB:status_3\ ,
            status_2 => \PWM_LeftMotor_2:PWMUDB:status_2\ ,
            status_0 => \PWM_LeftMotor_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RightMotor_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_185 ,
            status_3 => \PWM_RightMotor_1:PWMUDB:status_3\ ,
            status_2 => \PWM_RightMotor_1:PWMUDB:status_2\ ,
            status_0 => \PWM_RightMotor_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RightMotor_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_185 ,
            status_3 => \PWM_RightMotor_2:PWMUDB:status_3\ ,
            status_2 => \PWM_RightMotor_2:PWMUDB:status_2\ ,
            status_0 => \PWM_RightMotor_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Front_Left:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2036 ,
            clock => Net_2034 ,
            status_3 => \Timer_Front_Left:TimerUDB:status_3\ ,
            status_2 => \Timer_Front_Left:TimerUDB:status_2\ ,
            status_1 => \Timer_Front_Left:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Front_Left:TimerUDB:status_tc\ ,
            interrupt => Net_3321 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Front_Right:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3468 ,
            clock => Net_3466 ,
            status_3 => \Timer_Front_Right:TimerUDB:status_3\ ,
            status_2 => \Timer_Front_Right:TimerUDB:status_2\ ,
            status_1 => \Timer_Front_Right:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Front_Right:TimerUDB:status_tc\ ,
            interrupt => Net_3469 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Left:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3513 ,
            clock => Net_3511 ,
            status_3 => \Timer_Left:TimerUDB:status_3\ ,
            status_2 => \Timer_Left:TimerUDB:status_2\ ,
            status_1 => \Timer_Left:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Left:TimerUDB:status_tc\ ,
            interrupt => Net_3514 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Right:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3558 ,
            clock => Net_3556 ,
            status_3 => \Timer_Right:TimerUDB:status_3\ ,
            status_2 => \Timer_Right:TimerUDB:status_2\ ,
            status_1 => \Timer_Right:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Right:TimerUDB:status_tc\ ,
            interrupt => Net_3559 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo_A:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_445 ,
            status_3 => \PWM_Servo_A:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo_A:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo_B:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_445 ,
            status_3 => \PWM_Servo_B:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo_B:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo_C:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_445 ,
            status_3 => \PWM_Servo_C:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo_C:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo_C:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo_D:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_445 ,
            status_3 => \PWM_Servo_D:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo_D:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo_D:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART:Net_9\ ,
            control_7 => \UART:BUART:control_7\ ,
            control_6 => \UART:BUART:control_6\ ,
            control_5 => \UART:BUART:control_5\ ,
            control_4 => \UART:BUART:control_4\ ,
            control_3 => \UART:BUART:control_3\ ,
            control_2 => \UART:BUART:control_2\ ,
            control_1 => \UART:BUART:control_1\ ,
            control_0 => \UART:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_LeftMotor_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_185 ,
            control_7 => \PWM_LeftMotor_1:PWMUDB:control_7\ ,
            control_6 => \PWM_LeftMotor_1:PWMUDB:control_6\ ,
            control_5 => \PWM_LeftMotor_1:PWMUDB:control_5\ ,
            control_4 => \PWM_LeftMotor_1:PWMUDB:control_4\ ,
            control_3 => \PWM_LeftMotor_1:PWMUDB:control_3\ ,
            control_2 => \PWM_LeftMotor_1:PWMUDB:control_2\ ,
            control_1 => \PWM_LeftMotor_1:PWMUDB:control_1\ ,
            control_0 => \PWM_LeftMotor_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_LeftMotor_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_185 ,
            control_7 => \PWM_LeftMotor_2:PWMUDB:control_7\ ,
            control_6 => \PWM_LeftMotor_2:PWMUDB:control_6\ ,
            control_5 => \PWM_LeftMotor_2:PWMUDB:control_5\ ,
            control_4 => \PWM_LeftMotor_2:PWMUDB:control_4\ ,
            control_3 => \PWM_LeftMotor_2:PWMUDB:control_3\ ,
            control_2 => \PWM_LeftMotor_2:PWMUDB:control_2\ ,
            control_1 => \PWM_LeftMotor_2:PWMUDB:control_1\ ,
            control_0 => \PWM_LeftMotor_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_RightMotor_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_185 ,
            control_7 => \PWM_RightMotor_1:PWMUDB:control_7\ ,
            control_6 => \PWM_RightMotor_1:PWMUDB:control_6\ ,
            control_5 => \PWM_RightMotor_1:PWMUDB:control_5\ ,
            control_4 => \PWM_RightMotor_1:PWMUDB:control_4\ ,
            control_3 => \PWM_RightMotor_1:PWMUDB:control_3\ ,
            control_2 => \PWM_RightMotor_1:PWMUDB:control_2\ ,
            control_1 => \PWM_RightMotor_1:PWMUDB:control_1\ ,
            control_0 => \PWM_RightMotor_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_RightMotor_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_185 ,
            control_7 => \PWM_RightMotor_2:PWMUDB:control_7\ ,
            control_6 => \PWM_RightMotor_2:PWMUDB:control_6\ ,
            control_5 => \PWM_RightMotor_2:PWMUDB:control_5\ ,
            control_4 => \PWM_RightMotor_2:PWMUDB:control_4\ ,
            control_3 => \PWM_RightMotor_2:PWMUDB:control_3\ ,
            control_2 => \PWM_RightMotor_2:PWMUDB:control_2\ ,
            control_1 => \PWM_RightMotor_2:PWMUDB:control_1\ ,
            control_0 => \PWM_RightMotor_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Front_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2034 ,
            control_7 => \Timer_Front_Left:TimerUDB:control_7\ ,
            control_6 => \Timer_Front_Left:TimerUDB:control_6\ ,
            control_5 => \Timer_Front_Left:TimerUDB:control_5\ ,
            control_4 => \Timer_Front_Left:TimerUDB:control_4\ ,
            control_3 => \Timer_Front_Left:TimerUDB:control_3\ ,
            control_2 => \Timer_Front_Left:TimerUDB:control_2\ ,
            control_1 => MODIN10_1 ,
            control_0 => MODIN10_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Front_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3466 ,
            control_7 => \Timer_Front_Right:TimerUDB:control_7\ ,
            control_6 => \Timer_Front_Right:TimerUDB:control_6\ ,
            control_5 => \Timer_Front_Right:TimerUDB:control_5\ ,
            control_4 => \Timer_Front_Right:TimerUDB:control_4\ ,
            control_3 => \Timer_Front_Right:TimerUDB:control_3\ ,
            control_2 => \Timer_Front_Right:TimerUDB:control_2\ ,
            control_1 => MODIN13_1 ,
            control_0 => MODIN13_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3511 ,
            control_7 => \Timer_Left:TimerUDB:control_7\ ,
            control_6 => \Timer_Left:TimerUDB:control_6\ ,
            control_5 => \Timer_Left:TimerUDB:control_5\ ,
            control_4 => \Timer_Left:TimerUDB:control_4\ ,
            control_3 => \Timer_Left:TimerUDB:control_3\ ,
            control_2 => \Timer_Left:TimerUDB:control_2\ ,
            control_1 => MODIN16_1 ,
            control_0 => MODIN16_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3556 ,
            control_7 => \Timer_Right:TimerUDB:control_7\ ,
            control_6 => \Timer_Right:TimerUDB:control_6\ ,
            control_5 => \Timer_Right:TimerUDB:control_5\ ,
            control_4 => \Timer_Right:TimerUDB:control_4\ ,
            control_3 => \Timer_Right:TimerUDB:control_3\ ,
            control_2 => \Timer_Right:TimerUDB:control_2\ ,
            control_1 => \Timer_Right:TimerUDB:control_1\ ,
            control_0 => \Timer_Right:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo_A:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_445 ,
            control_7 => \PWM_Servo_A:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo_A:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo_A:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo_A:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo_A:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo_A:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo_A:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo_B:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_445 ,
            control_7 => \PWM_Servo_B:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo_B:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo_B:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo_B:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo_B:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo_B:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo_B:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo_C:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_445 ,
            control_7 => \PWM_Servo_C:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo_C:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo_C:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo_C:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo_C:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo_C:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo_C:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo_C:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo_D:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_445 ,
            control_7 => \PWM_Servo_D:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo_D:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo_D:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo_D:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo_D:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo_D:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo_D:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo_D:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =LeftMotor_Encoder_ISR
        PORT MAP (
            interrupt => Net_988 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RightMotor_Encoder_ISR
        PORT MAP (
            interrupt => Net_982 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_3321 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_3469 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_3514 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_3559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4068 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   34 :   14 :   48 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  109 :   83 :  192 : 56.77 %
  Unique P-terms              :  215 :  169 :  384 : 55.99 %
  Total P-terms               :  222 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   14 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   14 :   10 :   24 : 58.33 %
    Control Registers         :   13 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 35s.348ms
Tech Mapping phase: Elapsed time ==> 35s.520ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : BLUE1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : BLUE2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CS2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Echo(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Echo_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Echo_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : GREEN1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : GREEN2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LeftMotor_Encoder(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LeftMotor_PWM_Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LeftMotor_PWM_Pin_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_A(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_D(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_c(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : RED1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : RED2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RightMotor_Encoder(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RightMotor_PWM_Pin_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RightMotor_PWM_Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start_Button(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Trigger(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Trigger_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Trigger_3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\ (fixed, DSM-ExtVrefR)
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : BLUE1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : BLUE2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CS1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CS2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Echo(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Echo_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Echo_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : GREEN1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : GREEN2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LeftMotor_Encoder(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LeftMotor_PWM_Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LeftMotor_PWM_Pin_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_A(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_D(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_c(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : RED1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : RED2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RightMotor_Encoder(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RightMotor_PWM_Pin_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RightMotor_PWM_Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start_Button(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Trigger(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Trigger_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Trigger_3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\ (fixed, DSM-ExtVrefR)
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC:viDAC8\
SC[3]@[FFB(SC,3)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2

Analog Placement phase: Elapsed time ==> 2s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[2]@[FFB(Comparator,2)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_260 {
    sc_3_vin
    agr0_x_sc_3_vin
    agr0
    agr0_x_vidac_1_iout
    vidac_1_iout
  }
  Net: Net_4073 {
    p3_3
  }
  Net: Net_4090 {
    p3_7
  }
  Net: \ADC:Net_23\ {
    p3_2_exvref
    p3_2
  }
  Net: Net_196 {
    sc_3_vout
    agr4_x_sc_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_4066 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \IDAC:Net_124\ {
  }
  Net: Net_4072 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
    sc_3_bgref
    sc_3_bgref_x_sc_3_vref
    sc_3_vref
  }
  Net: __vref_1024_master__ {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
    sc_3_bgref
    sc_3_bgref_x_sc_3_vref
    sc_3_vref
  }
  Net: AmuxNet::MUX {
    sc_3_vin
    agr7_x_sc_3_vin
    agr7
    agr7_x_p3_7
    agr7_x_p3_3
    p3_7
    p3_3
  }
}
Map of item to net {
  sc_3_vin                                         -> Net_260
  agr0_x_sc_3_vin                                  -> Net_260
  agr0                                             -> Net_260
  agr0_x_vidac_1_iout                              -> Net_260
  vidac_1_iout                                     -> Net_260
  p3_2_exvref                                      -> \ADC:Net_23\
  p3_2                                             -> \ADC:Net_23\
  sc_3_vout                                        -> Net_196
  agr4_x_sc_3_vout                                 -> Net_196
  agr4                                             -> Net_196
  agl4_x_agr4                                      -> Net_196
  agl4                                             -> Net_196
  agl4_x_dsm_0_vplus                               -> Net_196
  dsm_0_vplus                                      -> Net_196
  common_vref_1024                                 -> Net_4066
  comp_02_vref_1024                                -> Net_4066
  comp_02_vref_1024_x_comp_2_vminus                -> Net_4066
  comp_2_vminus                                    -> Net_4066
  agl5_x_comp_2_vminus                             -> Net_4066
  agl5                                             -> Net_4066
  agl5_x_dsm_0_vminus                              -> Net_4066
  dsm_0_vminus                                     -> Net_4066
  sc_3_bgref                                       -> Net_4072
  sc_3_bgref_x_sc_3_vref                           -> Net_4072
  sc_3_vref                                        -> Net_4072
  p3_3                                             -> Net_4073
  p3_7                                             -> Net_4090
  agr7_x_sc_3_vin                                  -> AmuxNet::MUX
  agr7                                             -> AmuxNet::MUX
  agr7_x_p3_7                                      -> AmuxNet::MUX
  agr7_x_p3_3                                      -> AmuxNet::MUX
}
Mux Info {
  Mux: MUX {
     Mouth: Net_260
     Guts:  AmuxNet::MUX
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_4073
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agr7_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 1 {
      Net:   Net_4090
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agr7_x_sc_3_vin
        sc_3_vin
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.420ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.49
                   Pterms :            5.02
               Macrocells :            2.53
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      10.23 :       4.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:control_7\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LeftMotor_2:PWMUDB:prevCompare1\ * 
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_2:PWMUDB:tc_i\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_LeftMotor_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_650, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_2:PWMUDB:cmp1_less\
        );
        Output = Net_650 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_LeftMotor_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_LeftMotor_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_LeftMotor_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_LeftMotor_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_LeftMotor_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_LeftMotor_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_LeftMotor_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_185 ,
        status_3 => \PWM_LeftMotor_2:PWMUDB:status_3\ ,
        status_2 => \PWM_LeftMotor_2:PWMUDB:status_2\ ,
        status_0 => \PWM_LeftMotor_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_LeftMotor_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_185 ,
        control_7 => \PWM_LeftMotor_2:PWMUDB:control_7\ ,
        control_6 => \PWM_LeftMotor_2:PWMUDB:control_6\ ,
        control_5 => \PWM_LeftMotor_2:PWMUDB:control_5\ ,
        control_4 => \PWM_LeftMotor_2:PWMUDB:control_4\ ,
        control_3 => \PWM_LeftMotor_2:PWMUDB:control_3\ ,
        control_2 => \PWM_LeftMotor_2:PWMUDB:control_2\ ,
        control_1 => \PWM_LeftMotor_2:PWMUDB:control_1\ ,
        control_0 => \PWM_LeftMotor_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_698, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = Net_698 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RightMotor_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RightMotor_2:PWMUDB:prevCompare1\ * 
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RightMotor_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_2:PWMUDB:tc_i\
        );
        Output = \PWM_RightMotor_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RightMotor_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:control_7\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RightMotor_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_RightMotor_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RightMotor_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RightMotor_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RightMotor_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RightMotor_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_RightMotor_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_185 ,
        status_3 => \PWM_RightMotor_2:PWMUDB:status_3\ ,
        status_2 => \PWM_RightMotor_2:PWMUDB:status_2\ ,
        status_0 => \PWM_RightMotor_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_LeftMotor_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_185 ,
        control_7 => \PWM_LeftMotor_1:PWMUDB:control_7\ ,
        control_6 => \PWM_LeftMotor_1:PWMUDB:control_6\ ,
        control_5 => \PWM_LeftMotor_1:PWMUDB:control_5\ ,
        control_4 => \PWM_LeftMotor_1:PWMUDB:control_4\ ,
        control_3 => \PWM_LeftMotor_1:PWMUDB:control_3\ ,
        control_2 => \PWM_LeftMotor_1:PWMUDB:control_2\ ,
        control_1 => \PWM_LeftMotor_1:PWMUDB:control_1\ ,
        control_0 => \PWM_LeftMotor_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_RightMotor_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_2:PWMUDB:control_7\
        );
        Output = \PWM_RightMotor_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3710, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = Net_3710 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RightMotor_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_RightMotor_1:PWMUDB:tc_i\
        );
        Output = \PWM_RightMotor_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RightMotor_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RightMotor_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RightMotor_1:PWMUDB:prevCompare1\ * 
              \PWM_RightMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_RightMotor_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RightMotor_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_RightMotor_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RightMotor_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RightMotor_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RightMotor_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RightMotor_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_2 => \UART:BUART:rx_status_2\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART:Net_9\ ,
        control_7 => \UART:BUART:control_7\ ,
        control_6 => \UART:BUART:control_6\ ,
        control_5 => \UART:BUART:control_5\ ,
        control_4 => \UART:BUART:control_4\ ,
        control_3 => \UART:BUART:control_3\ ,
        control_2 => \UART:BUART:control_2\ ,
        control_1 => \UART:BUART:control_1\ ,
        control_0 => \UART:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Front_Left:TimerUDB:run_mode\ * 
              \Timer_Front_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Front_Left:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_RightMotor_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_185 ,
        status_3 => \PWM_RightMotor_1:PWMUDB:status_3\ ,
        status_2 => \PWM_RightMotor_1:PWMUDB:status_2\ ,
        status_0 => \PWM_RightMotor_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
            + Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:run_mode\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
            + Net_2040 * \Timer_Front_Left:TimerUDB:control_7\ * 
              !\Timer_Front_Left:TimerUDB:per_zero\ * !Net_2036 * 
              !\Timer_Front_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Left:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Front_Left:TimerUDB:timer_enable\ * 
              \Timer_Front_Left:TimerUDB:run_mode\ * 
              \Timer_Front_Left:TimerUDB:per_zero\ * !Net_2036
            + !Net_2036 * \Timer_Front_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Left:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2040 * \Timer_Front_Left:TimerUDB:control_7\
        );
        Output = \Timer_Front_Left:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN9_0, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              !MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_0
            + Net_2036 * MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2040
        );
        Output = \Timer_Front_Left:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Front_Left:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2034 ,
        cs_addr_2 => Net_2036 ,
        cs_addr_1 => \Timer_Front_Left:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Front_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Front_Left:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Front_Left:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Front_Left:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Front_Left:TimerUDB:status_2\ ,
        chain_in => \Timer_Front_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Front_Left:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\Timer_Front_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2034 ,
        control_7 => \Timer_Front_Left:TimerUDB:control_7\ ,
        control_6 => \Timer_Front_Left:TimerUDB:control_6\ ,
        control_5 => \Timer_Front_Left:TimerUDB:control_5\ ,
        control_4 => \Timer_Front_Left:TimerUDB:control_4\ ,
        control_3 => \Timer_Front_Left:TimerUDB:control_3\ ,
        control_2 => \Timer_Front_Left:TimerUDB:control_2\ ,
        control_1 => MODIN10_1 ,
        control_0 => MODIN10_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3470 * \Timer_Front_Right:TimerUDB:control_7\
        );
        Output = \Timer_Front_Right:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:timer_enable\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
            + !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:run_mode\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
            + !Net_3468 * Net_3470 * \Timer_Front_Right:TimerUDB:control_7\ * 
              !\Timer_Front_Right:TimerUDB:per_zero\ * 
              !\Timer_Front_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Right:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3468 * \Timer_Front_Right:TimerUDB:timer_enable\ * 
              \Timer_Front_Right:TimerUDB:run_mode\ * 
              \Timer_Front_Right:TimerUDB:per_zero\
            + !Net_3468 * \Timer_Front_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Front_Right:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Front_Right:TimerUDB:run_mode\ * 
              \Timer_Front_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Front_Right:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Front_Right:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3466 ,
        cs_addr_2 => Net_3468 ,
        cs_addr_1 => \Timer_Front_Right:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Front_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Front_Right:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Front_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Front_Right:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\PWM_RightMotor_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_185 ,
        control_7 => \PWM_RightMotor_2:PWMUDB:control_7\ ,
        control_6 => \PWM_RightMotor_2:PWMUDB:control_6\ ,
        control_5 => \PWM_RightMotor_2:PWMUDB:control_5\ ,
        control_4 => \PWM_RightMotor_2:PWMUDB:control_4\ ,
        control_3 => \PWM_RightMotor_2:PWMUDB:control_3\ ,
        control_2 => \PWM_RightMotor_2:PWMUDB:control_2\ ,
        control_1 => \PWM_RightMotor_2:PWMUDB:control_1\ ,
        control_0 => \PWM_RightMotor_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Left:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3511 ,
        cs_addr_2 => Net_3513 ,
        cs_addr_1 => \Timer_Left:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Left:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Left:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Left:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Left:TimerUDB:status_2\ ,
        chain_in => \Timer_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Left:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\PWM_RightMotor_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_185 ,
        control_7 => \PWM_RightMotor_1:PWMUDB:control_7\ ,
        control_6 => \PWM_RightMotor_1:PWMUDB:control_6\ ,
        control_5 => \PWM_RightMotor_1:PWMUDB:control_5\ ,
        control_4 => \PWM_RightMotor_1:PWMUDB:control_4\ ,
        control_3 => \PWM_RightMotor_1:PWMUDB:control_3\ ,
        control_2 => \PWM_RightMotor_1:PWMUDB:control_2\ ,
        control_1 => \PWM_RightMotor_1:PWMUDB:control_1\ ,
        control_0 => \PWM_RightMotor_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_Servo_B:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_445 ,
        control_7 => \PWM_Servo_B:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo_B:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo_B:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo_B:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo_B:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo_B:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo_B:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_Front_Left:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2036 ,
        clock => Net_2034 ,
        status_3 => \Timer_Front_Left:TimerUDB:status_3\ ,
        status_2 => \Timer_Front_Left:TimerUDB:status_2\ ,
        status_1 => \Timer_Front_Left:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Front_Left:TimerUDB:status_tc\ ,
        interrupt => Net_3321 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_0 * 
              MODIN10_1
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_0 * 
              !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_1 * MODIN9_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * MODIN9_1 * MODIN10_1 * 
              !MODIN10_0
            + Net_2036 * MODIN9_1
        );
        Output = MODIN9_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\
        );
        Output = \Timer_Front_Left:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Front_Left:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2034) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * 
              !MODIN9_1 * MODIN9_0 * !MODIN10_1 * MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + !Net_2040 * \Timer_Front_Left:TimerUDB:capture_last\ * 
              \Timer_Front_Left:TimerUDB:timer_enable\ * !Net_2036 * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \Timer_Front_Left:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Front_Left:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2034 ,
        cs_addr_2 => Net_2036 ,
        cs_addr_1 => \Timer_Front_Left:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Front_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Front_Left:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Front_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Front_Left:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3470
        );
        Output = \Timer_Front_Right:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN12_0, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              !MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN13_0
            + Net_3468 * MODIN12_0
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0
        );
        Output = MODIN12_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \Timer_Front_Right:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Front_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\
        );
        Output = \Timer_Front_Right:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Front_Right:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3466 ,
        cs_addr_2 => Net_3468 ,
        cs_addr_1 => \Timer_Front_Right:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Front_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Front_Right:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Front_Right:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Front_Right:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Front_Right:TimerUDB:status_2\ ,
        chain_in => \Timer_Front_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Front_Right:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Front_Right:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3468 ,
        clock => Net_3466 ,
        status_3 => \Timer_Front_Right:TimerUDB:status_3\ ,
        status_2 => \Timer_Front_Right:TimerUDB:status_2\ ,
        status_1 => \Timer_Front_Right:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Front_Right:TimerUDB:status_tc\ ,
        interrupt => Net_3469 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Front_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3466 ,
        control_7 => \Timer_Front_Right:TimerUDB:control_7\ ,
        control_6 => \Timer_Front_Right:TimerUDB:control_6\ ,
        control_5 => \Timer_Front_Right:TimerUDB:control_5\ ,
        control_4 => \Timer_Front_Right:TimerUDB:control_4\ ,
        control_3 => \Timer_Front_Right:TimerUDB:control_3\ ,
        control_2 => \Timer_Front_Right:TimerUDB:control_2\ ,
        control_1 => MODIN13_1 ,
        control_0 => MODIN13_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Left:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              !MODIN15_0 * !MODIN16_1 * !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              MODIN15_0 * !MODIN16_1 * MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              !MODIN15_0 * MODIN16_1 * !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              MODIN15_0 * MODIN16_1 * MODIN16_0
        );
        Output = \Timer_Left:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\
        );
        Output = \Timer_Left:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Left:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3515
        );
        Output = \Timer_Left:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN15_0, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * !MODIN15_1 * 
              MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_1 * 
              !MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_0
            + Net_3513 * MODIN15_0
        );
        Output = MODIN15_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Left:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3511 ,
        cs_addr_2 => Net_3513 ,
        cs_addr_1 => \Timer_Left:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Left:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Left:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer_Left:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3513 ,
        clock => Net_3511 ,
        status_3 => \Timer_Left:TimerUDB:status_3\ ,
        status_2 => \Timer_Left:TimerUDB:status_2\ ,
        status_1 => \Timer_Left:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Left:TimerUDB:status_tc\ ,
        interrupt => Net_3514 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3511 ,
        control_7 => \Timer_Left:TimerUDB:control_7\ ,
        control_6 => \Timer_Left:TimerUDB:control_6\ ,
        control_5 => \Timer_Left:TimerUDB:control_5\ ,
        control_4 => \Timer_Left:TimerUDB:control_4\ ,
        control_3 => \Timer_Left:TimerUDB:control_3\ ,
        control_2 => \Timer_Left:TimerUDB:control_2\ ,
        control_1 => MODIN16_1 ,
        control_0 => MODIN16_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN15_1, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_0 * 
              MODIN16_1
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * MODIN15_0 * 
              !MODIN16_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_1 * MODIN15_0
            + !Net_3515 * \Timer_Left:TimerUDB:capture_last\ * 
              \Timer_Left:TimerUDB:timer_enable\ * MODIN15_1 * MODIN16_1 * 
              !MODIN16_0
            + Net_3513 * MODIN15_1
        );
        Output = MODIN15_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_B:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_B:PWMUDB:runmode_enable\ * \PWM_Servo_B:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_B:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_B:PWMUDB:prevCompare1\ * 
              \PWM_Servo_B:PWMUDB:cmp1_eq\
            + !\PWM_Servo_B:PWMUDB:prevCompare1\ * 
              \PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_B:PWMUDB:cmp1_eq\ * !\PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_469, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_B:PWMUDB:runmode_enable\ * 
              \PWM_Servo_B:PWMUDB:cmp1_eq\
            + \PWM_Servo_B:PWMUDB:runmode_enable\ * 
              \PWM_Servo_B:PWMUDB:cmp1_less\
        );
        Output = Net_469 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Servo_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_B:PWMUDB:control_7\
        );
        Output = \PWM_Servo_B:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo_B:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_445 ,
        cs_addr_2 => \PWM_Servo_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo_B:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Servo_B:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Servo_B:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo_B:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo_B:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo_B:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_445 ,
        status_3 => \PWM_Servo_B:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo_B:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Right:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Right:TimerUDB:control_7\ * Net_3560
        );
        Output = \Timer_Right:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Right:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
            + \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:run_mode\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
            + \Timer_Right:TimerUDB:control_7\ * Net_3560 * 
              !\Timer_Right:TimerUDB:per_zero\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Right:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Right:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:run_mode\ * 
              \Timer_Right:TimerUDB:per_zero\ * !Net_3558
            + !Net_3558 * \Timer_Right:TimerUDB:trig_disable\
        );
        Output = \Timer_Right:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Right:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Right:TimerUDB:run_mode\ * 
              \Timer_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Right:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Servo_D:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_D:PWMUDB:control_7\
        );
        Output = \PWM_Servo_D:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Right:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3556 ,
        cs_addr_2 => Net_3558 ,
        cs_addr_1 => \Timer_Right:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Right:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Right:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Right:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Right:TimerUDB:status_2\ ,
        chain_in => \Timer_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Right:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\PWM_Servo_D:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_445 ,
        control_7 => \PWM_Servo_D:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo_D:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo_D:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo_D:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo_D:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo_D:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo_D:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo_D:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN12_1, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3466) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0 * 
              MODIN13_1
            + !Net_3468 * !Net_3470 * 
              \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_0 * 
              !MODIN13_0
            + Net_3468 * MODIN12_1
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN12_0
            + !Net_3470 * \Timer_Front_Right:TimerUDB:capture_last\ * 
              \Timer_Front_Right:TimerUDB:timer_enable\ * MODIN12_1 * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN12_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Servo_C:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_C:PWMUDB:runmode_enable\ * \PWM_Servo_C:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_C:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo_C:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_C:PWMUDB:prevCompare1\ * 
              \PWM_Servo_C:PWMUDB:cmp1_eq\
            + !\PWM_Servo_C:PWMUDB:prevCompare1\ * 
              \PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_C:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_C:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_C:PWMUDB:cmp1_eq\ * !\PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_C:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_467, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_C:PWMUDB:runmode_enable\ * 
              \PWM_Servo_C:PWMUDB:cmp1_eq\
            + \PWM_Servo_C:PWMUDB:runmode_enable\ * 
              \PWM_Servo_C:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Servo_C:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_C:PWMUDB:control_7\
        );
        Output = \PWM_Servo_C:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Servo_C:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_445 ,
        cs_addr_2 => \PWM_Servo_C:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo_C:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Servo_C:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Servo_C:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo_C:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo_C:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo_C:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_445 ,
        status_3 => \PWM_Servo_C:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo_C:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo_C:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Servo_C:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_445 ,
        control_7 => \PWM_Servo_C:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo_C:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo_C:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo_C:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo_C:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo_C:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo_C:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo_C:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_4012, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = Net_4012 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RightMotor_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RightMotor_1:PWMUDB:control_7\
        );
        Output = \PWM_RightMotor_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LeftMotor_1:PWMUDB:runmode_enable\ * 
              \PWM_LeftMotor_1:PWMUDB:tc_i\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_LeftMotor_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LeftMotor_1:PWMUDB:prevCompare1\ * 
              \PWM_LeftMotor_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LeftMotor_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_LeftMotor_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_LeftMotor_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_LeftMotor_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_LeftMotor_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_LeftMotor_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_LeftMotor_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_LeftMotor_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_185 ,
        status_3 => \PWM_LeftMotor_1:PWMUDB:status_3\ ,
        status_2 => \PWM_LeftMotor_1:PWMUDB:status_2\ ,
        status_0 => \PWM_LeftMotor_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Left:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Left:TimerUDB:run_mode\ * \Timer_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Left:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Left:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:timer_enable\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
            + \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:run_mode\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
            + \Timer_Left:TimerUDB:control_7\ * Net_3515 * 
              !\Timer_Left:TimerUDB:per_zero\ * !Net_3513 * 
              !\Timer_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Left:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Left:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Left:TimerUDB:timer_enable\ * 
              \Timer_Left:TimerUDB:run_mode\ * \Timer_Left:TimerUDB:per_zero\ * 
              !Net_3513
            + !Net_3513 * \Timer_Left:TimerUDB:trig_disable\
        );
        Output = \Timer_Left:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Left:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3511) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Left:TimerUDB:control_7\ * Net_3515
        );
        Output = \Timer_Left:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_A:PWMUDB:control_7\
        );
        Output = \PWM_Servo_A:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_Servo_A:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_445 ,
        control_7 => \PWM_Servo_A:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo_A:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo_A:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo_A:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo_A:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo_A:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo_A:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo_D:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_D:PWMUDB:prevCompare1\ * 
              \PWM_Servo_D:PWMUDB:cmp1_eq\
            + !\PWM_Servo_D:PWMUDB:prevCompare1\ * 
              \PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_D:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_D:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_D:PWMUDB:cmp1_eq\ * !\PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_D:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Servo_A:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_A:PWMUDB:runmode_enable\ * \PWM_Servo_A:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_A:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_Servo_A:PWMUDB:prevCompare1\ * 
              \PWM_Servo_A:PWMUDB:cmp1_eq\
            + !\PWM_Servo_A:PWMUDB:prevCompare1\ * 
              \PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_Servo_A:PWMUDB:cmp1_eq\ * !\PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_466, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_A:PWMUDB:runmode_enable\ * 
              \PWM_Servo_A:PWMUDB:cmp1_eq\
            + \PWM_Servo_A:PWMUDB:runmode_enable\ * 
              \PWM_Servo_A:PWMUDB:cmp1_less\
        );
        Output = Net_466 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo_A:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_445 ,
        cs_addr_2 => \PWM_Servo_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo_A:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Servo_A:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Servo_A:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo_A:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo_A:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo_A:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_445 ,
        status_3 => \PWM_Servo_A:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo_A:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Right:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3560
        );
        Output = \Timer_Right:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Right:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\
            + \Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:int_capt_count_1\ * Net_3558
        );
        Output = \Timer_Right:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\
        );
        Output = \Timer_Right:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Right:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Right:TimerUDB:control_1\ * 
              \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:control_1\ * 
              !\Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              !\Timer_Right:TimerUDB:int_capt_count_0\
            + \Timer_Right:TimerUDB:control_1\ * 
              \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558 * 
              \Timer_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Right:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Right:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3556 ,
        cs_addr_2 => Net_3558 ,
        cs_addr_1 => \Timer_Right:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Right:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Right:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer_Right:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3558 ,
        clock => Net_3556 ,
        status_3 => \Timer_Right:TimerUDB:status_3\ ,
        status_2 => \Timer_Right:TimerUDB:status_2\ ,
        status_1 => \Timer_Right:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Right:TimerUDB:status_tc\ ,
        interrupt => Net_3559 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3556 ,
        control_7 => \Timer_Right:TimerUDB:control_7\ ,
        control_6 => \Timer_Right:TimerUDB:control_6\ ,
        control_5 => \Timer_Right:TimerUDB:control_5\ ,
        control_4 => \Timer_Right:TimerUDB:control_4\ ,
        control_3 => \Timer_Right:TimerUDB:control_3\ ,
        control_2 => \Timer_Right:TimerUDB:control_2\ ,
        control_1 => \Timer_Right:TimerUDB:control_1\ ,
        control_0 => \Timer_Right:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Servo_D:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo_D:PWMUDB:runmode_enable\ * \PWM_Servo_D:PWMUDB:tc_i\
        );
        Output = \PWM_Servo_D:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_468, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Servo_D:PWMUDB:runmode_enable\ * 
              \PWM_Servo_D:PWMUDB:cmp1_eq\
            + \PWM_Servo_D:PWMUDB:runmode_enable\ * 
              \PWM_Servo_D:PWMUDB:cmp1_less\
        );
        Output = Net_468 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Right:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3556) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558
            + \Timer_Right:TimerUDB:control_1\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              !\Timer_Right:TimerUDB:int_capt_count_1\ * !Net_3558
            + \Timer_Right:TimerUDB:control_0\ * !Net_3560 * 
              \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * !Net_3558
            + !Net_3560 * \Timer_Right:TimerUDB:capture_last\ * 
              \Timer_Right:TimerUDB:timer_enable\ * 
              \Timer_Right:TimerUDB:int_capt_count_0\
            + Net_3558 * \Timer_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Right:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo_D:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_445 ,
        cs_addr_2 => \PWM_Servo_D:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo_D:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Servo_D:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Servo_D:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo_D:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo_D:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo_D:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_445 ,
        status_3 => \PWM_Servo_D:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo_D:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo_D:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =LeftMotor_Encoder_ISR
        PORT MAP (
            interrupt => Net_988 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RightMotor_Encoder_ISR
        PORT MAP (
            interrupt => Net_982 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_3321 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_3469 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_3514 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_3559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4068 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_3(0)__PA ,
        fb => Net_3560 ,
        pad => Echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_3(0)__PA ,
        fb => Net_3558 ,
        pad => Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_D(0)__PA ,
        pin_input => Net_468 ,
        pad => Pin_D(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_c(0)__PA ,
        pin_input => Net_467 ,
        pad => Pin_c(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = LeftMotor_PWM_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftMotor_PWM_Pin_1(0)__PA ,
        pin_input => Net_4012 ,
        pad => LeftMotor_PWM_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LeftMotor_PWM_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftMotor_PWM_Pin_2(0)__PA ,
        pin_input => Net_650 ,
        pad => LeftMotor_PWM_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RightMotor_PWM_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightMotor_PWM_Pin_1(0)__PA ,
        pin_input => Net_3710 ,
        pad => RightMotor_PWM_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RightMotor_PWM_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightMotor_PWM_Pin_2(0)__PA ,
        pin_input => Net_698 ,
        pad => RightMotor_PWM_Pin_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_2040 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Start_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start_Button(0)__PA ,
        pad => Start_Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        fb => Net_2036 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_1(0)__PA ,
        fb => Net_3470 ,
        pad => Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_1(0)__PA ,
        fb => Net_3468 ,
        pad => Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_2(0)__PA ,
        fb => Net_3515 ,
        pad => Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_2(0)__PA ,
        fb => Net_3513 ,
        pad => Trigger_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC:Bypass_P32(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass_P32(0)\__PA ,
        analog_term => \ADC:Net_23\ ,
        pad => \ADC:Bypass_P32(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        analog_term => Net_4073 ,
        pad => CS1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GREEN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN1(0)__PA ,
        pad => GREEN1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED1(0)__PA ,
        pad => RED1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BLUE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE1(0)__PA ,
        pad => BLUE1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        analog_term => Net_4090 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_A(0)__PA ,
        pin_input => Net_466 ,
        pad => Pin_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B(0)__PA ,
        pin_input => Net_469 ,
        pad => Pin_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RightMotor_Encoder(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightMotor_Encoder(0)__PA ,
        fb => Net_982 ,
        pad => RightMotor_Encoder(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LeftMotor_Encoder(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftMotor_Encoder(0)__PA ,
        fb => Net_988 ,
        pad => LeftMotor_Encoder(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = GREEN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN2(0)__PA ,
        pad => GREEN2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED2(0)__PA ,
        pad => RED2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BLUE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE2(0)__PA ,
        pad => BLUE2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_1 => Net_3556 ,
            dclk_1 => Net_3556_local ,
            dclk_glb_2 => Net_3466 ,
            dclk_2 => Net_3466_local ,
            dclk_glb_3 => Net_3511 ,
            dclk_3 => Net_3511_local ,
            dclk_glb_4 => Net_185 ,
            dclk_4 => Net_185_local ,
            dclk_glb_5 => Net_2034 ,
            dclk_5 => Net_2034_local ,
            dclk_glb_6 => \UART:Net_9\ ,
            dclk_6 => \UART:Net_9_local\ ,
            dclk_glb_7 => Net_445 ,
            dclk_7 => Net_445_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_4066 );
        Properties:
        {
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_196 ,
            vminus => Net_4066 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_23\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_4068 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,3): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_4072 ,
            vin => Net_260 ,
            modout => \TIA:Net_60\ ,
            vout => Net_196 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\IDAC:viDAC8\
        PORT MAP (
            vout => \IDAC:Net_124\ ,
            iout => Net_260 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_4072 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_4066 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =MUX
        PORT MAP (
            muxin_1 => Net_4090 ,
            muxin_0 => Net_4073 ,
            vout => Net_260 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+---------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |               Echo_3(0) | FB(Net_3560)
     |   1 |     * |      NONE |         CMOS_OUT |            Trigger_3(0) | FB(Net_3558)
     |   5 |     * |      NONE |         CMOS_OUT |                Pin_D(0) | In(Net_468)
     |   6 |     * |      NONE |         CMOS_OUT |                Pin_c(0) | In(Net_467)
-----+-----+-------+-----------+------------------+-------------------------+---------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |  LeftMotor_PWM_Pin_1(0) | In(Net_4012)
     |   5 |     * |      NONE |         CMOS_OUT |  LeftMotor_PWM_Pin_2(0) | In(Net_650)
     |   6 |     * |      NONE |         CMOS_OUT | RightMotor_PWM_Pin_1(0) | In(Net_3710)
     |   7 |     * |      NONE |         CMOS_OUT | RightMotor_PWM_Pin_2(0) | In(Net_698)
-----+-----+-------+-----------+------------------+-------------------------+---------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 Echo(0) | FB(Net_2040)
     |   1 |     * |      NONE |         CMOS_OUT |                  LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |         Start_Button(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              Trigger(0) | FB(Net_2036)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               Echo_1(0) | FB(Net_3470)
     |   5 |     * |      NONE |         CMOS_OUT |            Trigger_1(0) | FB(Net_3468)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               Echo_2(0) | FB(Net_3515)
     |   7 |     * |      NONE |         CMOS_OUT |            Trigger_2(0) | FB(Net_3513)
-----+-----+-------+-----------+------------------+-------------------------+---------------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG |     \ADC:Bypass_P32(0)\ | Analog(\ADC:Net_23\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                  CS1(0) | Analog(Net_4073)
     |   4 |     * |      NONE |         CMOS_OUT |               GREEN1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                 RED1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                BLUE1(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |                  CS2(0) | Analog(Net_4090)
-----+-----+-------+-----------+------------------+-------------------------+---------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |                Pin_A(0) | In(Net_466)
     |   3 |     * |      NONE |         CMOS_OUT |                Pin_B(0) | In(Net_469)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   RightMotor_Encoder(0) | FB(Net_982)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    LeftMotor_Encoder(0) | FB(Net_988)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_2)
-----+-----+-------+-----------+------------------+-------------------------+---------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |               GREEN2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                 RED2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                BLUE2(0) | 
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 32s.976ms
Digital Placement phase: Elapsed time ==> 37s.466ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "testing2_r.vh2" --pcf-path "testing2.pco" --des-name "testing2" --dsf-path "testing2.dsf" --sdc-path "testing2.sdc" --lib-path "testing2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.732ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.895ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in testing2_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.336ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 86s.586ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 86s.596ms
API generation phase: Elapsed time ==> 6s.161ms
Dependency generation phase: Elapsed time ==> 0s.048ms
Cleanup phase: Elapsed time ==> 0s.072ms
