============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Oct 25 00:13:44 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1674 instances
RUN-0007 : 857 luts, 515 seqs, 103 mslices, 58 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1888 nets
RUN-1001 : 1349 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     52      
RUN-1001 :   No   |  No   |  Yes  |     323     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  12   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 27
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1672 instances, 857 luts, 515 seqs, 161 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7248, tnet num: 1886, tinst num: 1672, tnode num: 8900, tedge num: 11311.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.822991s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 381398
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1672.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 315135, overlap = 9
PHY-3002 : Step(2): len = 256440, overlap = 9
PHY-3002 : Step(3): len = 219478, overlap = 9
PHY-3002 : Step(4): len = 188348, overlap = 9
PHY-3002 : Step(5): len = 161092, overlap = 9
PHY-3002 : Step(6): len = 135738, overlap = 9
PHY-3002 : Step(7): len = 125093, overlap = 9
PHY-3002 : Step(8): len = 111491, overlap = 9
PHY-3002 : Step(9): len = 101037, overlap = 9
PHY-3002 : Step(10): len = 94108.4, overlap = 9
PHY-3002 : Step(11): len = 86182, overlap = 9.375
PHY-3002 : Step(12): len = 79278.5, overlap = 11
PHY-3002 : Step(13): len = 75456, overlap = 11.1875
PHY-3002 : Step(14): len = 72104.1, overlap = 11.6562
PHY-3002 : Step(15): len = 69479.1, overlap = 12.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201434
PHY-3002 : Step(16): len = 77565.4, overlap = 13.0312
PHY-3002 : Step(17): len = 77699.8, overlap = 13.0312
PHY-3002 : Step(18): len = 73041.3, overlap = 13.0938
PHY-3002 : Step(19): len = 73691.2, overlap = 13.3438
PHY-3002 : Step(20): len = 73660, overlap = 13.3438
PHY-3002 : Step(21): len = 71967.1, overlap = 9.71875
PHY-3002 : Step(22): len = 71965.8, overlap = 9.71875
PHY-3002 : Step(23): len = 69949.2, overlap = 14.0938
PHY-3002 : Step(24): len = 69830.9, overlap = 14.2812
PHY-3002 : Step(25): len = 69034.3, overlap = 14.1562
PHY-3002 : Step(26): len = 68951.6, overlap = 14.25
PHY-3002 : Step(27): len = 68610.6, overlap = 14.25
PHY-3002 : Step(28): len = 68472.6, overlap = 14.25
PHY-3002 : Step(29): len = 68430.8, overlap = 14.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000402869
PHY-3002 : Step(30): len = 68663.3, overlap = 14.3438
PHY-3002 : Step(31): len = 68597.4, overlap = 14.3438
PHY-3002 : Step(32): len = 68496.2, overlap = 14.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000805737
PHY-3002 : Step(33): len = 83500.7, overlap = 11.1875
PHY-3002 : Step(34): len = 83563.6, overlap = 11.1875
PHY-3002 : Step(35): len = 81498, overlap = 11.1875
PHY-3002 : Step(36): len = 81347.4, overlap = 11.1875
PHY-3002 : Step(37): len = 80574.2, overlap = 11.375
PHY-3002 : Step(38): len = 80362.4, overlap = 11.375
PHY-3002 : Step(39): len = 79400.4, overlap = 11.375
PHY-3002 : Step(40): len = 77892.3, overlap = 11.375
PHY-3002 : Step(41): len = 75539.7, overlap = 11.4688
PHY-3002 : Step(42): len = 75003.2, overlap = 15.9688
PHY-3002 : Step(43): len = 74552.4, overlap = 15.875
PHY-3002 : Step(44): len = 74304.4, overlap = 11.375
PHY-3002 : Step(45): len = 74163, overlap = 11.4688
PHY-3002 : Step(46): len = 73997.3, overlap = 15.9688
PHY-3002 : Step(47): len = 73900.8, overlap = 16.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00161147
PHY-3002 : Step(48): len = 73987.3, overlap = 11.4375
PHY-3002 : Step(49): len = 73913.5, overlap = 6.9375
PHY-3002 : Step(50): len = 73873, overlap = 6.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00322295
PHY-3002 : Step(51): len = 73940.5, overlap = 6.9375
PHY-3002 : Step(52): len = 73944.3, overlap = 6.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011503s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030780s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 70738.9, overlap = 18.4062
PHY-3002 : Step(54): len = 70989.5, overlap = 18
PHY-3002 : Step(55): len = 67465, overlap = 16.9375
PHY-3002 : Step(56): len = 66932, overlap = 16.9375
PHY-3002 : Step(57): len = 65440.4, overlap = 17.5312
PHY-3002 : Step(58): len = 64760.4, overlap = 17.2812
PHY-3002 : Step(59): len = 64760.4, overlap = 17.2812
PHY-3002 : Step(60): len = 64092.3, overlap = 16.9688
PHY-3002 : Step(61): len = 64007.5, overlap = 16.7812
PHY-3002 : Step(62): len = 62801.5, overlap = 18.25
PHY-3002 : Step(63): len = 63045.9, overlap = 20.4375
PHY-3002 : Step(64): len = 60227.7, overlap = 21.3125
PHY-3002 : Step(65): len = 60068.3, overlap = 23.3438
PHY-3002 : Step(66): len = 58885.6, overlap = 24.0625
PHY-3002 : Step(67): len = 58092.7, overlap = 24.1875
PHY-3002 : Step(68): len = 56637.8, overlap = 26
PHY-3002 : Step(69): len = 55751.1, overlap = 27.8438
PHY-3002 : Step(70): len = 55473.2, overlap = 29.1562
PHY-3002 : Step(71): len = 55288.4, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000293171
PHY-3002 : Step(72): len = 55437.2, overlap = 23.2188
PHY-3002 : Step(73): len = 55719, overlap = 22.375
PHY-3002 : Step(74): len = 56562.6, overlap = 19.2812
PHY-3002 : Step(75): len = 56829.2, overlap = 12.0312
PHY-3002 : Step(76): len = 55963, overlap = 12.75
PHY-3002 : Step(77): len = 55860.7, overlap = 13.1875
PHY-3002 : Step(78): len = 55631.2, overlap = 16.2188
PHY-3002 : Step(79): len = 55346, overlap = 18.0625
PHY-3002 : Step(80): len = 55312.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000586342
PHY-3002 : Step(81): len = 54982.4, overlap = 17.0625
PHY-3002 : Step(82): len = 54957, overlap = 16.5938
PHY-3002 : Step(83): len = 54919.3, overlap = 15.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00117268
PHY-3002 : Step(84): len = 54867, overlap = 13.75
PHY-3002 : Step(85): len = 54867, overlap = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60959e-05
PHY-3002 : Step(86): len = 55195.1, overlap = 55.0938
PHY-3002 : Step(87): len = 55349.7, overlap = 53.4688
PHY-3002 : Step(88): len = 55785.3, overlap = 44.4062
PHY-3002 : Step(89): len = 56155.2, overlap = 41.5625
PHY-3002 : Step(90): len = 56598.9, overlap = 42.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21918e-05
PHY-3002 : Step(91): len = 56383.7, overlap = 41.4688
PHY-3002 : Step(92): len = 56383.7, overlap = 41.4688
PHY-3002 : Step(93): len = 56493.7, overlap = 41.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.43837e-05
PHY-3002 : Step(94): len = 56921.8, overlap = 38
PHY-3002 : Step(95): len = 57082.4, overlap = 37.5
PHY-3002 : Step(96): len = 58418.1, overlap = 31.3438
PHY-3002 : Step(97): len = 58157.2, overlap = 31.1875
PHY-3002 : Step(98): len = 58132.2, overlap = 31.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7248, tnet num: 1886, tinst num: 1672, tnode num: 8900, tedge num: 11311.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 79.16 peak overflow 5.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1888.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63504, over cnt = 151(0%), over = 695, worst = 34
PHY-1001 : End global iterations;  0.102610s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (182.7%)

PHY-1001 : Congestion index: top1 = 35.26, top5 = 19.51, top10 = 13.31, top15 = 10.11.
PHY-1001 : End incremental global routing;  0.166268s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (150.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040642s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.236732s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (138.6%)

OPT-1001 : Current memory(MB): used = 179, reserve = 152, peak = 179.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1209/1888.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63504, over cnt = 151(0%), over = 695, worst = 34
PHY-1002 : len = 69216, over cnt = 95(0%), over = 177, worst = 11
PHY-1002 : len = 70784, over cnt = 25(0%), over = 51, worst = 8
PHY-1002 : len = 70856, over cnt = 10(0%), over = 13, worst = 3
PHY-1002 : len = 71408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135656s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 31.64, top5 = 19.56, top10 = 14.04, top15 = 10.80.
OPT-1001 : End congestion update;  0.188936s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (107.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039031s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.228576s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (102.5%)

OPT-1001 : Current memory(MB): used = 180, reserve = 153, peak = 180.
OPT-1001 : End physical optimization;  1.286604s wall, 1.421875s user + 0.125000s system = 1.546875s CPU (120.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 857 LUT to BLE ...
SYN-4008 : Packed 857 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 86 SEQ with LUT/SLICE
SYN-4006 : 507 single LUT's are left
SYN-4006 : 141 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 998/1460 primitive instances ...
PHY-3001 : End packing;  0.071362s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 860 instances
RUN-1001 : 359 mslices, 360 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1636 nets
RUN-1001 : 1080 nets have 2 pins
RUN-1001 : 356 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 858 instances, 719 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 58699.6, Over = 46.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6500, tnet num: 1634, tinst num: 858, tnode num: 7704, tedge num: 10604.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.874243s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.04416e-05
PHY-3002 : Step(99): len = 58458.2, overlap = 44.5
PHY-3002 : Step(100): len = 58697, overlap = 43.75
PHY-3002 : Step(101): len = 59049, overlap = 41.25
PHY-3002 : Step(102): len = 58771.3, overlap = 40.75
PHY-3002 : Step(103): len = 58758.6, overlap = 40.25
PHY-3002 : Step(104): len = 58764.4, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000100883
PHY-3002 : Step(105): len = 59080.1, overlap = 37.25
PHY-3002 : Step(106): len = 59341, overlap = 37.5
PHY-3002 : Step(107): len = 59843.1, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000201766
PHY-3002 : Step(108): len = 59914.9, overlap = 33.75
PHY-3002 : Step(109): len = 59977.3, overlap = 33.5
PHY-3002 : Step(110): len = 60189.6, overlap = 30.75
PHY-3002 : Step(111): len = 60311.1, overlap = 28.25
PHY-3002 : Step(112): len = 59753.8, overlap = 28.25
PHY-3002 : Step(113): len = 59372.8, overlap = 34.5
PHY-3002 : Step(114): len = 58732.4, overlap = 29.75
PHY-3002 : Step(115): len = 58198.7, overlap = 30
PHY-3002 : Step(116): len = 57668.8, overlap = 32.25
PHY-3002 : Step(117): len = 57195.4, overlap = 40
PHY-3002 : Step(118): len = 56802.4, overlap = 41.75
PHY-3002 : Step(119): len = 56705.1, overlap = 43
PHY-3002 : Step(120): len = 56184.4, overlap = 42.75
PHY-3002 : Step(121): len = 55988.3, overlap = 40
PHY-3002 : Step(122): len = 55939.1, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000403533
PHY-3002 : Step(123): len = 56152.7, overlap = 37.25
PHY-3002 : Step(124): len = 56210, overlap = 37.25
PHY-3002 : Step(125): len = 56191.5, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000807066
PHY-3002 : Step(126): len = 56335.4, overlap = 36.75
PHY-3002 : Step(127): len = 56335.4, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.132358s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (236.1%)

PHY-3001 : Trial Legalized: Len = 70115.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0011832
PHY-3002 : Step(128): len = 66554, overlap = 3.75
PHY-3002 : Step(129): len = 62798.3, overlap = 10
PHY-3002 : Step(130): len = 61393.6, overlap = 11.75
PHY-3002 : Step(131): len = 60125.8, overlap = 14
PHY-3002 : Step(132): len = 59339.7, overlap = 17.5
PHY-3002 : Step(133): len = 58707.6, overlap = 19.5
PHY-3002 : Step(134): len = 58485.4, overlap = 20.25
PHY-3002 : Step(135): len = 58440.5, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00236641
PHY-3002 : Step(136): len = 58495, overlap = 21
PHY-3002 : Step(137): len = 58495.8, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00473281
PHY-3002 : Step(138): len = 58469.7, overlap = 20
PHY-3002 : Step(139): len = 58439.5, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63664.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 63756.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6500, tnet num: 1634, tinst num: 858, tnode num: 7704, tedge num: 10604.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 73/1636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73416, over cnt = 164(0%), over = 243, worst = 5
PHY-1002 : len = 74456, over cnt = 76(0%), over = 103, worst = 4
PHY-1002 : len = 75720, over cnt = 3(0%), over = 6, worst = 4
PHY-1002 : len = 75800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.187009s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (192.2%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.25, top10 = 15.49, top15 = 12.34.
PHY-1001 : End incremental global routing;  0.250965s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (168.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038321s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.320454s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (151.2%)

OPT-1001 : Current memory(MB): used = 188, reserve = 161, peak = 188.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1367/1636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028103s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.25, top10 = 15.49, top15 = 12.34.
OPT-1001 : End congestion update;  0.084650s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.111518s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.1%)

OPT-1001 : Current memory(MB): used = 189, reserve = 162, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026647s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1367/1636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008589s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.9%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.25, top10 = 15.49, top15 = 12.34.
PHY-1001 : End incremental global routing;  0.065018s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1367/1636.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.25, top10 = 15.49, top15 = 12.34.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027447s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.525006s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (117.8%)

RUN-1003 : finish command "place" in  8.403833s wall, 10.937500s user + 4.265625s system = 15.203125s CPU (180.9%)

RUN-1004 : used memory is 166 MB, reserved memory is 138 MB, peak memory is 189 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 860 instances
RUN-1001 : 359 mslices, 360 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1636 nets
RUN-1001 : 1080 nets have 2 pins
RUN-1001 : 356 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6500, tnet num: 1634, tinst num: 858, tnode num: 7704, tedge num: 10604.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 359 mslices, 360 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73040, over cnt = 167(0%), over = 246, worst = 5
PHY-1002 : len = 74104, over cnt = 79(0%), over = 104, worst = 4
PHY-1002 : len = 75288, over cnt = 9(0%), over = 14, worst = 2
PHY-1002 : len = 75400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.195967s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (119.6%)

PHY-1001 : Congestion index: top1 = 27.69, top5 = 20.15, top10 = 15.48, top15 = 12.32.
PHY-1001 : End global routing;  0.259861s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 182, peak = 223.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 475, reserve = 453, peak = 475.
PHY-1001 : End build detailed router design. 3.917980s wall, 3.843750s user + 0.078125s system = 3.921875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.680350s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 205, reserve = 487, peak = 507.
PHY-1001 : End phase 1; 3.693525s wall, 3.640625s user + 0.062500s system = 3.703125s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Patch 647 net; 1.538127s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.6%)

PHY-1022 : len = 139256, over cnt = 89(0%), over = 89, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 229, reserve = 488, peak = 507.
PHY-1001 : End initial routed; 4.256584s wall, 4.843750s user + 0.015625s system = 4.859375s CPU (114.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1437(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.998227s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 252, reserve = 491, peak = 507.
PHY-1001 : End phase 2; 5.275176s wall, 5.843750s user + 0.015625s system = 5.859375s CPU (111.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 139256, over cnt = 89(0%), over = 89, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (182.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 139112, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.069322s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 139192, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.035121s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1437(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.915024s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 29 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.171264s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 278, reserve = 504, peak = 507.
PHY-1001 : End phase 3; 1.322752s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (101.6%)

PHY-1003 : Routed, final wirelength = 139192
PHY-1001 : Current memory(MB): used = 283, reserve = 504, peak = 507.
PHY-1001 : End export database. 0.036159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.2%)

PHY-1001 : End detail routing;  14.483908s wall, 14.906250s user + 0.171875s system = 15.078125s CPU (104.1%)

RUN-1003 : finish command "route" in  15.715943s wall, 16.140625s user + 0.218750s system = 16.359375s CPU (104.1%)

RUN-1004 : used memory is 239 MB, reserved memory is 438 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1239   out of  19600    6.32%
#reg                      530   out of  19600    2.70%
#le                      1380
  #lut only               850   out of   1380   61.59%
  #reg only               141   out of   1380   10.22%
  #lut&reg                389   out of   1380   28.19%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       9   out of     16   56.25%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0            171
#2        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di               43
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2            42
#4        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4            24
#5        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1    23
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0    16
#7        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                2
#8        Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1            0
#9        clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  Switch[15]      INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
  Switch[14]      INPUT        T15        LVCMOS25          N/A          PULLUP      NONE    
  Switch[13]      INPUT        R14        LVCMOS25          N/A          PULLUP      NONE    
  Switch[12]      INPUT        T14        LVCMOS25          N/A          PULLUP      NONE    
  Switch[11]      INPUT         N9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[10]      INPUT         P9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[9]       INPUT         R9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[8]       INPUT         N8        LVCMOS25          N/A          PULLUP      NONE    
  Switch[7]       INPUT         P8        LVCMOS25          N/A          PULLUP      NONE    
  Switch[6]       INPUT         N6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
   cam_href       INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk       INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
  cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
   clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
   Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
   Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
   Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
   Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
   Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]       OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]       OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]       OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]       OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]       OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]       OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]       OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]       OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]       OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1380   |1078    |161     |530     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |618    |397     |87      |397     |2       |0       |
|    command1                |command                                    |54     |54      |0       |44      |0       |0       |
|    control1                |control_interface                          |96     |66      |24      |47      |0       |0       |
|    data_path1              |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |138    |58      |18      |106     |1       |0       |
|      dcfifo_component      |softfifo                                   |138    |58      |18      |106     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |18      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |18      |0       |39      |0       |0       |
|    sdram1                  |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |128    |58      |18      |103     |1       |0       |
|      dcfifo_component      |softfifo                                   |128    |58      |18      |103     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |17      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |34     |21      |0       |34      |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |6      |6       |0       |1       |0       |0       |
|  u_cam_vga_out             |Driver                                     |112    |68      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |565    |545     |13      |85      |0       |0       |
|    u_i2c_write             |i2c_module                                 |172    |172     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |57     |40      |17      |23      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1009  
    #2          2       219   
    #3          3        70   
    #4          4        65   
    #5        5-10      132   
    #6        11-50      51   
    #7       51-100      8    
    #8       101-500     1    
  Average     2.87            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 858
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1636, pip num: 13388
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 29
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1279 valid insts, and 40973 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.512879s wall, 20.265625s user + 0.140625s system = 20.406250s CPU (812.1%)

RUN-1004 : used memory is 284 MB, reserved memory is 447 MB, peak memory is 507 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221025_001344.log"
