Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/x7seg.vhd" in Library work.
Architecture behavioral of Entity x7seg is up to date.
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf" in Library work.
Entity <ibuf8_mxilinx_toplevel> compiled.
Entity <ibuf8_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <clkdiv_muser_toplevel> compiled.
Entity <clkdiv_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_toplevel> compiled.
Entity <m2_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_toplevel> compiled.
Entity <m4_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <mux4x4_muser_toplevel> compiled.
Entity <mux4x4_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <compteur4_muser_toplevel> compiled.
Entity <compteur4_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <afficheur16_muser_toplevel> compiled.
Entity <afficheur16_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/afficheur16.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_afficheur16 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_afficheur16 is up to date.
Architecture behavioral of Entity mux4x4_muser_afficheur16 is up to date.
Architecture behavioral of Entity compteur4_muser_afficheur16 is up to date.
Architecture behavioral of Entity afficheur16 is up to date.
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/clkdiv.vhf" in Library work.
Architecture behavioral of Entity clkdiv is up to date.
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/compteur4.vhf" in Library work.
Architecture behavioral of Entity compteur4 is up to date.
Compiling vhdl file "/home/l2/houplon/Documents/Archi/TP/TP04/mux4x4.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux4x4 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux4x4 is up to date.
Architecture behavioral of Entity mux4x4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdiv_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <afficheur16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IBUF8_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <compteur4_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x4_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf" line 786: Unconnected output port 'clksec' of component 'clkdiv_MUSER_toplevel'.
    Set user-defined property "HU_SET =  XLXI_10_6" for instance <XLXI_10> in unit <toplevel>.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <clkdiv_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_37> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_39> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_68> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_70> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_72> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_80> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_82> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_84> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_86> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_88> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_90> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_92> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_94> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_96> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_98> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_100> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_102> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_104> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_106> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_108> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_110> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_116> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_118> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_120> in unit <clkdiv_MUSER_toplevel>.
Entity <clkdiv_MUSER_toplevel> analyzed. Unit <clkdiv_MUSER_toplevel> generated.

Analyzing Entity <afficheur16_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf" line 739: Unconnected output port 'anodes' of component 'x7seg'.
Entity <afficheur16_MUSER_toplevel> analyzed. Unit <afficheur16_MUSER_toplevel> generated.

Analyzing Entity <compteur4_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <BasculeD_0> in unit <compteur4_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <BasculeD_1> in unit <compteur4_MUSER_toplevel>.
Entity <compteur4_MUSER_toplevel> analyzed. Unit <compteur4_MUSER_toplevel> generated.

Analyzing Entity <mux4x4_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_2" for instance <XLXI_1> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <XLXI_2> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_3_4" for instance <XLXI_3> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_5" for instance <XLXI_4> in unit <mux4x4_MUSER_toplevel>.
Entity <mux4x4_MUSER_toplevel> analyzed. Unit <mux4x4_MUSER_toplevel> generated.

Analyzing Entity <M4_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_toplevel>.
Entity <M4_1E_MXILINX_toplevel> analyzed. Unit <M4_1E_MXILINX_toplevel> generated.

Analyzing Entity <M2_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_toplevel> analyzed. Unit <M2_1E_MXILINX_toplevel> generated.

Analyzing Entity <x7seg> in library <work> (Architecture <behavioral>).
Entity <x7seg> analyzed. Unit <x7seg> generated.

Analyzing Entity <IBUF8_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
Entity <IBUF8_MXILINX_toplevel> analyzed. Unit <IBUF8_MXILINX_toplevel> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <x7seg>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/x7seg.vhd".
    Found 16x7-bit ROM for signal <sevenseg>.
    Summary:
	inferred   1 ROM(s).
Unit <x7seg> synthesized.


Synthesizing Unit <clkdiv_MUSER_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <clkdiv_MUSER_toplevel> synthesized.


Synthesizing Unit <IBUF8_MXILINX_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <IBUF8_MXILINX_toplevel> synthesized.


Synthesizing Unit <compteur4_MUSER_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <compteur4_MUSER_toplevel> synthesized.


Synthesizing Unit <M2_1E_MXILINX_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <M2_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <M4_1E_MXILINX_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <M4_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <mux4x4_MUSER_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <mux4x4_MUSER_toplevel> synthesized.


Synthesizing Unit <afficheur16_MUSER_toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <afficheur16_MUSER_toplevel> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "/home/l2/houplon/Documents/Archi/TP/TP04/toplevel.vhf".
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <toplevel> ...

Optimizing unit <clkdiv_MUSER_toplevel> ...

Optimizing unit <IBUF8_MXILINX_toplevel> ...

Optimizing unit <M2_1E_MXILINX_toplevel> ...

Optimizing unit <M4_1E_MXILINX_toplevel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 93
#      AND3                        : 16
#      AND3B1                      : 16
#      GND                         : 1
#      INV                         : 28
#      LUT4                        : 7
#      MUXF5                       : 8
#      OR2                         : 16
#      VCC                         : 1
# FlipFlops/Latches                : 28
#      FD                          : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       18  out of   8672     0%  
 Number of Slice Flip Flops:             28  out of  17344     0%  
 Number of 4 input LUTs:                 35  out of  17344     0%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    250     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
XLXN_10                            | NONE(XLXI_6/XLXI_2/BasculeD_0)| 2     |
XLXI_6/XLXN_7<1>                   | NONE(XLXI_6/XLXI_2/BasculeD_1)| 1     |
XLXI_5/XLXN_154                    | NONE(XLXI_5/XLXI_120)         | 1     |
XLXI_5/XLXN_142                    | NONE(XLXI_5/XLXI_118)         | 1     |
XLXI_5/XLXN_153                    | NONE(XLXI_5/XLXI_116)         | 1     |
XLXI_5/XLXN_155                    | NONE(XLXI_5/XLXI_110)         | 1     |
XLXI_5/XLXN_147                    | NONE(XLXI_5/XLXI_108)         | 1     |
XLXI_5/XLXN_139                    | NONE(XLXI_5/XLXI_106)         | 1     |
XLXI_5/XLXN_127                    | NONE(XLXI_5/XLXI_104)         | 1     |
XLXI_5/XLXN_138                    | NONE(XLXI_5/XLXI_102)         | 1     |
XLXI_5/XLXN_133                    | NONE(XLXI_5/XLXI_100)         | 1     |
XLXI_5/XLXN_134                    | NONE(XLXI_5/XLXI_98)          | 1     |
XLXI_5/XLXN_132                    | NONE(XLXI_5/XLXI_94)          | 1     |
XLXI_5/XLXN_122                    | NONE(XLXI_5/XLXI_92)          | 1     |
XLXI_5/XLXN_60                     | NONE(XLXI_5/XLXI_90)          | 1     |
XLXI_5/XLXN_121                    | NONE(XLXI_5/XLXI_88)          | 1     |
XLXI_5/XLXN_116                    | NONE(XLXI_5/XLXI_86)          | 1     |
XLXI_5/XLXN_117                    | NONE(XLXI_5/XLXI_84)          | 1     |
XLXI_5/XLXN_123                    | NONE(XLXI_5/XLXI_82)          | 1     |
XLXI_5/XLXN_115                    | NONE(XLXI_5/XLXI_80)          | 1     |
XLXI_5/XLXN_102                    | NONE(XLXI_5/XLXI_72)          | 1     |
clk                                | BUFGP                         | 1     |
XLXI_5/XLXN_101                    | NONE(XLXI_5/XLXI_68)          | 1     |
XLXI_5/XLXN_85                     | NONE(XLXI_5/XLXI_39)          | 1     |
XLXI_5/XLXN_87                     | NONE(XLXI_5/XLXI_37)          | 1     |
XLXI_5/XLXN_103                    | NONE(XLXI_5/XLXI_19)          | 1     |
XLXI_5/XLXN_84                     | NONE(XLXI_5/XLXI_17)          | 1     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.286ns (Maximum Frequency: 304.365MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.282ns
   Maximum combinational path delay: 9.066ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_10'
  Clock period: 2.870ns (frequency: 348.432MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.870ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_2/BasculeD_0 (FF)
  Destination:       XLXI_6/XLXI_2/BasculeD_0 (FF)
  Source Clock:      XLXN_10 rising
  Destination Clock: XLXN_10 rising

  Data Path: XLXI_6/XLXI_2/BasculeD_0 to XLXI_6/XLXI_2/BasculeD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  XLXI_6/XLXI_2/BasculeD_0 (XLXI_6/XLXN_7<1>)
     INV:I->O              2   0.704   0.447  XLXI_6/XLXI_2/XLXI_2 (XLXI_6/XLXI_2/XLXN_33)
     FD:D                      0.308          XLXI_6/XLXI_2/BasculeD_0
    ----------------------------------------
    Total                      2.870ns (1.603ns logic, 1.267ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXN_7<1>'
  Clock period: 3.286ns (frequency: 304.365MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_2/BasculeD_1 (FF)
  Destination:       XLXI_6/XLXI_2/BasculeD_1 (FF)
  Source Clock:      XLXI_6/XLXN_7<1> falling
  Destination Clock: XLXI_6/XLXN_7<1> falling

  Data Path: XLXI_6/XLXI_2/BasculeD_1 to XLXI_6/XLXI_2/BasculeD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.263  XLXI_6/XLXI_2/BasculeD_1 (XLXI_6/XLXN_7<0>)
     INV:I->O              1   0.704   0.420  XLXI_6/XLXI_2/XLXI_16 (XLXI_6/XLXI_2/XLXN_31)
     FD:D                      0.308          XLXI_6/XLXI_2/BasculeD_1
    ----------------------------------------
    Total                      3.286ns (1.603ns logic, 1.683ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_154'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_120 (FF)
  Destination:       XLXI_5/XLXI_120 (FF)
  Source Clock:      XLXI_5/XLXN_154 rising
  Destination Clock: XLXI_5/XLXN_154 rising

  Data Path: XLXI_5/XLXI_120 to XLXI_5/XLXI_120
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_120 (XLXI_5/XLXN_155)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_121 (XLXI_5/XLXN_152)
     FD:D                      0.308          XLXI_5/XLXI_120
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_142'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_118 (FF)
  Destination:       XLXI_5/XLXI_118 (FF)
  Source Clock:      XLXI_5/XLXN_142 rising
  Destination Clock: XLXI_5/XLXN_142 rising

  Data Path: XLXI_5/XLXI_118 to XLXI_5/XLXI_118
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_118 (XLXI_5/XLXN_153)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_119 (XLXI_5/XLXN_151)
     FD:D                      0.308          XLXI_5/XLXI_118
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_153'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_116 (FF)
  Destination:       XLXI_5/XLXI_116 (FF)
  Source Clock:      XLXI_5/XLXN_153 rising
  Destination Clock: XLXI_5/XLXN_153 rising

  Data Path: XLXI_5/XLXI_116 to XLXI_5/XLXI_116
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_116 (XLXI_5/XLXN_154)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_117 (XLXI_5/XLXN_150)
     FD:D                      0.308          XLXI_5/XLXI_116
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_155'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_110 (FF)
  Destination:       XLXI_5/XLXI_110 (FF)
  Source Clock:      XLXI_5/XLXN_155 rising
  Destination Clock: XLXI_5/XLXN_155 rising

  Data Path: XLXI_5/XLXI_110 to XLXI_5/XLXI_110
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_110 (XLXI_5/XLXN_147)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_111 (XLXI_5/XLXN_144)
     FD:D                      0.308          XLXI_5/XLXI_110
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_147'
  Clock period: 2.443ns (frequency: 409.333MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.443ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_108 (FF)
  Destination:       XLXI_5/XLXI_108 (FF)
  Source Clock:      XLXI_5/XLXN_147 rising
  Destination Clock: XLXI_5/XLXN_147 rising

  Data Path: XLXI_5/XLXI_108 to XLXI_5/XLXI_108
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  XLXI_5/XLXI_108 (XLXI_5/clksec_DUMMY)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_109 (XLXI_5/XLXN_143)
     FD:D                      0.308          XLXI_5/XLXI_108
    ----------------------------------------
    Total                      2.443ns (1.603ns logic, 0.840ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_139'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_106 (FF)
  Destination:       XLXI_5/XLXI_106 (FF)
  Source Clock:      XLXI_5/XLXN_139 rising
  Destination Clock: XLXI_5/XLXN_139 rising

  Data Path: XLXI_5/XLXI_106 to XLXI_5/XLXI_106
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_5/XLXI_106 (XLXN_10)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_107 (XLXI_5/XLXN_137)
     FD:D                      0.308          XLXI_5/XLXI_106
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_127'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_104 (FF)
  Destination:       XLXI_5/XLXI_104 (FF)
  Source Clock:      XLXI_5/XLXN_127 rising
  Destination Clock: XLXI_5/XLXN_127 rising

  Data Path: XLXI_5/XLXI_104 to XLXI_5/XLXI_104
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_104 (XLXI_5/XLXN_138)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_105 (XLXI_5/XLXN_136)
     FD:D                      0.308          XLXI_5/XLXI_104
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_138'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_102 (FF)
  Destination:       XLXI_5/XLXI_102 (FF)
  Source Clock:      XLXI_5/XLXN_138 rising
  Destination Clock: XLXI_5/XLXN_138 rising

  Data Path: XLXI_5/XLXI_102 to XLXI_5/XLXI_102
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_102 (XLXI_5/XLXN_139)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_103 (XLXI_5/XLXN_135)
     FD:D                      0.308          XLXI_5/XLXI_102
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_133'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_100 (FF)
  Destination:       XLXI_5/XLXI_100 (FF)
  Source Clock:      XLXI_5/XLXN_133 rising
  Destination Clock: XLXI_5/XLXN_133 rising

  Data Path: XLXI_5/XLXI_100 to XLXI_5/XLXI_100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_100 (XLXI_5/XLXN_134)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_101 (XLXI_5/XLXN_131)
     FD:D                      0.308          XLXI_5/XLXI_100
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_134'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_98 (FF)
  Destination:       XLXI_5/XLXI_98 (FF)
  Source Clock:      XLXI_5/XLXN_134 rising
  Destination Clock: XLXI_5/XLXN_134 rising

  Data Path: XLXI_5/XLXI_98 to XLXI_5/XLXI_98
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_98 (XLXI_5/XLXN_142)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_99 (XLXI_5/XLXN_130)
     FD:D                      0.308          XLXI_5/XLXI_98
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_132'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_94 (FF)
  Destination:       XLXI_5/XLXI_94 (FF)
  Source Clock:      XLXI_5/XLXN_132 rising
  Destination Clock: XLXI_5/XLXN_132 rising

  Data Path: XLXI_5/XLXI_94 to XLXI_5/XLXI_94
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_94 (XLXI_5/XLXN_133)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_95 (XLXI_5/XLXN_128)
     FD:D                      0.308          XLXI_5/XLXI_94
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_122'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_92 (FF)
  Destination:       XLXI_5/XLXI_92 (FF)
  Source Clock:      XLXI_5/XLXN_122 rising
  Destination Clock: XLXI_5/XLXN_122 rising

  Data Path: XLXI_5/XLXI_92 to XLXI_5/XLXI_92
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_92 (XLXI_5/XLXN_123)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_93 (XLXI_5/XLXN_120)
     FD:D                      0.308          XLXI_5/XLXI_92
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_60'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_90 (FF)
  Destination:       XLXI_5/XLXI_90 (FF)
  Source Clock:      XLXI_5/XLXN_60 rising
  Destination Clock: XLXI_5/XLXN_60 rising

  Data Path: XLXI_5/XLXI_90 to XLXI_5/XLXI_90
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_90 (XLXI_5/XLXN_121)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_91 (XLXI_5/XLXN_119)
     FD:D                      0.308          XLXI_5/XLXI_90
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_121'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_88 (FF)
  Destination:       XLXI_5/XLXI_88 (FF)
  Source Clock:      XLXI_5/XLXN_121 rising
  Destination Clock: XLXI_5/XLXN_121 rising

  Data Path: XLXI_5/XLXI_88 to XLXI_5/XLXI_88
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_88 (XLXI_5/XLXN_122)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_89 (XLXI_5/XLXN_118)
     FD:D                      0.308          XLXI_5/XLXI_88
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_116'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_86 (FF)
  Destination:       XLXI_5/XLXI_86 (FF)
  Source Clock:      XLXI_5/XLXN_116 rising
  Destination Clock: XLXI_5/XLXN_116 rising

  Data Path: XLXI_5/XLXI_86 to XLXI_5/XLXI_86
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_86 (XLXI_5/XLXN_117)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_87 (XLXI_5/XLXN_114)
     FD:D                      0.308          XLXI_5/XLXI_86
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_117'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_84 (FF)
  Destination:       XLXI_5/XLXI_84 (FF)
  Source Clock:      XLXI_5/XLXN_117 rising
  Destination Clock: XLXI_5/XLXN_117 rising

  Data Path: XLXI_5/XLXI_84 to XLXI_5/XLXI_84
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_84 (XLXI_5/XLXN_127)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_85 (XLXI_5/XLXN_113)
     FD:D                      0.308          XLXI_5/XLXI_84
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_123'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_82 (FF)
  Destination:       XLXI_5/XLXI_82 (FF)
  Source Clock:      XLXI_5/XLXN_123 rising
  Destination Clock: XLXI_5/XLXN_123 rising

  Data Path: XLXI_5/XLXI_82 to XLXI_5/XLXI_82
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_82 (XLXI_5/XLXN_115)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_83 (XLXI_5/XLXN_112)
     FD:D                      0.308          XLXI_5/XLXI_82
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_115'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_80 (FF)
  Destination:       XLXI_5/XLXI_80 (FF)
  Source Clock:      XLXI_5/XLXN_115 rising
  Destination Clock: XLXI_5/XLXN_115 rising

  Data Path: XLXI_5/XLXI_80 to XLXI_5/XLXI_80
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_80 (XLXI_5/XLXN_116)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_81 (XLXI_5/XLXN_111)
     FD:D                      0.308          XLXI_5/XLXI_80
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_102'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_72 (FF)
  Destination:       XLXI_5/XLXI_72 (FF)
  Source Clock:      XLXI_5/XLXN_102 rising
  Destination Clock: XLXI_5/XLXN_102 rising

  Data Path: XLXI_5/XLXI_72 to XLXI_5/XLXI_72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_72 (XLXI_5/XLXN_103)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_73 (XLXI_5/XLXN_100)
     FD:D                      0.308          XLXI_5/XLXI_72
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_70 (FF)
  Destination:       XLXI_5/XLXI_70 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_5/XLXI_70 to XLXI_5/XLXI_70
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_70 (XLXI_5/XLXN_101)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_71 (XLXI_5/XLXN_99)
     FD:D                      0.308          XLXI_5/XLXI_70
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_101'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_68 (FF)
  Destination:       XLXI_5/XLXI_68 (FF)
  Source Clock:      XLXI_5/XLXN_101 rising
  Destination Clock: XLXI_5/XLXN_101 rising

  Data Path: XLXI_5/XLXI_68 to XLXI_5/XLXI_68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_68 (XLXI_5/XLXN_102)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_69 (XLXI_5/XLXN_98)
     FD:D                      0.308          XLXI_5/XLXI_68
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_85'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_39 (FF)
  Destination:       XLXI_5/XLXI_39 (FF)
  Source Clock:      XLXI_5/XLXN_85 rising
  Destination Clock: XLXI_5/XLXN_85 rising

  Data Path: XLXI_5/XLXI_39 to XLXI_5/XLXI_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_39 (XLXI_5/XLXN_87)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_40 (XLXI_5/XLXN_61)
     FD:D                      0.308          XLXI_5/XLXI_39
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_87'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_37 (FF)
  Destination:       XLXI_5/XLXI_37 (FF)
  Source Clock:      XLXI_5/XLXN_87 rising
  Destination Clock: XLXI_5/XLXN_87 rising

  Data Path: XLXI_5/XLXI_37 to XLXI_5/XLXI_37
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_37 (XLXI_5/XLXN_60)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_38 (XLXI_5/XLXN_59)
     FD:D                      0.308          XLXI_5/XLXI_37
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_103'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_19 (FF)
  Destination:       XLXI_5/XLXI_19 (FF)
  Source Clock:      XLXI_5/XLXN_103 rising
  Destination Clock: XLXI_5/XLXN_103 rising

  Data Path: XLXI_5/XLXI_19 to XLXI_5/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_19 (XLXI_5/XLXN_84)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_20 (XLXI_5/XLXN_33)
     FD:D                      0.308          XLXI_5/XLXI_19
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_84'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_17 (FF)
  Destination:       XLXI_5/XLXI_17 (FF)
  Source Clock:      XLXI_5/XLXN_84 rising
  Destination Clock: XLXI_5/XLXN_84 rising

  Data Path: XLXI_5/XLXI_17 to XLXI_5/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_5/XLXI_17 (XLXI_5/XLXN_85)
     INV:I->O              1   0.704   0.420  XLXI_5/XLXI_18 (XLXI_5/XLXN_32)
     FD:D                      0.308          XLXI_5/XLXI_17
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_10'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              7.429ns (Levels of Logic = 4)
  Source:            XLXI_6/XLXI_2/BasculeD_0 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      XLXN_10 rising

  Data Path: XLXI_6/XLXI_2/BasculeD_0 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  XLXI_6/XLXI_2/BasculeD_0 (XLXI_6/XLXN_7<1>)
     begin scope: 'XLXI_6/XLXI_3/XLXI_4'
     MUXF5:S->O            7   0.739   0.883  I_O (O)
     end scope: 'XLXI_6/XLXI_3/XLXI_4'
     LUT4:I0->O            1   0.704   0.420  XLXI_6/XLXI_5/Mrom_sevenseg31 (sevenseg_3_OBUF)
     OBUF:I->O                 3.272          sevenseg_3_OBUF (sevenseg<3>)
    ----------------------------------------
    Total                      7.429ns (5.306ns logic, 2.123ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/XLXN_7<1>'
  Total number of paths / destination ports: 128 / 11
-------------------------------------------------------------------------
Offset:              9.282ns (Levels of Logic = 7)
  Source:            XLXI_6/XLXI_2/BasculeD_1 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      XLXI_6/XLXN_7<1> falling

  Data Path: XLXI_6/XLXI_2/BasculeD_1 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.263  XLXI_6/XLXI_2/BasculeD_1 (XLXI_6/XLXN_7<0>)
     begin scope: 'XLXI_6/XLXI_3/XLXI_4'
     begin scope: 'I_M23'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           7   0.321   0.883  I_O (O)
     end scope: 'XLXI_6/XLXI_3/XLXI_4'
     LUT4:I0->O            1   0.704   0.420  XLXI_6/XLXI_5/Mrom_sevenseg31 (sevenseg_3_OBUF)
     OBUF:I->O                 3.272          sevenseg_3_OBUF (sevenseg<3>)
    ----------------------------------------
    Total                      9.282ns (6.296ns logic, 2.986ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               9.066ns (Levels of Logic = 9)
  Source:            switches<5> (PAD)
  Destination:       sevenseg<6> (PAD)

  Data Path: switches<5> to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'XLXI_10'
     IBUF:I->O             1   1.218   0.420  I_36_31 (O<5>)
     end scope: 'XLXI_10'
     begin scope: 'XLXI_6/XLXI_3/XLXI_3'
     begin scope: 'I_M23'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           7   0.321   0.883  I_O (O)
     end scope: 'XLXI_6/XLXI_3/XLXI_3'
     LUT4:I0->O            1   0.704   0.420  XLXI_6/XLXI_5/Mrom_sevenseg21 (sevenseg_2_OBUF)
     OBUF:I->O                 3.272          sevenseg_2_OBUF (sevenseg<2>)
    ----------------------------------------
    Total                      9.066ns (6.923ns logic, 2.143ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 2.43 secs
 
--> 


Total memory usage is 157296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

