// Seed: 2406532943
`define pp_13 0
`define pp_14 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  input id_11;
  input id_10;
  inout id_9;
  inout id_8;
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_13;
  type_15(
      1'b0, 1, 1'b0, 1
  );
  assign id_12 = id_8;
  assign id_1  = 1;
  always @(posedge id_11) begin
    if (1) begin
      id_6 <= 1'b0;
    end
  end
endmodule
