// Seed: 2306488783
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3
    , id_18,
    input wire id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri id_13,
    output uwire id_14,
    input supply0 id_15,
    output tri id_16
);
  always @(posedge id_7) $clog2(13);
  ;
  always force id_10 = (-1'd0 < -1'b0) == 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire id_4;
  assign id_0 = id_1;
  wire id_5;
endmodule
