designtop="EMG_TestBench.TB_MultiChannel:schematic"
cell="EMG_Clock_Gen" lib="EMG_Model" view="functional" 
cell="MultiCH_16_EMG" lib="EMG_Model" view="schematic" 
cell="PGA_EMG" lib="EMG_Model" view="verilogams" 
cell="DAC_EMG" lib="EMG_Model" view="verilogams" 
cell="ANA_MUX_EMG" lib="EMG_Model" view="verilogams" 
cell="BPF_EMG" lib="EMG_Model" view="verilogams" 
cell="vsource" view="analogtext" 
cell="AFE_EMG" lib="EMG_Model" view="schematic" 
cell="Digital_Stimuli_EMG" lib="EMG_Model" view="functional" 
cell="IA_EMG_Ideal" lib="EMG_Model" view="verilogams" 
cell="ADC_EMG" lib="EMG_Model" view="verilogams" 
