[Inputs]
clk
SL
=pin[7:0]=
[Outputs]
=Q[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MyshiftReg8bcycle

