{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762282038394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762282038394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 01:47:18 2025 " "Processing started: Wed Nov  5 01:47:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762282038394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1762282038394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/hextex/altera_standard/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Gated_DFF Gated_DFF " "Command: quartus_sh -t /home/hextex/altera_standard/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Gated_DFF Gated_DFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1762282038394 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Gated_DFF Gated_DFF " "Quartus(args): --rtl_sim Gated_DFF Gated_DFF" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1762282038394 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1762282038425 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1762282038462 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Altera FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Altera FPGA software" 0 0 "Shell" 0 0 1762282038462 ""}
{ "Warning" "0" "" "Warning: File Gated_DFF_run_msim_rtl_vhdl.do already exists - backing up current file as Gated_DFF_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File Gated_DFF_run_msim_rtl_vhdl.do already exists - backing up current file as Gated_DFF_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1762282038669 ""}
{ "Info" "0" "" "Info: Generated Questa Altera FPGA script file /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/simulation/questa/Gated_DFF_run_msim_rtl_vhdl.do" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/simulation/questa/Gated_DFF_run_msim_rtl_vhdl.do" "0" { Text "/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/simulation/questa/Gated_DFF_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Altera FPGA script file /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/simulation/questa/Gated_DFF_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1762282038673 ""}
{ "Info" "0" "" "Info: Spawning Questa Altera FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Altera FPGA Simulation software " 0 0 "Shell" 0 0 1762282038673 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Altera FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Altera FPGA Simulation software" 0 0 "Shell" 0 0 1762282038678 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1762282038679 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/Gated_DFF_nativelink_simulation.rpt" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/Gated_DFF_nativelink_simulation.rpt" "0" { Text "/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/Gated_DFF_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/Gated_DFF_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1762282038679 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/hextex/altera_standard/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/hextex/altera_standard/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1762282038679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762282038679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  5 01:47:18 2025 " "Processing ended: Wed Nov  5 01:47:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762282038679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762282038679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762282038679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1762282038679 ""}
