<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simcpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simcpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="372.001 ns"></ZoomEndTime>
      <Cursor1Time time="191.500 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="227"></NameColumnWidth>
      <ValueColumnWidth column_width="60"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/simcpu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/we_REGSin" type="logic">
      <obj_property name="ElementShortName">we_REGSin</obj_property>
      <obj_property name="ObjectShortName">we_REGSin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs1_REGSin" type="array">
      <obj_property name="ElementShortName">rs1_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs2_REGSin" type="array">
      <obj_property name="ElementShortName">rs2_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rd_REGSin" type="array">
      <obj_property name="ElementShortName">rd_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/data_REGSin" type="array">
      <obj_property name="ElementShortName">data_REGSin[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_REGSin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs1_data_REGSout" type="array">
      <obj_property name="ElementShortName">rs1_data_REGSout[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_data_REGSout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs2_data_REGSout" type="array">
      <obj_property name="ElementShortName">rs2_data_REGSout[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_data_REGSout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/regs" type="array">
      <obj_property name="ElementShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
