
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
data_arr[31]
data_arr[30]
data_arr[29]
data_arr[28]
data_arr[27]
data_arr[26]
data_arr[25]
data_arr[24]
data_arr[23]
data_arr[22]
data_arr[21]
data_arr[20]
data_arr[19]
data_arr[18]
data_arr[17]
data_arr[16]
data_arr[15]
data_arr[14]
data_arr[13]
data_arr[12]
data_arr[11]
data_arr[10]
data_arr[9]
data_arr[8]
data_arr[7]
data_arr[6]
data_arr[5]
data_arr[4]
data_arr[3]
data_arr[2]
data_arr[1]
data_arr[0]
wt_arr[31]
wt_arr[30]
wt_arr[29]
wt_arr[28]
wt_arr[27]
wt_arr[26]
wt_arr[25]
wt_arr[24]
wt_arr[23]
wt_arr[22]
wt_arr[21]
wt_arr[20]
wt_arr[19]
wt_arr[18]
wt_arr[17]
wt_arr[16]
wt_arr[15]
wt_arr[14]
wt_arr[13]
wt_arr[12]
wt_arr[11]
wt_arr[10]
wt_arr[9]
wt_arr[8]
wt_arr[7]
wt_arr[6]
wt_arr[5]
wt_arr[4]
wt_arr[3]
wt_arr[2]
wt_arr[1]
wt_arr[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
acc_out[0]
acc_out[1]
acc_out[2]
acc_out[3]
acc_out[4]
acc_out[5]
acc_out[6]
acc_out[7]
acc_out[8]
acc_out[9]
acc_out[10]
acc_out[11]
acc_out[12]
acc_out[13]
acc_out[14]
acc_out[15]
acc_out[16]
acc_out[17]
acc_out[18]
acc_out[32]
acc_out[33]
acc_out[34]
acc_out[35]
acc_out[36]
acc_out[37]
acc_out[38]
acc_out[39]
acc_out[40]
acc_out[41]
acc_out[42]
acc_out[43]
acc_out[44]
acc_out[45]
acc_out[46]
acc_out[47]
acc_out[48]
acc_out[49]
acc_out[50]
acc_out[64]
acc_out[65]
acc_out[66]
acc_out[67]
acc_out[68]
acc_out[69]
acc_out[70]
acc_out[71]
acc_out[72]
acc_out[73]
acc_out[74]
acc_out[75]
acc_out[76]
acc_out[77]
acc_out[78]
acc_out[79]
acc_out[80]
acc_out[81]
acc_out[82]
acc_out[96]
acc_out[97]
acc_out[98]
acc_out[99]
acc_out[100]
acc_out[101]
acc_out[102]
acc_out[103]
acc_out[104]
acc_out[105]
acc_out[106]
acc_out[107]
acc_out[108]
acc_out[109]
acc_out[110]
acc_out[111]
acc_out[112]
acc_out[113]
acc_out[114]
m00/acc_out_reg_0_/D
m00/acc_out_reg_1_/D
m00/acc_out_reg_2_/D
m00/acc_out_reg_3_/D
m00/acc_out_reg_4_/D
m00/acc_out_reg_5_/D
m00/acc_out_reg_6_/D
m00/acc_out_reg_7_/D
m00/acc_out_reg_8_/D
m00/acc_out_reg_9_/D
m00/acc_out_reg_10_/D
m00/acc_out_reg_11_/D
m00/acc_out_reg_12_/D
m00/acc_out_reg_13_/D
m00/acc_out_reg_14_/D
m00/acc_out_reg_15_/D
m00/data_out_reg_0_/D
m00/data_out_reg_1_/D
m00/data_out_reg_2_/D
m00/data_out_reg_3_/D
m00/data_out_reg_4_/D
m00/data_out_reg_5_/D
m00/data_out_reg_6_/D
m00/data_out_reg_7_/D
m00/wt_path_out_reg_0_/D
m00/wt_path_out_reg_1_/D
m00/wt_path_out_reg_2_/D
m00/wt_path_out_reg_3_/D
m00/wt_path_out_reg_4_/D
m00/wt_path_out_reg_5_/D
m00/wt_path_out_reg_6_/D
m00/wt_path_out_reg_7_/D
m01/data_out_reg_0_/D
m01/data_out_reg_1_/D
m01/data_out_reg_2_/D
m01/data_out_reg_3_/D
m01/data_out_reg_4_/D
m01/data_out_reg_5_/D
m01/data_out_reg_6_/D
m01/data_out_reg_7_/D
m02/data_out_reg_0_/D
m02/data_out_reg_1_/D
m02/data_out_reg_2_/D
m02/data_out_reg_3_/D
m02/data_out_reg_4_/D
m02/data_out_reg_5_/D
m02/data_out_reg_6_/D
m02/data_out_reg_7_/D
m03/data_out_reg_0_/D
m03/data_out_reg_1_/D
m03/data_out_reg_2_/D
m03/data_out_reg_3_/D
m03/data_out_reg_4_/D
m03/data_out_reg_5_/D
m03/data_out_reg_6_/D
m03/data_out_reg_7_/D
m10/wt_path_out_reg_0_/D
m10/wt_path_out_reg_1_/D
m10/wt_path_out_reg_2_/D
m10/wt_path_out_reg_3_/D
m10/wt_path_out_reg_4_/D
m10/wt_path_out_reg_5_/D
m10/wt_path_out_reg_6_/D
m10/wt_path_out_reg_7_/D
m20/wt_path_out_reg_0_/D
m20/wt_path_out_reg_1_/D
m20/wt_path_out_reg_2_/D
m20/wt_path_out_reg_3_/D
m20/wt_path_out_reg_4_/D
m20/wt_path_out_reg_5_/D
m20/wt_path_out_reg_6_/D
m20/wt_path_out_reg_7_/D
m30/wt_path_out_reg_0_/D
m30/wt_path_out_reg_1_/D
m30/wt_path_out_reg_2_/D
m30/wt_path_out_reg_3_/D
m30/wt_path_out_reg_4_/D
m30/wt_path_out_reg_5_/D
m30/wt_path_out_reg_6_/D
m30/wt_path_out_reg_7_/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
