[12/19 12:01:45      0s] 
[12/19 12:01:45      0s] Cadence Innovus(TM) Implementation System.
[12/19 12:01:45      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/19 12:01:45      0s] 
[12/19 12:01:45      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/19 12:01:45      0s] Options:	
[12/19 12:01:45      0s] Date:		Tue Dec 19 12:01:45 2023
[12/19 12:01:45      0s] Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
[12/19 12:01:45      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/19 12:01:45      0s] 
[12/19 12:01:45      0s] License:
[12/19 12:01:46      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/19 12:01:46      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/19 12:01:55      6s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/19 12:01:55      6s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/19 12:01:55      6s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/19 12:01:55      6s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/19 12:01:55      6s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/19 12:01:55      6s] @(#)CDS: CPE v17.12-s076
[12/19 12:01:55      6s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/19 12:01:55      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/19 12:01:55      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/19 12:01:55      6s] @(#)CDS: RCDB 11.10
[12/19 12:01:55      6s] --- Running on cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB) ---
[12/19 12:01:55      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9021_cadence1_vlsi1_XOHxlg.

[12/19 12:01:55      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[12/19 12:01:55      6s] 
[12/19 12:01:55      6s] **INFO:  MMMC transition support version v31-84 
[12/19 12:01:55      6s] 
[12/19 12:01:55      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/19 12:01:55      6s] <CMD> suppressMessage ENCEXT-2799
[12/19 12:01:55      6s] <CMD> getVersion
[12/19 12:01:56      6s] <CMD> getVersion
[12/19 12:01:56      6s] [INFO] Loading PVS 16.12-s208 fill procedures
[12/19 12:01:57      6s] <CMD> getDrawView
[12/19 12:01:57      6s] <CMD> loadWorkspace -name Physical
[12/19 12:01:57      6s] <CMD> win
[12/19 12:06:25     42s] <CMD> save_global Default.globals
[12/19 12:06:28     43s] <CMD> set init_gnd_net {VSS VSSO}
[12/19 12:06:28     43s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/19 12:06:28     43s] <CMD> set init_verilog ../synthesis/fifo_netlist.v
[12/19 12:06:28     43s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/19 12:06:28     43s] <CMD> set init_io_file fifo_iopad.io
[12/19 12:06:28     43s] <CMD> set init_pwr_net {VDD VDDO}
[12/19 12:06:28     43s] <CMD> init_design
[12/19 12:06:28     43s] #% Begin Load MMMC data ... (date=12/19 12:06:28, mem=476.6M)
[12/19 12:06:28     43s] #% End Load MMMC data ... (date=12/19 12:06:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.6M, current mem=476.3M)
[12/19 12:06:28     43s] 
[12/19 12:06:28     43s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/19 12:06:28     43s] 
[12/19 12:06:28     43s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/19 12:06:28     43s] Set DBUPerIGU to M2 pitch 560.
[12/19 12:06:28     43s] 
[12/19 12:06:28     43s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 12:06:29     43s] Type 'man IMPLF-200' for more detail.
[12/19 12:06:29     43s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/19 12:06:29     43s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:06:29     43s] 
[12/19 12:06:29     43s] viaInitial starts at Tue Dec 19 12:06:29 2023
viaInitial ends at Tue Dec 19 12:06:29 2023
Loading view definition file from viewDefinition.tcl
[12/19 12:06:29     43s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 12:06:29     43s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/19 12:06:29     43s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/19 12:06:29     43s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 12:06:29     43s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/19 12:06:29     43s] Read 93 cells in library 'tsl18cio250_max' 
[12/19 12:06:29     43s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 12:06:29     43s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 12:06:29     44s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/19 12:06:30     44s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/19 12:06:30     44s] Read 93 cells in library 'tsl18cio250_min' 
[12/19 12:06:30     44s] *** End library_loading (cpu=0.01min, real=0.02min, mem=26.3M, fe_cpu=0.73min, fe_real=4.75min, fe_mem=562.5M) ***
[12/19 12:06:30     44s] #% Begin Load netlist data ... (date=12/19 12:06:30, mem=558.3M)
[12/19 12:06:30     44s] *** Begin netlist parsing (mem=562.5M) ***
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/19 12:06:30     44s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/19 12:06:30     44s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:06:30     44s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 12:06:30     44s] Created 627 new cells from 4 timing libraries.
[12/19 12:06:30     44s] Reading netlist ...
[12/19 12:06:30     44s] Backslashed names will retain backslash and a trailing blank character.
[12/19 12:06:30     44s] Reading verilog netlist '../synthesis/fifo_netlist.v'
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'DFFRX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'SDFFRHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'OAI21XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'SDFFHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'INVX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'JKFFRXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NOR2X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'OR2X2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'AOI21XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'OAI221XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'DFFRHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NOR2BX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NAND2BX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NAND2X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'AND2X2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'INVXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NOR2BXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NOR2XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NAND4XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (IMPVL-346):	Module 'NAND4X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/19 12:06:30     44s] Type 'man IMPVL-346' for more detail.
[12/19 12:06:30     44s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[12/19 12:06:30     44s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:06:30     44s] **ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'fifo_underflow'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'fifo_overflow'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'fifo_threshold'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'fifo_empty'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'fifo_full'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'rd'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'wr'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'clk'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
**ERROR: (IMPVL-320):	Module 'fifo_mem' has an instance and a net with the same name 'rst_n'. This is illegal per IEEE standard.  Fix the netlist to have unique instance and net names in the module.
Verilog file '../synthesis/fifo_netlist.v' has errors!  See above.
[12/19 12:06:30     44s] 
[12/19 12:06:30     44s] *** Memory Usage v#1 (Current mem = 562.453M, initial mem = 179.895M) ***
[12/19 12:06:30     44s] #% End Load netlist data ... (date=12/19 12:06:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=558.3M, current mem=508.9M)
[12/19 12:06:35     45s] **ERROR: **ERROR: (IMPVL-902):	Failed to read netlist ../synthesis/fifo_netlist.v. See previous error messages for details.  Resolve the issues and reload the design.
[12/19 12:06:35     45s] 
[12/19 12:10:45     76s] <CMD> save_global Default.globals
[12/19 12:10:46     76s] <CMD> set init_gnd_net {VSS VSSO}
[12/19 12:10:46     76s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/19 12:10:46     76s] <CMD> set init_verilog ../synthesis/fifo_netlist.v
[12/19 12:10:46     76s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/19 12:10:46     76s] <CMD> set init_io_file fifo_iopad.io
[12/19 12:10:46     76s] <CMD> set init_pwr_net {VDD VDDO}
[12/19 12:10:46     76s] <CMD> init_design
[12/19 12:10:46     76s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/19 12:10:46     76s] #% Begin Load MMMC data ... (date=12/19 12:10:46, mem=516.8M)
[12/19 12:10:46     76s] Extraction setup Delayed 
[12/19 12:10:46     76s] Extraction setup Delayed 
[12/19 12:10:46     76s] Extraction setup Delayed 
[12/19 12:10:46     76s] The existing analysis_view 'my_analysis_view_setup' has been replaced with new attributes.
[12/19 12:10:46     76s] The existing analysis_view 'my_analysis_view_hold' has been replaced with new attributes.
[12/19 12:10:46     76s] INFO: New setup and hold views overwrite old settings during design initialization
[12/19 12:10:46     76s] #% End Load MMMC data ... (date=12/19 12:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=517.8M, current mem=517.8M)
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'GC' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'M1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'V2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'M2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'V3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'M3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'TOP_V' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'TOP_M' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-119):	LAYER 'OverlapCheck' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-119' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V3' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'VL' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V2_cross' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V3_cross' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V3_TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'V3_TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'VL_TOS_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **ERROR: (IMPLF-223):	The LEF via 'VL_TOS_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-151):	The viaRule 'V2' has been defined, the content will be skipped.
[12/19 12:10:46     76s] **WARN: (IMPLF-151):	The viaRule 'V3' has been defined, the content will be skipped.
[12/19 12:10:46     76s] **WARN: (IMPLF-151):	The viaRule 'VL' has been defined, the content will be skipped.
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr03da' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr03d7' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr03d4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr03d2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr03d1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr02da' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr02d7' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr02d4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr02d2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xr02d1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xn02da' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xn02d7' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xn02d4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xn02d2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'xn02d1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'su01d4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'su01d2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'su01d1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'su01d0' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPLF-58):	MACRO 'srlab4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-58' for more detail.
[12/19 12:10:46     76s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/19 12:10:46     76s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/19 12:10:46     76s] **WARN: (IMPLF-61):	657 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[12/19 12:10:46     76s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/19 12:10:46     76s] Type 'man IMPLF-61' for more detail.
[12/19 12:10:46     76s] Loading view definition file from viewDefinition.tcl
[12/19 12:10:46     76s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=1.28min, fe_real=9.02min, fe_mem=560.4M) ***
[12/19 12:10:46     76s] #% Begin Load netlist data ... (date=12/19 12:10:46, mem=508.2M)
[12/19 12:10:46     76s] *** Begin netlist parsing (mem=560.4M) ***
[12/19 12:10:46     76s] Created 0 new cells from 4 timing libraries.
[12/19 12:10:46     76s] Reading netlist ...
[12/19 12:10:46     76s] Backslashed names will retain backslash and a trailing blank character.
[12/19 12:10:46     76s] Reading verilog netlist '../synthesis/fifo_netlist.v'
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] *** Memory Usage v#1 (Current mem = 560.441M, initial mem = 179.895M) ***
[12/19 12:10:46     76s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=560.4M) ***
[12/19 12:10:46     76s] #% End Load netlist data ... (date=12/19 12:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=513.7M, current mem=513.7M)
[12/19 12:10:46     76s] Top level cell is fifo_mem.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 12:10:46     76s] Type 'man IMPTS-282' for more detail.
[12/19 12:10:46     76s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/19 12:10:46     76s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:10:46     76s] Hooked 1254 DB cells to tlib cells.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'DFFRX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'SDFFHQX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'OAI21XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'SDFFRHQX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI21XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'OR2X2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'NOR2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'JKFFRXL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'INVX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'XNOR2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI22X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AND2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'NAND2XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'OAI222XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI221X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI22XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI222XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'AOI2BB2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'OAI211XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (IMPDB-2504):	Cell 'NAND4X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/19 12:10:46     76s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[12/19 12:10:46     76s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:10:46     76s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'JKFFRXL' as output for net 'n_0' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'B0' of cell 'AOI21XL' as output for net 'n_95' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'OAI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'A1' of cell 'OAI21XL' as output for net 'n_138' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AND2X2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2X2' as output for net 'n_149' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'INVX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVX1' as output for net 'n_155' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NAND2BX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2BX1' as output for net 'n_169' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NAND2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2X1' as output for net 'n_170' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'SDFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SE' of cell 'SDFFRHQX1' as output for net 'wptr[4]' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'DFFRX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'DFFRX1' as output for net 'wptr[3]' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'DFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'DFFRHQX1' as output for net 'wptr[0]' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'SDFFHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'SDFFHQX1' as output for net '\top3_data_out2[15] [7]' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'JKFFRXL' as output for net 'rptr[4]' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'DFFRX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'DFFRX1' as output for net 'n_5' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NOR2XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2XL' as output for net 'n_10' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NAND2XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2XL' as output for net 'n_11' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI221X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'C0' of cell 'AOI221X1' as output for net 'n_12' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'OAI222XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI222XL' as output for net 'n_18' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI221X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI221X1' as output for net 'n_21' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI22XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22XL' as output for net 'n_22' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NOR2BXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2BXL' as output for net 'n_24' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AND2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2X1' as output for net 'n_68' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI222XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI222XL' as output for net 'n_80' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI22X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22X1' as output for net 'n_100' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'OAI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21XL' as output for net 'n_101' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21XL' as output for net 'n_105' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'AOI2BB2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI2BB2X1' as output for net 'n_114' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'NAND4X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4X1' as output for net 'n_121' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'XNOR2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2X1' as output for net 'n_122' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'K' of cell 'JKFFRXL' as output for net 'n_136' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'OAI221XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI221XL' as output for net 'n_142' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'DFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'D' of cell 'DFFRHQX1' as output for net 'n_143' in module 'fifo_mem'.
[12/19 12:10:46     76s] Cell 'OR2X2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2X2' as output for net 'n_177' in module 'fifo_mem'.
[12/19 12:10:46     76s] 30 empty module found.
[12/19 12:10:46     76s] Starting recursive module instantiation check.
[12/19 12:10:46     76s] No recursion found.
[12/19 12:10:46     76s] Building hierarchical netlist for Cell fifo_mem ...
[12/19 12:10:46     76s] *** Netlist is unique.
[12/19 12:10:46     76s] ** info: there are 1315 modules.
[12/19 12:10:46     76s] ** info: there are 0 stdCell insts.
[12/19 12:10:46     76s] ** info: there are 25 Pad insts.
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] *** Memory Usage v#1 (Current mem = 586.113M, initial mem = 179.895M) ***
[12/19 12:10:46     76s] Reading IO assignment file "fifo_iopad.io" ...
[12/19 12:10:46     76s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/19 12:10:46     76s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/19 12:10:46     76s] Type 'man IMPFP-3961' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/19 12:10:46     76s] Type 'man IMPFP-3961' for more detail.
[12/19 12:10:46     76s] Horizontal Layer M1 offset = 0 (derived)
[12/19 12:10:46     76s] Vertical Layer M2 offset = 280 (derived)
[12/19 12:10:46     76s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 12:10:46     76s] Set Default Net Delay as 1000 ps.
[12/19 12:10:46     76s] Set Default Net Load as 0.5 pF. 
[12/19 12:10:46     76s] Set Default Input Pin Transition as 0.1 ps.
[12/19 12:10:46     76s] Extraction setup Delayed 
[12/19 12:10:46     76s] *Info: initialize multi-corner CTS.
[12/19 12:10:46     76s] Reading timing constraints file '/home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc' ...
[12/19 12:10:46     76s] Current (total cpu=0:01:17, real=0:09:01, peak res=655.5M, current mem=655.5M)
[12/19 12:10:46     76s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RF1R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RF1R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RF2R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RF2R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX1' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX1' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX4' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX4' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/TIEHI' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/TIEHI' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/TIELO' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/TIELO' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).

INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc completed, with 7 Warnings and 14 Errors.
[12/19 12:10:46     76s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc : Skipped unsupported command: set_units
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.9M, current mem=662.9M)
[12/19 12:10:46     76s] Current (total cpu=0:01:17, real=0:09:01, peak res=662.9M, current mem=662.9M)
[12/19 12:10:46     76s] Creating Cell Server ...(0, 1, 1, 1)
[12/19 12:10:46     76s] Summary for sequential cells identification: 
[12/19 12:10:46     76s]   Identified SBFF number: 114
[12/19 12:10:46     76s]   Identified MBFF number: 0
[12/19 12:10:46     76s]   Identified SB Latch number: 0
[12/19 12:10:46     76s]   Identified MB Latch number: 0
[12/19 12:10:46     76s]   Not identified SBFF number: 6
[12/19 12:10:46     76s]   Not identified MBFF number: 0
[12/19 12:10:46     76s]   Not identified SB Latch number: 0
[12/19 12:10:46     76s]   Not identified MB Latch number: 0
[12/19 12:10:46     76s]   Number of sequential cells which are not FFs: 83
[12/19 12:10:46     76s] Total number of combinational cells: 321
[12/19 12:10:46     76s] Total number of sequential cells: 203
[12/19 12:10:46     76s] Total number of tristate cells: 10
[12/19 12:10:46     76s] Total number of level shifter cells: 0
[12/19 12:10:46     76s] Total number of power gating cells: 0
[12/19 12:10:46     76s] Total number of isolation cells: 0
[12/19 12:10:46     76s] Total number of power switch cells: 0
[12/19 12:10:46     76s] Total number of pulse generator cells: 0
[12/19 12:10:46     76s] Total number of always on buffers: 0
[12/19 12:10:46     76s] Total number of retention cells: 0
[12/19 12:10:46     76s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/19 12:10:46     76s] Total number of usable buffers: 13
[12/19 12:10:46     76s] List of unusable buffers:
[12/19 12:10:46     76s] Total number of unusable buffers: 0
[12/19 12:10:46     76s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/19 12:10:46     76s] Total number of usable inverters: 12
[12/19 12:10:46     76s] List of unusable inverters:
[12/19 12:10:46     76s] Total number of unusable inverters: 0
[12/19 12:10:46     76s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/19 12:10:46     76s] Total number of identified usable delay cells: 13
[12/19 12:10:46     76s] List of identified unusable delay cells:
[12/19 12:10:46     76s] Total number of identified unusable delay cells: 0
[12/19 12:10:46     76s] Creating Cell Server, finished. 
[12/19 12:10:46     76s] 
[12/19 12:10:46     76s] Deleting Cell Server ...
[12/19 12:10:46     76s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/19 12:10:46     76s] Extraction setup Started 
[12/19 12:10:46     76s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/19 12:10:46     76s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/19 12:10:46     76s] Type 'man IMPEXT-2773' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 12:10:46     76s] Type 'man IMPEXT-2776' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 12:10:46     76s] Type 'man IMPEXT-2776' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 12:10:46     76s] Type 'man IMPEXT-2776' for more detail.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 12:10:46     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 12:10:46     76s] Summary of Active RC-Corners : 
[12/19 12:10:46     76s]  
[12/19 12:10:46     76s]  Analysis View: my_analysis_view_setup
[12/19 12:10:46     76s]     RC-Corner Name        : my_rc_corner_worst
[12/19 12:10:46     76s]     RC-Corner Index       : 0
[12/19 12:10:46     76s]     RC-Corner Temperature : 25 Celsius
[12/19 12:10:46     76s]     RC-Corner Cap Table   : ''
[12/19 12:10:46     76s]     RC-Corner PreRoute Res Factor         : 1
[12/19 12:10:46     76s]     RC-Corner PreRoute Cap Factor         : 1
[12/19 12:10:46     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/19 12:10:46     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/19 12:10:46     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/19 12:10:46     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/19 12:10:46     76s]  
[12/19 12:10:46     76s]  Analysis View: my_analysis_view_hold
[12/19 12:10:46     76s]     RC-Corner Name        : my_rc_corner_worst
[12/19 12:10:46     76s]     RC-Corner Index       : 0
[12/19 12:10:46     76s]     RC-Corner Temperature : 25 Celsius
[12/19 12:10:46     76s]     RC-Corner Cap Table   : ''
[12/19 12:10:46     76s]     RC-Corner PreRoute Res Factor         : 1
[12/19 12:10:46     76s]     RC-Corner PreRoute Cap Factor         : 1
[12/19 12:10:46     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/19 12:10:46     76s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/19 12:10:46     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/19 12:10:46     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/19 12:10:46     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/19 12:10:46     76s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/19 12:11:38     82s] <CMD> fit
[12/19 12:11:58     84s] <CMD> getIoFlowFlag
[12/19 12:12:32     88s] <CMD> setIoFlowFlag 0
[12/19 12:12:32     88s] <CMD> floorPlan -site CoreSite -d 1200.0 1200.0 20 20 20 20
[12/19 12:12:32     88s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 12:12:32     88s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 12:12:32     88s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 12:12:32     88s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 12:12:32     88s] Horizontal Layer M1 offset = 0 (derived)
[12/19 12:12:32     88s] Vertical Layer M2 offset = 280 (derived)
[12/19 12:12:32     88s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 12:12:32     88s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 12:12:32     88s] <CMD> uiSetTool select
[12/19 12:12:32     88s] <CMD> getIoFlowFlag
[12/19 12:12:32     88s] <CMD> fit
[12/19 12:12:33     89s] <CMD> setIoFlowFlag 0
[12/19 12:12:33     89s] <CMD> floorPlan -site CoreSite -d 1200.08 1200.08 20.16 20.16 20.16 20.16
[12/19 12:12:33     89s] Horizontal Layer M1 offset = 0 (derived)
[12/19 12:12:33     89s] Vertical Layer M2 offset = 280 (derived)
[12/19 12:12:33     89s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 12:12:33     89s] <CMD> uiSetTool select
[12/19 12:12:33     89s] <CMD> getIoFlowFlag
[12/19 12:12:33     89s] <CMD> fit
[12/19 12:13:07     92s] <CMD> fit
[12/19 13:09:07    449s] <CMD> fit
[12/19 13:28:59    577s] <CMD> fit
[12/19 13:28:59    577s] <CMD> fit
[12/19 13:28:59    578s] <CMD> fit
[12/19 13:29:00    578s] <CMD> fit
[12/19 15:14:32   1259s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/19 15:14:32   1259s] Added 18 of filler cell 'pfeed10000' on top side.
[12/19 15:14:32   1259s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/19 15:14:32   1259s] Added 18 of filler cell 'pfeed10000' on right side.
[12/19 15:14:32   1259s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/19 15:14:32   1259s] Added 18 of filler cell 'pfeed10000' on left side.
[12/19 15:14:34   1259s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/19 15:14:34   1259s] Added 18 of filler cell 'pfeed10000' on bottom side.
[12/19 15:14:48   1261s] <CMD> fit
[12/19 15:17:50   1282s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/19 15:17:50   1282s] 32 new pwr-pin connections were made to global net 'VDD'.
[12/19 15:18:39   1287s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/19 15:18:39   1287s] 32 new gnd-pin connections were made to global net 'VSS'.
[12/19 15:18:46   1288s] <CMD> fit
[12/19 16:10:19   1623s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 16:10:19   1623s] 32 new pwr-pin connections were made to global net 'VDDO'.
[12/19 16:11:29   1631s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/19 16:11:29   1631s] 32 new gnd-pin connections were made to global net 'VSSO'.
[12/19 16:18:29   1677s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/19 16:18:29   1677s] #% Begin addRing (date=12/19 16:18:29, mem=928.2M)
[12/19 16:18:29   1677s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/19 16:18:29   1677s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/19 16:18:29   1677s] 
[12/19 16:18:29   1677s] Ring generation is complete.
[12/19 16:18:29   1677s] vias are now being generated.
[12/19 16:18:29   1677s] addRing created 8 wires.
[12/19 16:18:29   1677s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/19 16:18:29   1677s] +--------+----------------+----------------+
[12/19 16:18:29   1677s] |  Layer |     Created    |     Deleted    |
[12/19 16:18:29   1677s] +--------+----------------+----------------+
[12/19 16:18:29   1677s] |   M3   |        4       |       NA       |
[12/19 16:18:29   1677s] |  TOP_V |        8       |        0       |
[12/19 16:18:29   1677s] |  TOP_M |        4       |       NA       |
[12/19 16:18:29   1677s] +--------+----------------+----------------+
[12/19 16:18:29   1677s] #% End addRing (date=12/19 16:18:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.9M, current mem=929.9M)
[12/19 16:18:54   1680s] <CMD> selectWire 261.0800 261.0800 267.0800 936.7200 4 VDD
[12/19 16:18:55   1680s] <CMD> deselectAll
[12/19 16:18:55   1680s] <CMD> selectWire 261.0800 261.0800 267.0800 936.7200 4 VDD
[12/19 16:19:01   1681s] <CMD> fit
[12/19 16:19:49   1686s] <CMD> fit
[12/19 16:19:54   1687s] <CMD> fit
[12/19 16:19:54   1687s] <CMD> fit
[12/19 16:20:00   1688s] <CMD> fit
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:20:13   1689s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:20:13   1689s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:20:13   1690s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:20:13   1690s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:20:13   1690s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:20:13   1690s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:20:13   1690s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:20:13   1690s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:37:37   1805s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/19 16:37:37   1805s] #% Begin sroute (date=12/19 16:37:37, mem=1026.8M)
[12/19 16:37:37   1805s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/19 16:37:37   1805s] *** Begin SPECIAL ROUTE on Tue Dec 19 16:37:37 2023 ***
[12/19 16:37:37   1805s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/fifo/physical_design
[12/19 16:37:37   1805s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.17Ghz)
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] Begin option processing ...
[12/19 16:37:37   1805s] srouteConnectPowerBump set to false
[12/19 16:37:37   1805s] routeSelectNet set to "VDD VSS"
[12/19 16:37:37   1805s] routeSpecial set to true
[12/19 16:37:37   1805s] srouteBlockPin set to "useLef"
[12/19 16:37:37   1805s] srouteBottomLayerLimit set to 1
[12/19 16:37:37   1805s] srouteBottomTargetLayerLimit set to 1
[12/19 16:37:37   1805s] srouteCrossoverViaBottomLayer set to 1
[12/19 16:37:37   1805s] srouteCrossoverViaTopLayer set to 4
[12/19 16:37:37   1805s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/19 16:37:37   1805s] srouteFollowCorePinEnd set to 3
[12/19 16:37:37   1805s] srouteJogControl set to "preferWithChanges differentLayer"
[12/19 16:37:37   1805s] sroutePadPinAllPorts set to true
[12/19 16:37:37   1805s] sroutePreserveExistingRoutes set to true
[12/19 16:37:37   1805s] srouteRoutePowerBarPortOnBothDir set to true
[12/19 16:37:37   1805s] srouteStopBlockPin set to "nearestTarget"
[12/19 16:37:37   1805s] srouteTopLayerLimit set to 4
[12/19 16:37:37   1805s] srouteTopTargetLayerLimit set to 4
[12/19 16:37:37   1805s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1903.00 megs.
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] Reading DB technology information...
[12/19 16:37:37   1805s] Finished reading DB technology information.
[12/19 16:37:37   1805s] Reading floorplan and netlist information...
[12/19 16:37:37   1805s] Finished reading floorplan and netlist information.
[12/19 16:37:37   1805s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/19 16:37:37   1805s] Read in 1083 macros, 8 used
[12/19 16:37:37   1805s] Read in 108 components
[12/19 16:37:37   1805s]   104 pad components: 0 unplaced, 72 placed, 32 fixed
[12/19 16:37:37   1805s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/19 16:37:37   1805s] Read in 25 logical pins
[12/19 16:37:37   1805s] Read in 25 nets
[12/19 16:37:37   1805s] Read in 4 special nets, 2 routed
[12/19 16:37:37   1805s] Read in 128 terminals
[12/19 16:37:37   1805s] 2 nets selected.
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] Begin power routing ...
[12/19 16:37:37   1805s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/19 16:37:37   1805s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/19 16:37:37   1805s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/19 16:37:37   1805s]   Number of IO ports routed: 2
[12/19 16:37:37   1805s]   Number of Block ports routed: 0
[12/19 16:37:37   1805s]   Number of Stripe ports routed: 0
[12/19 16:37:37   1805s]   Number of Pad ports routed: 0
[12/19 16:37:37   1805s]   Number of Power Bump ports routed: 0
[12/19 16:37:37   1805s]   Number of Pad Ring connections: 277
[12/19 16:37:37   1805s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1911.00 megs.
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s]  Begin updating DB with routing results ...
[12/19 16:37:37   1805s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/19 16:37:37   1805s] Pin and blockage extraction finished
[12/19 16:37:37   1805s] 
[12/19 16:37:37   1805s] sroute created 279 wires.
[12/19 16:37:37   1805s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[12/19 16:37:37   1805s] +--------+----------------+----------------+
[12/19 16:37:37   1805s] |  Layer |     Created    |     Deleted    |
[12/19 16:37:37   1805s] +--------+----------------+----------------+
[12/19 16:37:37   1805s] |   M2   |       64       |       NA       |
[12/19 16:37:37   1805s] |   V3   |        2       |        0       |
[12/19 16:37:37   1805s] |   M3   |       152      |       NA       |
[12/19 16:37:37   1805s] |  TOP_M |       63       |       NA       |
[12/19 16:37:37   1805s] +--------+----------------+----------------+
[12/19 16:37:37   1805s] #% End sroute (date=12/19 16:37:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1035.7M, current mem=1035.7M)
[12/19 16:39:49   1820s] <CMD> fit
[12/19 16:40:01   1822s] <CMD> fit
[12/19 16:40:12   1823s] <CMD> fit
[12/19 16:40:37   1826s] <CMD> fit
[12/19 16:50:28   1890s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/19 16:50:28   1890s] #% Begin addStripe (date=12/19 16:50:28, mem=1043.6M)
[12/19 16:50:28   1890s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/19 16:50:28   1890s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/19 16:50:28   1890s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/19 16:50:28   1890s] 
[12/19 16:50:28   1890s] Starting stripe generation ...
[12/19 16:50:28   1890s] Non-Default Mode Option Settings :
[12/19 16:50:28   1890s]   NONE
[12/19 16:50:28   1890s] Stripe generation is complete.
[12/19 16:50:28   1890s] vias are now being generated.
[12/19 16:50:28   1890s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (882.62, 938.72) (884.62, 944.72)
[12/19 16:50:28   1890s] addStripe created 34 wires.
[12/19 16:50:28   1890s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[12/19 16:50:28   1890s] +--------+----------------+----------------+
[12/19 16:50:28   1890s] |  Layer |     Created    |     Deleted    |
[12/19 16:50:28   1890s] +--------+----------------+----------------+
[12/19 16:50:28   1890s] |  TOP_V |       68       |        0       |
[12/19 16:50:28   1890s] |  TOP_M |       34       |       NA       |
[12/19 16:50:28   1890s] +--------+----------------+----------------+
[12/19 16:50:28   1890s] #% End addStripe (date=12/19 16:50:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.2M, current mem=1044.2M)
[12/19 16:50:43   1892s] <CMD> fit
[12/19 16:50:49   1893s] <CMD> fit
[12/19 16:50:53   1893s] <CMD> fit
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeRingLayers {}
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 16:51:00   1894s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 16:57:06   1935s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[12/19 16:57:06   1935s] addStripe will allow jog to connect padcore ring and block ring.
[12/19 16:57:06   1935s] Stripes will stop at the boundary of the specified area.
[12/19 16:57:06   1935s] When breaking rings, the power planner will consider the existence of blocks.
[12/19 16:57:06   1935s] Stripes will not extend to closest target.
[12/19 16:57:06   1935s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/19 16:57:06   1935s] Stripes will not be created over regions without power planning wires.
[12/19 16:57:06   1935s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/19 16:57:06   1935s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/19 16:57:06   1935s] AddStripe segment minimum length set to 1
[12/19 16:57:06   1935s] Offset for stripe breaking is set to 0.
[12/19 16:57:06   1935s] <CMD> addStripe -nets {VSS VDD} -layer M1 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 100 -start_from top -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 16:57:06   1935s] 
[12/19 16:57:06   1935s] Starting stripe generation ...
[12/19 16:57:06   1935s] Non-Default Mode Option Settings :
[12/19 16:57:06   1935s]   NONE
[12/19 16:57:06   1935s] Stripe generation is complete.
[12/19 16:57:06   1935s] vias are now being generated.
[12/19 16:57:06   1936s] addStripe created 200 wires.
[12/19 16:57:06   1936s] ViaGen created 11400 vias, deleted 0 via to avoid violation.
[12/19 16:57:06   1936s] +--------+----------------+----------------+
[12/19 16:57:06   1936s] |  Layer |     Created    |     Deleted    |
[12/19 16:57:06   1936s] +--------+----------------+----------------+
[12/19 16:57:06   1936s] |   M1   |       200      |       NA       |
[12/19 16:57:06   1936s] |   V2   |      3800      |        0       |
[12/19 16:57:06   1936s] |   V3   |      3800      |        0       |
[12/19 16:57:06   1936s] |  TOP_V |      3800      |        0       |
[12/19 16:57:06   1936s] +--------+----------------+----------------+
[12/19 16:57:26   1938s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[12/19 16:57:26   1938s] addStripe will allow jog to connect padcore ring and block ring.
[12/19 16:57:26   1938s] Stripes will stop at the boundary of the specified area.
[12/19 16:57:26   1938s] When breaking rings, the power planner will consider the existence of blocks.
[12/19 16:57:26   1938s] Stripes will not extend to closest target.
[12/19 16:57:26   1938s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/19 16:57:26   1938s] Stripes will not be created over regions without power planning wires.
[12/19 16:57:26   1938s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/19 16:57:26   1938s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/19 16:57:26   1938s] AddStripe segment minimum length set to 1
[12/19 16:57:26   1938s] Offset for stripe breaking is set to 0.
[12/19 16:57:26   1938s] <CMD> addStripe -nets {VSS VDD} -layer M1 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 50 -start_from top -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 16:57:26   1938s] 
[12/19 16:57:26   1938s] Starting stripe generation ...
[12/19 16:57:26   1938s] Non-Default Mode Option Settings :
[12/19 16:57:26   1938s]   NONE
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 831.970 932.960 831.970 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 818.620 932.960 818.620 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 805.270 932.960 805.270 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 791.920 932.960 791.920 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 778.570 932.960 778.570 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 765.220 932.960 765.220 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 253.080 755.470 940.960 755.470 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 751.870 932.960 751.870 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 253.080 742.120 940.960 742.120 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 738.520 932.960 738.520 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 725.170 932.960 725.170 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 711.820 932.960 711.820 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 698.470 932.960 698.470 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 685.77) (267.08, 686.02).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 685.77) (938.96, 686.02).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 685.120 932.960 685.120 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 672.55) (267.08, 672.67).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 672.55) (938.96, 672.67).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 671.770 932.960 671.770 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 657.52) (267.08, 659.32).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 657.52) (938.96, 659.32).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 658.420 932.960 658.420 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 644.17) (267.08, 645.97).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 644.17) (938.96, 645.97).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 645.070 932.960 645.070 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 630.82) (267.08, 632.62).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 630.82) (938.96, 632.62).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 631.720 932.960 631.720 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 617.47) (267.08, 619.27).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 617.47) (938.96, 619.27).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 618.370 932.960 618.370 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 604.12) (267.08, 604.24).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 604.12) (938.96, 604.24).
[12/19 16:57:26   1938s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 605.020 932.960 605.020 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 590.77) (267.08, 591.03).
[12/19 16:57:26   1938s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 590.77) (938.96, 591.03).
[12/19 16:57:26   1938s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/19 16:57:26   1938s] To increase the message display limit, refer to the product command reference manual.
[12/19 16:57:26   1938s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (253.08, 929.02) (946.96, 929.02) because same wire already exists.
[12/19 16:57:26   1938s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (261.08, 925.42) (938.96, 925.42) because same wire already exists.
[12/19 16:57:26   1938s] Stripe generation is complete.
[12/19 16:57:26   1938s] vias are now being generated.
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 393.11) (941.66, 395.92)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 406.33) (941.66, 409.27)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 419.54) (941.66, 422.62)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 432.74) (941.66, 435.97)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 445.95) (941.66, 449.32)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 459.17) (941.66, 462.67)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 498.80) (941.66, 502.72)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 512.01) (941.66, 516.07)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 525.22) (941.66, 529.42)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 538.42) (941.66, 542.77)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 551.64) (941.66, 556.12)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 564.84) (941.66, 569.47)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 578.05) (941.66, 582.82)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 591.27) (941.66, 596.17)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 604.47) (941.66, 609.52)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 617.68) (941.66, 622.87)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 630.90) (941.66, 636.22)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 647.77) (941.66, 652.51)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 661.12) (941.66, 665.72)
[12/19 16:57:26   1938s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & TOP_M at (940.96, 674.47) (941.66, 678.93)
[12/19 16:57:26   1938s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/19 16:57:26   1938s] To increase the message display limit, refer to the product command reference manual.
[12/19 16:57:26   1938s] addStripe created 115 wires.
[12/19 16:57:26   1938s] ViaGen created 2404 vias, deleted 2337 vias to avoid violation.
[12/19 16:57:26   1938s] +--------+----------------+----------------+
[12/19 16:57:26   1938s] |  Layer |     Created    |     Deleted    |
[12/19 16:57:26   1938s] +--------+----------------+----------------+
[12/19 16:57:26   1938s] |   M1   |       66       |       NA       |
[12/19 16:57:26   1938s] |   V2   |       810      |       785      |
[12/19 16:57:26   1938s] |   M2   |       25       |       NA       |
[12/19 16:57:26   1938s] |   V3   |       809      |       785      |
[12/19 16:57:26   1938s] |   M3   |       24       |       NA       |
[12/19 16:57:26   1938s] |  TOP_V |       785      |       767      |
[12/19 16:57:26   1938s] +--------+----------------+----------------+
[12/19 16:58:12   1944s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[12/19 16:58:12   1944s] addStripe will allow jog to connect padcore ring and block ring.
[12/19 16:58:12   1944s] Stripes will stop at the boundary of the specified area.
[12/19 16:58:12   1944s] When breaking rings, the power planner will consider the existence of blocks.
[12/19 16:58:12   1944s] Stripes will not extend to closest target.
[12/19 16:58:12   1944s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/19 16:58:12   1944s] Stripes will not be created over regions without power planning wires.
[12/19 16:58:12   1944s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/19 16:58:12   1944s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/19 16:58:12   1944s] AddStripe segment minimum length set to 1
[12/19 16:58:12   1944s] Offset for stripe breaking is set to 0.
[12/19 16:58:12   1944s] <CMD> addStripe -nets {VSS VDD} -layer M1 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 50 -start_from top -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 16:58:12   1944s] 
[12/19 16:58:12   1944s] Starting stripe generation ...
[12/19 16:58:12   1944s] Non-Default Mode Option Settings :
[12/19 16:58:12   1944s]   NONE
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 831.970 932.960 831.970 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 818.620 932.960 818.620 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 805.270 932.960 805.270 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 791.920 932.960 791.920 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 778.570 932.960 778.570 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 765.220 932.960 765.220 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 253.080 755.470 940.960 755.470 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 751.870 932.960 751.870 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 253.080 742.120 940.960 742.120 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 738.520 932.960 738.520 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 725.170 932.960 725.170 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 711.820 932.960 711.820 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 698.470 932.960 698.470 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 685.77) (267.08, 686.02).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 685.77) (938.96, 686.02).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 685.120 932.960 685.120 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 672.55) (267.08, 672.67).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 672.55) (938.96, 672.67).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 671.770 932.960 671.770 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 657.52) (267.08, 659.32).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 657.52) (938.96, 659.32).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 658.420 932.960 658.420 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 644.17) (267.08, 645.97).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 644.17) (938.96, 645.97).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 645.070 932.960 645.070 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 630.82) (267.08, 632.62).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 630.82) (938.96, 632.62).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 631.720 932.960 631.720 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (267.08, 617.47) (267.08, 619.27).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (938.96, 617.47) (938.96, 619.27).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 618.370 932.960 618.370 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 604.12) (267.08, 604.24).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 604.12) (938.96, 604.24).
[12/19 16:58:12   1944s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 261.080 605.020 932.960 605.020 with width 1.800 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (261.08, 590.77) (267.08, 591.03).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer V2 at (932.96, 590.77) (938.96, 591.03).
[12/19 16:58:12   1944s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/19 16:58:12   1944s] To increase the message display limit, refer to the product command reference manual.
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (261.08, 577.42) (267.08, 577.78).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (932.96, 577.42) (938.96, 577.78).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (261.08, 564.07) (267.08, 564.57).
[12/19 16:58:12   1944s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (932.96, 564.07) (938.96, 564.57).
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 393.11) (940.76, 395.92) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 406.33) (940.76, 409.27) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 419.54) (940.76, 422.62) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 432.74) (940.76, 435.97) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 445.95) (940.76, 449.32) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 459.17) (940.76, 462.67) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 498.80) (940.76, 502.72) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 512.01) (940.76, 516.07) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 525.22) (940.76, 529.42) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 538.42) (940.76, 542.77) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 551.64) (940.76, 556.12) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 564.84) (940.76, 569.47) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 578.05) (940.76, 582.82) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 591.27) (940.76, 596.17) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 604.47) (940.76, 609.52) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 617.68) (940.76, 622.87) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 630.90) (940.76, 636.22) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 647.77) (940.76, 652.51) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 661.12) (940.76, 665.72) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (940.76, 674.47) (940.76, 678.93) because same wire already exists.
[12/19 16:58:13   1944s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[12/19 16:58:13   1944s] To increase the message display limit, refer to the product command reference manual.
[12/19 16:58:13   1944s] Stripe generation is complete.
[12/19 16:58:14   1944s] <CMD> deselectAll
[12/19 16:58:14   1944s] <CMD> selectWire 261.0800 488.5900 938.9600 490.3900 1 VDD
[12/19 16:58:15   1944s] <CMD> deselectAll
[12/19 16:58:15   1944s] <CMD> selectWire 253.0800 478.9800 946.9600 480.7800 1 VSS
[12/19 16:58:17   1945s] <CMD> fit
[12/19 16:58:37   1947s] <CMD> deselectAll
[12/19 16:58:37   1947s] <CMD> selectWire 253.0800 729.9700 941.6600 731.7700 3 VSS
[12/19 16:58:39   1947s] <CMD> get_visible_nets
[12/19 16:58:45   1948s] <CMD> init_design
[12/19 16:58:45   1948s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/19 16:58:45   1948s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/19 16:58:45   1948s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/19 16:58:54   1949s] 
[12/19 16:58:54   1949s] *** Memory Usage v#1 (Current mem = 1237.605M, initial mem = 179.895M) ***
[12/19 16:58:54   1949s] 
[12/19 16:58:54   1949s] *** Summary of all messages that are not suppressed in this session:
[12/19 16:58:54   1949s] Severity  ID               Count  Summary                                  
[12/19 16:58:54   1949s] WARNING   IMPLF-151            3  The viaRule '%s' has been defined, the c...
[12/19 16:58:54   1949s] WARNING   IMPLF-58           657  MACRO '%s' has been found in the databas...
[12/19 16:58:54   1949s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/19 16:58:54   1949s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/19 16:58:54   1949s] ERROR     IMPLF-223            9  The LEF via '%s' has been defined and fo...
[12/19 16:58:54   1949s] WARNING   IMPLF-119            9  LAYER '%s' has been found in the databas...
[12/19 16:58:54   1949s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/19 16:58:54   1949s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/19 16:58:54   1949s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[12/19 16:58:54   1949s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/19 16:58:54   1949s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/19 16:58:54   1949s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/19 16:58:54   1949s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/19 16:58:54   1949s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/19 16:58:54   1949s] ERROR     IMPSYT-6729          1  %s                                       
[12/19 16:58:54   1949s] ERROR     IMPVL-320            9  Module '%s' has an instance and a net wi...
[12/19 16:58:54   1949s] ERROR     IMPVL-902            1  Failed to read netlist %s. See previous ...
[12/19 16:58:54   1949s] WARNING   IMPVL-346           30  Module '%s' is instantiated in the netli...
[12/19 16:58:54   1949s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/19 16:58:54   1949s] WARNING   IMPDB-2504          30  Cell '%s' is instantiated in the Verilog...
[12/19 16:58:54   1949s] WARNING   IMPPP-531           36  ViaGen Warning: %s rule violation, no vi...
[12/19 16:58:54   1949s] WARNING   IMPPP-532           62  ViaGen Warning: top layer and bottom lay...
[12/19 16:58:54   1949s] WARNING   IMPPP-170          119  The power planner failed to create a wir...
[12/19 16:58:54   1949s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[12/19 16:58:54   1949s] WARNING   IMPPP-354           66  The power planner did not generate %s st...
[12/19 16:58:54   1949s] WARNING   IMPSR-559            1  Cannot route core pins and converter pin...
[12/19 16:58:54   1949s] WARNING   IMPSR-4064           1  sroute -connect { secondaryPowerPin } co...
[12/19 16:58:54   1949s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/19 16:58:54   1949s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[12/19 16:58:54   1949s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[12/19 16:58:54   1949s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/19 16:58:54   1949s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/19 16:58:54   1949s] *** Message Summary: 2641 warning(s), 54 error(s)
[12/19 16:58:54   1949s] 
[12/19 16:58:54   1949s] --- Ending "Innovus" (totcpu=0:32:30, real=4:57:09, mem=1237.6M) ---
