$date
	Fri Sep 16 20:07:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bitwise_tb $end
$var wire 1 ! t_c $end
$var reg 2 " t_a [1:0] $end
$var reg 2 # t_b [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
b11 "
0!
$end
#10
b11 #
b10 "
#20
1!
b10 #
#30
0!
b11 #
b1 "
#40
