// Seed: 806516814
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input wand id_3,
    output wire id_4
);
  assign id_2 = -1'b0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0
  );
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
);
  assign id_1 = id_0;
  integer [-1 : 1] id_3;
  initial begin : LABEL_0
    id_3 <= -1;
    disable id_4;
    assert (id_0);
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    output tri id_4,
    input wand id_5
    , id_11, id_12,
    input wand id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri1 id_9
);
endmodule
