m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/modelsim/examples/cpu
vaccess_instruction_memory
Z0 !s110 1737919874
!i10b 1
!s100 `E@86:boZeVTQmk>1[lFm3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IQg8UK773@Zf[;acmnJdAh1
Z2 dC:/modelsim/examples/single-cycle-cpu-rsicv
w1737893841
8C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v
!i122 33
L0 1 16
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2020.4;71
r1
!s85 0
31
Z5 !s108 1737919874.000000
!s107 C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
vaccess_register_file
Z8 !s110 1737919875
!i10b 1
!s100 d28^MWN<1U1^N6N01eO=]3
R1
IdF^PHSXehUIeh[9]4OjbF1
R2
w1737897231
8C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v
!i122 35
L0 1 48
R3
R4
r1
!s85 0
31
Z9 !s108 1737919875.000000
!s107 C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v|
!i113 0
R6
R7
vdecode
R0
!i10b 1
!s100 a2h1al45C?;fDHl:[j?IX1
R1
I?N>8h19W8;CI?3`2c`iHP0
R2
w1737897209
8C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/decode.v
!i122 34
L0 2 25
R3
R4
r1
!s85 0
31
R5
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v|
!i113 0
R6
R7
vexceute
R8
!i10b 1
!s100 cB5FbS@Lmb4;Bm0L;S?ET2
R1
I[:XZSdlLVj^>@UFeLI@0G2
R2
w1737919871
8C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v
!i122 36
L0 2 60
R3
R4
r1
!s85 0
31
R9
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v|
!i113 0
R6
R7
vfetch
R0
!i10b 1
!s100 FW5@f??a3Rzzc8kRi0TXO0
R1
I5a0bJjBWO?L^iclWzk1Tm2
R2
w1737919112
8C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v
!i122 32
L0 2 37
R3
R4
r1
!s85 0
31
R5
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v|
!i113 0
R6
R7
