digraph Project {
  // Introduction
  graph [rankdir = LR, splines=ortho];
  node[shape=record];

  // Blocks
  Requirements[label="Requirements \n(Matlab/Python/PSL/UML) [Vi]"];
  Model[label="Hardware Model \n(VHDL/SystemVerilog) [Vi]"];
  Validation[label="Hardware Validation \n(VHDL/SystemVerilog) [GHDL / Icarus Verilog]"];
  Design[label="Hardware Design \n(VHDL/Verilog) [Vi]"];
  Verification[label="Hardware Verification \n(VHDL/SystemVerilog) [GHDL / Icarus Verilog]"];
  Configuration[label="Configuration \n(C/C++/Go/Rust) [Vi]"];
  Implementation[label="Implementation \n(VHDL/Verilog) [Yosys]"];

  // Sequence
  Requirements -> Model;
  Model -> Validation;
  Validation -> Design;
  Design -> Verification;
  Verification -> Configuration;
  Configuration -> Implementation;

  // Feedback
  Validation -> Model;
  Verification -> Design;
}
