[hls]
clock=312.5MHz
flow_target=vitis
syn.file=dma_pkt_router.cpp
syn.top=dma_pkt_router
package.output.format=xo
tb.file=./tb/dma_pkt_router_tb.cpp

