# src           0: result 00001, verilog: 00001
# src           1: result 00002, verilog: 00002
# src           2: result 00004, verilog: 00004
# src           3: result 00008, verilog: 00008
# src           4: result 00010, verilog: 00010
# src           5: result 00020, verilog: 00020
# src           6: result 00040, verilog: 00040
# src           7: result 00080, verilog: 00080
# src           8: result 00100, verilog: 00100
# src           9: result 00200, verilog: 00200
# src          10: result 00400, verilog: 00400
# src          11: result 00800, verilog: 00800
# src          12: result 01000, verilog: 01000
# src          13: result 02000, verilog: 02000
# src          14: result 04000, verilog: 04000
# src          15: result 08000, verilog: 08000
# src          16: result 10000, verilog: 10000
# src          17: result 00000, verilog: 00000