
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1962561                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486140                       # Number of bytes of host memory used
host_op_rate                                  2196283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1418.62                       # Real time elapsed on the host
host_tick_rate                              751332910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2784133376                       # Number of instructions simulated
sim_ops                                    3115696172                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    48                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2063154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4126281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 141328033                       # Number of branches fetched
system.switch_cpus.committedInsts           784133375                       # Number of instructions committed
system.switch_cpus.committedOps             875752356                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014001                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014001                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    253748055                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    247508528                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    113164506                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            12679111                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     720044283                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            720044283                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1223901300                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    631699331                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           159562397                       # Number of load instructions
system.switch_cpus.num_mem_refs             273515180                       # number of memory refs
system.switch_cpus.num_store_insts          113952783                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     115827751                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            115827751                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    144424011                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     84954448                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         511418754     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         24996336      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12969733      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8579556      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3530737      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11699290      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     14078898      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1969988      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12214012      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           779920      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        159562397     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       113952783     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          875752404                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2081604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2081577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4163208                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2081603                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2062710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       476832                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1586296                       # Transaction distribution
system.membus.trans_dist::ReadExReq               443                       # Transaction distribution
system.membus.trans_dist::ReadExResp              443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2062710                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3068011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3121423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6189434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6189434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    161617536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    163500544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    325118080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               325118080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2063153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2063153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2063153                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4940494134                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4968321172                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19525765384                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2080483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       972114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3667925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2080483                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6244812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6244812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    329841408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              329841408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2558435                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61034496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4640039                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2558410     55.14%     55.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2081603     44.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4640039                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2562188112                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4340144340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    130902272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         130902272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     30715264                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       30715264                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1022674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1022674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       239963                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            239963                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    122814007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            122814007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      28817412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            28817412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      28817412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    122814007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           151631418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    479256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2017255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000866519690                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26845                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26845                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3536770                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            452737                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1022674                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    239963                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2045348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  479926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 28093                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  670                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            78504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            75943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            64252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            58698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            83766                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            64111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           393202                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           274634                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            72944                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          153989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          215568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          171706                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          104100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           76394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           73082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19159                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11526                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            12974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16605                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            44957                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          124077                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           66015                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           36742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16361                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           15784                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 39125436296                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10086275000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            76948967546                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19395.38                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38145.38                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1224143                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 312702                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.25                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2045348                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              479926                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1009238                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1008017                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 24308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 24762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 26816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 26856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26851                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26854                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 26854                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 26848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 26859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 26858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   600                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       959634                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   166.495076                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   149.698255                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   101.969984                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26702      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       752016     78.36%     81.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       113346     11.81%     92.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        40057      4.17%     97.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        16432      1.71%     98.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6653      0.69%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2727      0.28%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1069      0.11%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          632      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       959634                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26845                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     75.142224                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    71.759547                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.303675                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           27      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          207      0.77%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          771      2.87%      3.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1545      5.76%      9.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2493      9.29%     18.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3376     12.58%     31.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3776     14.07%     45.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3796     14.14%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3375     12.57%     72.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2615      9.74%     81.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1835      6.84%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1286      4.79%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          811      3.02%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          445      1.66%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          249      0.93%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          125      0.47%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           55      0.20%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           34      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           16      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26845                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26845                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.851704                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.841896                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.576014                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2078      7.74%      7.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             457      1.70%      9.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           23725     88.38%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             539      2.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              45      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26845                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             129104320                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1797952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               30670656                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              130902272                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            30715264                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      121.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       28.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   122.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    28.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065854398584                       # Total gap between requests
system.mem_ctrls0.avgGap                    844149.51                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    129104320                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     30670656                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 121127147.794623702765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 28775559.812948647887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2045348                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       479926                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  76948967546                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24622055286303                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37621.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  51303857.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4055612820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2155594155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8156857380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1838040300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    384325517580                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     85646136480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570315213675                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       535.076248                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 219169795531                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 811096903530                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2796209640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1486216875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6246343320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         663535080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    355797013590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    109670192160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560796965625                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.146119                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 281735969895                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 748530729166                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    133181312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         133181312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     30319232                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       30319232                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1040479                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1040479                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       236869                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            236869                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    124952228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            124952228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      28445850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            28445850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      28445850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    124952228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           153398078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    473035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2057230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000769246108                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        26505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        26505                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3593564                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            446847                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1040479                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    236869                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2080958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  473738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 23728                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  703                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            63970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            65580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            59082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            70226                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            77643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            90545                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           401076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           269395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            51891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          160645                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          223665                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          180061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           89080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68351                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            25621                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            16976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14352                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14165                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            19325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          140525                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           65130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           36945                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35305                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16078                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40131752839                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10286150000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            78704815339                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19507.66                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38257.66                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1247039                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 311292                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.62                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.81                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2080958                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              473738                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1029173                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1028057                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 24360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 26465                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 26517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 26509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 26509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 26506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 26507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 26507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 26508                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 26512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 26514                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 26513                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 26519                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 26516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 26506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 26505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 26505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       971907                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   166.615711                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   149.507424                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   104.794665                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25943      2.67%      2.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       765810     78.79%     81.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       112621     11.59%     93.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        38356      3.95%     97.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        16471      1.69%     98.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7205      0.74%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3073      0.32%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1335      0.14%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         1093      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       971907                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        26505                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     77.615469                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    74.064648                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.311119                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           29      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          177      0.67%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          605      2.28%      3.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1370      5.17%      8.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2222      8.38%     16.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3043     11.48%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3628     13.69%     41.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3668     13.84%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3349     12.64%     68.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2685     10.13%     78.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2049      7.73%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1413      5.33%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          969      3.66%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          596      2.25%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          303      1.14%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          184      0.69%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          105      0.40%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           58      0.22%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           23      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           17      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        26505                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        26505                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.846142                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.835975                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.586425                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2142      8.08%      8.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             436      1.64%      9.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           23332     88.03%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             549      2.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              45      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        26505                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             131662720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1518592                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               30272768                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              133181312                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            30319232                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      123.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       28.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   124.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    28.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.19                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065855815967                       # Total gap between requests
system.mem_ctrls1.avgGap                    834428.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    131662720                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     30272768                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 123527467.899464234710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 28402256.746237114072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2080958                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       473738                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  78704815339                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24643948506079                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37821.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  52020206.33                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4025096460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2139378120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8159820480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1794651660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    386064432540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     84182095680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      570502929900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       535.252366                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 215338303669                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 814928395392                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2914348080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1549008945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6528801720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         674470980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    360667167120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105569318880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      562040570685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       527.312884                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 271043134878                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 759223564183                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        18451                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18451                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18451                       # number of overall hits
system.l2.overall_hits::total                   18451                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2063153                       # number of demand (read+write) misses
system.l2.demand_misses::total                2063153                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2063153                       # number of overall misses
system.l2.overall_misses::total               2063153                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 182571023400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     182571023400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 182571023400                       # number of overall miss cycles
system.l2.overall_miss_latency::total    182571023400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2081604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2081604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2081604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2081604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.991136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.991136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88491.267201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88491.267201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88491.267201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88491.267201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              476832                       # number of writebacks
system.l2.writebacks::total                    476832                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2063153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2063153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2063153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2063153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 164916425392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 164916425392                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 164916425392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 164916425392                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.991136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.991136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79934.171335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79934.171335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79934.171335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79934.171335                       # average overall mshr miss latency
system.l2.replacements                        2558435                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       495282                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           495282                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       495282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       495282                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1586296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1586296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   678                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 443                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     36240636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36240636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.395183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81807.304740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81807.304740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     32464452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32464452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.395183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73283.187359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73283.187359                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2062710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2062710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 182534782764                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 182534782764                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2080483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2080483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.991457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88492.702689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88492.702689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2062710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2062710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 164883960940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 164883960940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.991457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79935.599740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79935.599740                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     2576918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2558467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007212                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.309671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    25.690162                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.197177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.802818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69169347                       # Number of tag accesses
system.l2.tags.data_accesses                 69169347                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    784133424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2784337774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    784133424                       # number of overall hits
system.cpu.icache.overall_hits::total      2784337774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    784133424                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2784338677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    784133424                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2784338677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    784133424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2784337774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    784133424                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2784338677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2784338677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3083431.535991                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108589209306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108589209306                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    259027352                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        922575183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    259027352                       # number of overall hits
system.cpu.dcache.overall_hits::total       922575183                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2081523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8046153                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2081523                       # number of overall misses
system.cpu.dcache.overall_misses::total       8046153                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 187076752185                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 187076752185                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 187076752185                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 187076752185                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    261108875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    930621336                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    261108875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    930621336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89874.938776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23250.459218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89874.938776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23250.459218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2487130                       # number of writebacks
system.cpu.dcache.writebacks::total           2487130                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2081523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2081523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2081523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2081523                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 185340762003                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185340762003                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 185340762003                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185340762003                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89040.938776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89040.938776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89040.938776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89040.938776                       # average overall mshr miss latency
system.cpu.dcache.replacements                8048033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    152095229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       539926221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2080402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7375897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 187032146946                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 187032146946                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    154175631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    547302118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89901.926140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25357.206987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2080402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2080402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 185297091678                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 185297091678                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89067.926140                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89067.926140                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    106932123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      382648962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     44605239                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44605239                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    106933244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    383319218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39790.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    66.549556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     43670325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43670325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38956.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38956.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7019458                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23777556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           81                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2136                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      6390108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6390108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7019539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23779692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000090                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 78890.222222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2991.623596                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      6322554                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6322554                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 78056.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78056.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7019539                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23779692                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7019539                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23779692                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978180720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8048289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.538966                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.389132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.610174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.564020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.435977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31309831329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31309831329                       # Number of data accesses

---------- End Simulation Statistics   ----------
