{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601360719741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601360719741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:25:19 2020 " "Processing started: Tue Sep 29 14:25:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601360719741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601360719741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601360719741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601360720014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upc " "Found entity 1: upc" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/ex1.bdf " "Can't analyze file -- file src/ex1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1601360720059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/8bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/8bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/8bitadderbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/8bitadderbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdderBus " "Found entity 1: 8bitAdderBus" {  } { { "src/8bitAdderBus.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdderBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720504 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601360720556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"alu:inst6\"" {  } { { "ex1.bdf" "inst6" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 320 1640 1800 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 alu:inst6\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"alu:inst6\|74273:inst\"" {  } { { "src/alu.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 232 480 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst6\|74273:inst " "Elaborated megafunction instantiation \"alu:inst6\|74273:inst\"" {  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 232 480 600 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601360720572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdderBus alu:inst6\|8bitAdderBus:inst6 " "Elaborating entity \"8bitAdderBus\" for hierarchy \"alu:inst6\|8bitAdderBus:inst6\"" {  } { { "src/alu.bdf" "inst6" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 272 920 1064 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder alu:inst6\|8bitAdderBus:inst6\|8bitAdder:inst " "Elaborating entity \"8bitAdder\" for hierarchy \"alu:inst6\|8bitAdderBus:inst6\|8bitAdder:inst\"" {  } { { "src/8bitAdderBus.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdderBus.bdf" { { 256 936 1032 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720579 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst26 " "Block or symbol \"AND2\" of instance \"inst26\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1864 -624 -560 1912 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720580 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst28 " "Block or symbol \"AND4\" of instance \"inst28\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1752 -624 -560 1832 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst30 " "Block or symbol \"AND6\" of instance \"inst30\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1544 -624 -560 1656 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst32 " "Block or symbol \"AND8\" of instance \"inst32\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1272 -624 -560 1416 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst43 " "Block or symbol \"AND2\" of instance \"inst43\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1192 -624 -560 1240 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst45 " "Block or symbol \"AND4\" of instance \"inst45\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1080 -624 -560 1160 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst47 " "Block or symbol \"AND6\" of instance \"inst47\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 872 -624 -560 984 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND12 inst49 " "Block or symbol \"AND12\" of instance \"inst49\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 400 -624 -560 608 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601360720581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "ex1.bdf" "inst3" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 344 1128 1344 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ex1/ROM1.mif " "Parameter \"init_file\" = \"../ex1/ROM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720624 ""}  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601360720624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lf91 " "Found entity 1: altsyncram_lf91" {  } { { "db/altsyncram_lf91.tdf" "" { Text "D:/qts/cpu-course-design/ex1/db/altsyncram_lf91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601360720693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601360720693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lf91 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_lf91:auto_generated " "Elaborating entity \"altsyncram_lf91\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_lf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qts/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc upc:inst2 " "Elaborating entity \"upc\" for hierarchy \"upc:inst2\"" {  } { { "ex1.bdf" "inst2" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 344 768 936 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"upc:inst2\|74161:inst1\"" {  } { { "src/upc.bdf" "inst1" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst1\"" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601360720713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 upc:inst2\|74161:inst1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"upc:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/qts/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "upc:inst2\|74161:inst1\|f74161:sub upc:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"upc:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "d:/qts/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"upc:inst2\|74161:inst\"" {  } { { "src/upc.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 240 488 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601360720726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst2\|74161:inst " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst\"" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 240 488 608 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601360720726 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1601360720946 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1601360720946 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1601360720946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1601360721453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601360721842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601360721842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601360721921 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601360721921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601360721921 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601360721921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601360721921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360721971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:25:21 2020 " "Processing ended: Tue Sep 29 14:25:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360721971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360721971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360721971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601360721971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601360723102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601360723103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:25:22 2020 " "Processing started: Tue Sep 29 14:25:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601360723103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601360723103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601360723103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601360723179 ""}
{ "Info" "0" "" "Project  = ex1" {  } {  } 0 0 "Project  = ex1" 0 0 "Fitter" 0 0 1601360723180 ""}
{ "Info" "0" "" "Revision = ex1" {  } {  } 0 0 "Revision = ex1" 0 0 "Fitter" 0 0 1601360723180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1601360723246 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ex1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601360723266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360723319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360723320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360723320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601360723407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360723594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360723594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360723594 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601360723594 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360723596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360723596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360723596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360723596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360723596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601360723596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601360723598 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601360723599 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 61 " "No exact pin location assignment(s) for 43 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr0 " "Pin icpr0 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr0 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 376 1840 2016 392 "icpr0" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr1 " "Pin icpr1 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr1 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 392 1840 2016 408 "icpr1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr2 " "Pin icpr2 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr2 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 408 1840 2016 424 "icpr2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[7\] " "Pin debug1\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[6\] " "Pin debug1\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[5\] " "Pin debug1\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[4\] " "Pin debug1\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[3\] " "Pin debug1\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[2\] " "Pin debug1\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[1\] " "Pin debug1\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[0\] " "Pin debug1\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[23\] " "Pin debug2\[23\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[23] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[22\] " "Pin debug2\[22\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[22] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[21\] " "Pin debug2\[21\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[21] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[20\] " "Pin debug2\[20\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[20] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[19\] " "Pin debug2\[19\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[19] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[18\] " "Pin debug2\[18\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[18] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[17\] " "Pin debug2\[17\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[17] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[16\] " "Pin debug2\[16\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[16] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[15\] " "Pin debug2\[15\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[15] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[14\] " "Pin debug2\[14\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[14] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[13\] " "Pin debug2\[13\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[13] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[12\] " "Pin debug2\[12\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[12] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[11\] " "Pin debug2\[11\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[11] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[10\] " "Pin debug2\[10\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[10] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[9\] " "Pin debug2\[9\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[9] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[8\] " "Pin debug2\[8\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[8] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[7\] " "Pin debug2\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[6\] " "Pin debug2\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[5\] " "Pin debug2\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[4\] " "Pin debug2\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[3\] " "Pin debug2\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[2\] " "Pin debug2\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[1\] " "Pin debug2\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[0\] " "Pin debug2\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[0\] " "Pin Debug4\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[1\] " "Pin Debug4\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[2\] " "Pin Debug4\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[3\] " "Pin Debug4\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[4\] " "Pin Debug4\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[5\] " "Pin Debug4\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[6\] " "Pin Debug4\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[7\] " "Pin Debug4\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360723867 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1601360723867 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1601360724135 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1601360724135 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1601360724137 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1601360724137 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1601360724138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst7  " "Automatically promoted node alu:inst6\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr1~output " "Destination node icpr1~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 392 1840 2016 408 "icpr1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 952 560 624 1000 "inst7" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360724150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst8  " "Automatically promoted node alu:inst6\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr2~output " "Destination node icpr2~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 408 1840 2016 424 "icpr2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 1040 560 624 1088 "inst8" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360724150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst9  " "Automatically promoted node alu:inst6\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr0~output " "Destination node icpr0~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 376 1840 2016 392 "icpr0" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr0~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360724150 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 880 560 624 928 "inst9" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360724150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601360724489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601360724489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601360724489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601360724490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601360724490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601360724491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601360724491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601360724491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601360724512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1601360724513 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601360724513 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 0 43 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 0 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1601360724517 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1601360724517 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601360724517 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 7 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360724518 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1601360724518 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601360724518 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360724553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601360725277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360725366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601360725376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601360726389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360726390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601360726778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601360727330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601360727330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360728341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601360728343 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601360728343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601360728352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601360728425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601360728626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601360728691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601360728919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360729330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/qts/cpu-course-design/ex1/output_files/ex1.fit.smsg " "Generated suppressed messages file D:/qts/cpu-course-design/ex1/output_files/ex1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601360729672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5434 " "Peak virtual memory: 5434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360730227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:25:30 2020 " "Processing ended: Tue Sep 29 14:25:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360730227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360730227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360730227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601360730227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601360731246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601360731246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:25:31 2020 " "Processing started: Tue Sep 29 14:25:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601360731246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601360731246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601360731246 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601360731848 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601360731914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360732198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:25:32 2020 " "Processing ended: Tue Sep 29 14:25:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360732198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360732198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360732198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601360732198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601360732849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601360733345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601360733346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:25:33 2020 " "Processing started: Tue Sep 29 14:25:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601360733346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601360733346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex1 -c ex1 " "Command: quartus_sta ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601360733346 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1601360733423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601360733545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601360733545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601360733595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601360733595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1601360733865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1601360733867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1601360733867 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1601360733867 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1601360733963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601360733963 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1601360733964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1601360733972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1601360733998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1601360733998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.985 " "Worst-case setup slack is -3.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985      -116.101 clk  " "   -3.985      -116.101 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.485 " "Worst-case hold slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 clk  " "    0.485         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360734139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360734151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -130.609 clk  " "   -3.201      -130.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1601360734258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1601360734282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1601360734595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1601360734687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1601360734687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.596 " "Worst-case setup slack is -3.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596      -104.941 clk  " "   -3.596      -104.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 clk  " "    0.432         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360734714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360734723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -130.609 clk  " "   -3.201      -130.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360734730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360734730 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1601360734910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1601360735128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1601360735128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.112 " "Worst-case setup slack is -1.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112       -17.149 clk  " "   -1.112       -17.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360735138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 clk  " "    0.164         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360735149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360735158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601360735168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -65.716 clk  " "   -3.000       -65.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601360735178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601360735178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601360735747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601360735747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360735877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:25:35 2020 " "Processing ended: Tue Sep 29 14:25:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360735877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360735877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360735877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601360735877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601360736945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601360736946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:25:36 2020 " "Processing started: Tue Sep 29 14:25:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601360736946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601360736946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601360736946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex1.vo D:/qts/cpu-course-design/ex1/simulation/modelsim/ simulation " "Generated file ex1.vo in folder \"D:/qts/cpu-course-design/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1601360737287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360737354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:25:37 2020 " "Processing ended: Tue Sep 29 14:25:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360737354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360737354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360737354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601360737354 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601360738012 ""}
