$date
	Thu Oct 20 08:55:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 4 ! e [3:0] $end
$var reg 4 " b [3:0] $end
$scope module f1 $end
$var wire 4 # b [3:0] $end
$var wire 4 $ e [3:0] $end
$scope module stage0 $end
$var wire 5 % i [4:0] $end
$var wire 3 & s [2:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module stage1 $end
$var wire 5 ( i [4:0] $end
$var wire 3 ) s [2:0] $end
$var reg 1 * f $end
$upscope $end
$scope module stage2 $end
$var wire 5 + i [4:0] $end
$var wire 3 , s [2:0] $end
$var reg 1 - f $end
$upscope $end
$scope module stage3 $end
$var wire 5 . i [4:0] $end
$var wire 3 / s [2:0] $end
$var reg 1 0 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
b100 /
b11111 .
1-
b100 ,
b10101 +
0*
b100 )
b110 (
1'
b100 &
b11000 %
b1011 $
b1000 #
b1000 "
b1011 !
$end
#20
0-
00
b1100 !
b1100 $
1*
b0 .
b11100 %
b10011 (
b1010 +
b1001 "
b1001 #
#40
10
b101 !
b101 $
0'
b11111 .
b11000 %
b1 &
b110 (
b1 )
b10101 +
b1 ,
b1 /
b10 "
b10 #
#60
