// Seed: 1205287301
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    inout logic id_3
);
  assign id_2 = id_1 ? (id_3 | id_3) : ~id_3;
  logic id_4;
  logic id_5;
  logic id_6 = id_4;
endmodule
