<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443703894407" xml:lang="en-us">
  <title class="- topic/title ">TRCLAR, Software Lock Access Register</title>
  <shortdesc class="- topic/shortdesc ">The TRCLAR controls access to registers using the memory-mapped
    interface, when <keyword class="- topic/keyword " otherprops="g.signal.name">PADDRDBG31</keyword> is LOW. </shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">When the software lock is set, write accesses using the memory-mapped interface to all ETM trace unit registers are <term class="- topic/term " outputclass="archterm">ignored</term>.</p>
      <p class="- topic/p ">When the software lock is set, read accesses of TRCPDSR do not change the TRCPDSR.STICKYPD
        bit. Read accesses of all other registers are not affected.</p>
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCLAR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCLAR bit assignments</title>
        <image class="- topic/image " href="lau1443703932626.svg" placement="inline">
          <alt class="- topic/alt ">TRCLAR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RAZ/WI, [31:0]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Read-As-Zero, write ignore.</p></dd>                      
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCLAR can be accessed through the external debug interface, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">FB0</ph></codeph>.</p>
      
    </section>
  </refbody>
</reference>