INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-07U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_2_4/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-07U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_2_4/D_ff_with_ce_and_synch_reset_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-07U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_2_4/lab5_2_4_DffWithCeSynResetBehavior/lab5_2_4_DffWithCeSynResetBehavior.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
