{:input (genetic.crossover/dumb-crossover 1727279615 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , \\wire1_9_:missing , wire2_16, \\wire:missing_22 , \\wire23_:missing_25_26 );\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire wire10_11;\n  wire \\wire13_:missing ;\n  wire wire18_10;\n  wire \\wire18_25_:missing_27 ;\n  wire \\wire18_:missing ;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  wire \\wire22_:missing_26 ;\n  input \\wire23_:missing_25_26 ;\n  wire \\wire23_:missing_25_26 ;\n  wire \\wire25_:missing ;\n  wire wire26_27;\n  output wire2_16;\n  wire wire2_16;\n  wire \\wire3_:missing_18 ;\n  wire \\wire4_14_17_:missing_19 ;\n  wire wire6_11;\n  wire wire6_22;\n  wire wire7_16;\n  wire wire7_22;\n  wire \\wire8_22_:missing ;\n  wire \\wire:missing_11_21 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_12_13_26 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_21 ;\n  input \\wire:missing_22 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire25_:missing  = 4'h8 >> { \\wire18_25_:missing_27 , \\wire23_:missing_25_26  };\n  assign \\wire:missing_12_13_26  = 4'h6 >> { \\wire23_:missing_25_26 , \\wire22_:missing_26  };\n  assign wire6_11 = 2'h1 >> wire6_22;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire18_25_:missing_27 , wire26_27 };\n  assign wire7_16 = 2'h1 >> wire7_22;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire8_22_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_9_:missing , \\wire0_9_:missing  };\n  assign wire10_11 = 4'h8 >> { \\wire:missing_edge , wire18_10 };\n  assign \\wire:missing_11_21  = 4'h8 >> { wire6_11, wire10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_12_13_26 , \\wire:missing_12_13_26  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_12_13_26 , \\wire:missing_12_13_26  };\n  assign \\wire3_:missing_18  = 1'h0;\n  assign \\wire4_14_17_:missing_19  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_21  = \\wire:missing_11_21 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_14_17_:missing_19 ;\n  assign \\wire18_:missing  = \\wire3_:missing_18 ;\n  assign \\wire:missing_edge  = \\wire4_14_17_:missing_19 ;\n  assign wire2_16 = wire7_16;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_14_17_:missing_19 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:3.1-60.10\" *)\nmodule postsynth(\\wire0_9_:missing , \\wire1_9_:missing , wire2_16, \\wire:missing_22 , \\wire23_:missing_25_26 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:11.8-11.24\" *)\n  wire \\wire18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:12.9-12.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:15.9-15.31\" *)\n  input \\wire23_:missing_25_26 ;\n  wire \\wire23_:missing_25_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:19.10-19.18\" *)\n  output wire2_16;\n  wire wire2_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:21.8-21.26\" *)\n  wire \\wire3_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:22.8-22.32\" *)\n  wire \\wire4_14_17_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:25.8-25.16\" *)\n  wire wire7_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:26.8-26.16\" *)\n  wire wire7_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:31.8-31.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:33.9-33.25\" *)\n  input \\wire:missing_22 ;\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v:35.8-35.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire18_:missing  = 1'h0;\n  assign wire2_16 = 1'hx;\n  assign \\wire3_:missing_18  = 1'h0;\n  assign \\wire4_14_17_:missing_19  = 1'h1;\n  assign wire7_16 = 1'hx;\n  assign wire7_22 = 1'hx;\n  assign \\wire:missing_15  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:02:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu/src/top.v'.\nSBY  1:02:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] Copy '/tmp/fuzzmount2DDF5D8C/7E0EC6E9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu/src/7E0EC6E9.v'.\nSBY  1:02:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] Copy '/tmp/fuzzmount2DDF5D8C/7E0EC6E9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu/src/7E0EC6E9.post.v'.\nSBY  1:02:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: abc pdr\nSBY  1:02:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:02:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] base: Warning: Wire presynth.\\wire7_22 is used but has no driver.\nSBY  1:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] base: finished (returncode=0)\nSBY  1:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:02:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] aig: Warning: Wire presynth.\\wire7_22 is used but has no driver.\nSBY  1:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] aig: finished (returncode=0)\nSBY  1:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: Warning: The network has no constraints.\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: finished (returncode=0)\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] engine_0: Status returned by engine: FAIL\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu'.\nSBY  1:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4_nqgbnu] DONE (FAIL, rc=2)\n", :err ""}}}