

================================================================
== Vivado HLS Report for 'sha256_mem'
================================================================
* Date:           Sat May  6 21:35:31 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sha256_mem
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+------+-----+------+---------+
        |                   |        |   Latency  |  Interval  | Pipeline|
        |      Instance     | Module | min |  max | min |  max |   Type  |
        +-------------------+--------+-----+------+-----+------+---------+
        |grp_update_fu_311  |update  |    2|  2488|    2|  2488|   none  |
        |grp_final_fu_324   |final   |    ?|     ?|    ?|     ?|   none  |
        +-------------------+--------+-----+------+-----+------+---------+

        * Loop: 
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?| 645 ~ 3131 |          -|          -|     ?|    no    |
        | + Loop 1.1  |  640|  640|          10|          -|          -|    64|    no    |
        +-------------+-----+-----+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     244|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       17|      -|    2521|    6358|    -|
|Memory           |        3|      -|      16|       8|    -|
|Multiplexer      |        -|      -|       -|     552|    -|
|Register         |        -|      -|     460|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       20|      0|    2997|    7162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+---------------------------+---------+-------+------+------+
    |grp_final_fu_324             |final                      |        5|      0|   735|  2024|
    |sha256_mem_AXILiteS_s_axi_U  |sha256_mem_AXILiteS_s_axi  |        0|      0|   106|   168|
    |sha256_mem_mem_m_axi_U       |sha256_mem_mem_m_axi       |        2|      0|   548|   700|
    |grp_update_fu_311            |update                     |       10|      0|  1132|  3466|
    +-----------------------------+---------------------------+---------+-------+------+------+
    |Total                        |                           |       17|      0|  2521|  6358|
    +-----------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cipher_m_block_U  |sha256_mem_ciphereOg  |        1|   0|   0|   128|    8|     1|         1024|
    |cipher_m_h_U      |sha256_mem_cipherfYi  |        2|   0|   0|     8|   32|     1|          256|
    |data_buffer_U     |sha256_mem_data_bdEe  |        0|  16|   8|    64|    8|     1|          512|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        3|  16|   8|   200|   48|     3|         1792|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |block_counter_1_fu_343_p2  |     +    |      0|  0|  39|          32|           1|
    |buffer_index_1_fu_361_p2   |     +    |      0|  0|  15|           7|           1|
    |data_index_2_fu_349_p2     |     +    |      0|  0|  39|          32|           7|
    |indvars_iv_next_fu_388_p2  |     +    |      0|  0|  39|          32|           7|
    |tmp_3_fu_382_p2            |     +    |      0|  0|  39|          32|           1|
    |tmp_fu_367_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_338_p2        |   icmp   |      0|  0|  16|          32|          32|
    |exitcond_fu_355_p2         |   icmp   |      0|  0|  16|          32|          32|
    |ap_block_state4            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 244|         232|         114|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  89|         18|    1|         18|
    |ap_sig_ioackin_mem_ARREADY  |   9|          2|    1|          2|
    |block_counter_reg_266       |   9|          2|   32|         64|
    |buffer_index_reg_299        |   9|          2|    7|         14|
    |cipher_m_block_address0     |  15|          3|    7|         21|
    |cipher_m_block_address1     |  15|          3|    7|         21|
    |cipher_m_block_ce0          |  15|          3|    1|          3|
    |cipher_m_block_ce1          |  15|          3|    1|          3|
    |cipher_m_block_d0           |  15|          3|    8|         24|
    |cipher_m_block_we0          |  15|          3|    1|          3|
    |cipher_m_h_address0         |  38|          7|    3|         21|
    |cipher_m_h_address1         |  27|          5|    3|         15|
    |cipher_m_h_ce0              |  21|          4|    1|          4|
    |cipher_m_h_d0               |  38|          7|   32|        224|
    |cipher_m_h_d1               |  27|          5|   32|        160|
    |cipher_m_h_we0              |  21|          4|    1|          4|
    |cipher_m_len_reg_230        |   9|          2|   32|         64|
    |cipher_m_tot_len_reg_242    |   9|          2|   32|         64|
    |data_buffer_address0        |  15|          3|    6|         18|
    |data_buffer_ce0             |  15|          3|    1|          3|
    |data_buffer_ce1             |   9|          2|    1|          2|
    |data_index_1_reg_289        |   9|          2|   32|         64|
    |data_index_reg_277          |   9|          2|   32|         64|
    |indvars_iv_reg_254          |   9|          2|   32|         64|
    |mem_blk_n_AR                |   9|          2|    1|          2|
    |mem_blk_n_R                 |   9|          2|    1|          2|
    |message_addr_ap_vld_in_sig  |   9|          2|    1|          2|
    |message_addr_ap_vld_preg    |   9|          2|    1|          2|
    |message_addr_blk_n          |   9|          2|    1|          2|
    |message_addr_in_sig         |   9|          2|   32|         64|
    |num_blocks_ap_vld_in_sig    |   9|          2|    1|          2|
    |num_blocks_ap_vld_preg      |   9|          2|    1|          2|
    |num_blocks_blk_n            |   9|          2|    1|          2|
    |num_blocks_in_sig           |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 552|        112|  378|       1088|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  17|   0|   17|          0|
    |ap_reg_grp_final_fu_324_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_update_fu_311_ap_start  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_ARREADY         |   1|   0|    1|          0|
    |block_counter_1_reg_420            |  32|   0|   32|          0|
    |block_counter_reg_266              |  32|   0|   32|          0|
    |buffer_index_1_reg_433             |   7|   0|    7|          0|
    |buffer_index_reg_299               |   7|   0|    7|          0|
    |cipher_m_len_reg_230               |  32|   0|   32|          0|
    |cipher_m_tot_len_reg_242           |  32|   0|   32|          0|
    |data_index_1_reg_289               |  32|   0|   32|          0|
    |data_index_2_reg_425               |  32|   0|   32|          0|
    |data_index_reg_277                 |  32|   0|   32|          0|
    |indvars_iv_next_reg_449            |  32|   0|   32|          0|
    |indvars_iv_reg_254                 |  32|   0|   32|          0|
    |mem_addr_read_reg_454              |   8|   0|    8|          0|
    |mem_addr_reg_438                   |  32|   0|   32|          0|
    |message_addr_ap_vld_preg           |   1|   0|    1|          0|
    |message_addr_preg                  |  32|   0|   32|          0|
    |num_blocks_ap_vld_preg             |   1|   0|    1|          0|
    |num_blocks_preg                    |  32|   0|   32|          0|
    |tmp_3_reg_444                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 460|   0|  460|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  sha256_mem  | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|digest_out_address0     | out |    5|  ap_memory |  digest_out  |     array    |
|digest_out_ce0          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_we0          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_d0           | out |    8|  ap_memory |  digest_out  |     array    |
|digest_out_address1     | out |    5|  ap_memory |  digest_out  |     array    |
|digest_out_ce1          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_we1          | out |    1|  ap_memory |  digest_out  |     array    |
|digest_out_d1           | out |    8|  ap_memory |  digest_out  |     array    |
|digest_valid            | out |    1|   ap_none  | digest_valid |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	17  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond)
	16  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
16 --> 
	5  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.58ns
ST_1: data_buffer (15)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:137
:8  %data_buffer = alloca [64 x i8], align 16

ST_1: cipher_m_block (16)  [1/1] 1.35ns  loc: sha256_mem/src/sha256_mem.cpp:139
:9  %cipher_m_block = alloca [128 x i8], align 1

ST_1: cipher_m_h (17)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:139
:10  %cipher_m_h = alloca [8 x i32], align 4

ST_1: cipher_m_h_addr (25)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:75->sha256_mem/src/sha256_mem.cpp:141
:18  %cipher_m_h_addr = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 0

ST_1: StgValue_22 (26)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:75->sha256_mem/src/sha256_mem.cpp:141
:19  store i32 1779033703, i32* %cipher_m_h_addr, align 4

ST_1: cipher_m_h_addr_1 (27)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:76->sha256_mem/src/sha256_mem.cpp:141
:20  %cipher_m_h_addr_1 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 1

ST_1: StgValue_24 (28)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:76->sha256_mem/src/sha256_mem.cpp:141
:21  store i32 -1150833019, i32* %cipher_m_h_addr_1, align 4


 <State 2>: 0.79ns
ST_2: cipher_m_h_addr_2 (29)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:77->sha256_mem/src/sha256_mem.cpp:141
:22  %cipher_m_h_addr_2 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 2

ST_2: StgValue_26 (30)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:77->sha256_mem/src/sha256_mem.cpp:141
:23  store i32 1013904242, i32* %cipher_m_h_addr_2, align 4

ST_2: cipher_m_h_addr_3 (31)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:78->sha256_mem/src/sha256_mem.cpp:141
:24  %cipher_m_h_addr_3 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 3

ST_2: StgValue_28 (32)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:78->sha256_mem/src/sha256_mem.cpp:141
:25  store i32 -1521486534, i32* %cipher_m_h_addr_3, align 4


 <State 3>: 0.79ns
ST_3: cipher_m_h_addr_4 (33)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:79->sha256_mem/src/sha256_mem.cpp:141
:26  %cipher_m_h_addr_4 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 4

ST_3: StgValue_30 (34)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:79->sha256_mem/src/sha256_mem.cpp:141
:27  store i32 1359893119, i32* %cipher_m_h_addr_4, align 4

ST_3: cipher_m_h_addr_5 (35)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:80->sha256_mem/src/sha256_mem.cpp:141
:28  %cipher_m_h_addr_5 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 5

ST_3: StgValue_32 (36)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:80->sha256_mem/src/sha256_mem.cpp:141
:29  store i32 -1694144372, i32* %cipher_m_h_addr_5, align 4


 <State 4>: 0.79ns
ST_4: StgValue_33 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %mem), !map !38

ST_4: StgValue_34 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %message_addr) nounwind, !map !44

ST_4: StgValue_35 (9)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_blocks) nounwind, !map !50

ST_4: StgValue_36 (10)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %digest_out) nounwind, !map !54

ST_4: StgValue_37 (11)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %digest_valid) nounwind, !map !60

ST_4: StgValue_38 (12)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sha256_mem_str) nounwind

ST_4: num_blocks_read (13)  [1/1] 0.00ns
:6  %num_blocks_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %num_blocks)

ST_4: message_addr_read (14)  [1/1] 0.00ns
:7  %message_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %message_addr)

ST_4: StgValue_41 (18)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:130
:11  call void (...)* @_ssdm_op_SpecInterface(i1* %digest_valid, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_42 (19)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface([32 x i8]* %digest_out, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_43 (20)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:132
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %message_addr, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_44 (21)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:133
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %message_addr, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_45 (22)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %mem, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 131072, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_4: StgValue_46 (23)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:135
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %num_blocks, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_47 (24)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:136
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %num_blocks, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: cipher_m_h_addr_6 (37)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:81->sha256_mem/src/sha256_mem.cpp:141
:30  %cipher_m_h_addr_6 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 6

ST_4: StgValue_49 (38)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:81->sha256_mem/src/sha256_mem.cpp:141
:31  store i32 528734635, i32* %cipher_m_h_addr_6, align 4

ST_4: cipher_m_h_addr_7 (39)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:82->sha256_mem/src/sha256_mem.cpp:141
:32  %cipher_m_h_addr_7 = getelementptr [8 x i32]* %cipher_m_h, i64 0, i64 7

ST_4: StgValue_51 (40)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:82->sha256_mem/src/sha256_mem.cpp:141
:33  store i32 1541459225, i32* %cipher_m_h_addr_7, align 4

ST_4: StgValue_52 (41)  [1/1] 0.76ns  loc: sha256_mem/src/sha256_mem.cpp:143
:34  br label %1


 <State 5>: 2.42ns
ST_5: cipher_m_len (43)  [1/1] 0.00ns
:0  %cipher_m_len = phi i32 [ 0, %0 ], [ %cipher_m_len_1, %5 ]

ST_5: cipher_m_tot_len (44)  [1/1] 0.00ns
:1  %cipher_m_tot_len = phi i32 [ 0, %0 ], [ %cipher_m_tot_len_1, %5 ]

ST_5: indvars_iv (45)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:143
:2  %indvars_iv = phi i32 [ 64, %0 ], [ %indvars_iv_next, %5 ]

ST_5: block_counter (46)  [1/1] 0.00ns
:3  %block_counter = phi i32 [ 0, %0 ], [ %block_counter_1, %5 ]

ST_5: data_index (47)  [1/1] 0.00ns
:4  %data_index = phi i32 [ 0, %0 ], [ %data_index_2, %5 ]

ST_5: exitcond2 (48)  [1/1] 0.72ns  loc: sha256_mem/src/sha256_mem.cpp:143
:5  %exitcond2 = icmp eq i32 %block_counter, %num_blocks_read

ST_5: block_counter_1 (49)  [1/1] 1.58ns  loc: sha256_mem/src/sha256_mem.cpp:143
:6  %block_counter_1 = add nsw i32 %block_counter, 1

ST_5: StgValue_60 (50)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:143
:7  br i1 %exitcond2, label %6, label %2

ST_5: data_index_2 (52)  [1/1] 1.58ns  loc: sha256_mem/src/sha256_mem.cpp:146
:0  %data_index_2 = add i32 %data_index, 64

ST_5: StgValue_62 (53)  [1/1] 0.76ns  loc: sha256_mem/src/sha256_mem.cpp:144
:1  br label %3

ST_5: StgValue_63 (79)  [2/2] 2.42ns  loc: sha256_mem/src/sha256_mem.cpp:150
:0  call fastcc void @final(i32 %cipher_m_tot_len, i32 %cipher_m_len, [128 x i8]* %cipher_m_block, [8 x i32]* %cipher_m_h, [32 x i8]* %digest_out) nounwind


 <State 6>: 2.40ns
ST_6: data_index_1 (55)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:146
:0  %data_index_1 = phi i32 [ %data_index, %2 ], [ %tmp_3, %4 ]

ST_6: buffer_index (56)  [1/1] 0.00ns
:1  %buffer_index = phi i7 [ 0, %2 ], [ %buffer_index_1, %4 ]

ST_6: exitcond (57)  [1/1] 0.72ns  loc: sha256_mem/src/sha256_mem.cpp:144
:2  %exitcond = icmp eq i32 %data_index_1, %indvars_iv

ST_6: empty (58)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_6: buffer_index_1 (59)  [1/1] 1.27ns  loc: sha256_mem/src/sha256_mem.cpp:144
:4  %buffer_index_1 = add i7 %buffer_index, 1

ST_6: StgValue_69 (60)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:144
:5  br i1 %exitcond, label %5, label %4

ST_6: tmp (62)  [1/1] 1.58ns  loc: sha256_mem/src/sha256_mem.cpp:145
:0  %tmp = add i32 %data_index_1, %message_addr_read

ST_6: tmp_1 (63)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:145
:1  %tmp_1 = zext i32 %tmp to i64

ST_6: mem_addr (64)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:145
:2  %mem_addr = getelementptr i8* %mem, i64 %tmp_1

ST_6: tmp_3 (70)  [1/1] 1.58ns  loc: sha256_mem/src/sha256_mem.cpp:146
:8  %tmp_3 = add nsw i32 %data_index_1, 1

ST_6: call_ret (73)  [2/2] 2.40ns  loc: sha256_mem/src/sha256_mem.cpp:148
:0  %call_ret = call fastcc { i32, i32 } @update(i32 %cipher_m_tot_len, i32 %cipher_m_len, [128 x i8]* %cipher_m_block, [8 x i32]* %cipher_m_h, [64 x i8]* %data_buffer) nounwind

ST_6: indvars_iv_next (76)  [1/1] 1.58ns  loc: sha256_mem/src/sha256_mem.cpp:143
:3  %indvars_iv_next = add i32 %indvars_iv, 64


 <State 7>: 8.75ns
ST_7: mem_load_req (65)  [7/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 8>: 8.75ns
ST_8: mem_load_req (65)  [6/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 9>: 8.75ns
ST_9: mem_load_req (65)  [5/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 10>: 8.75ns
ST_10: mem_load_req (65)  [4/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 11>: 8.75ns
ST_11: mem_load_req (65)  [3/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 12>: 8.75ns
ST_12: mem_load_req (65)  [2/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 13>: 8.75ns
ST_13: mem_load_req (65)  [1/7] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:3  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 1)


 <State 14>: 8.75ns
ST_14: mem_addr_read (66)  [1/1] 8.75ns  loc: sha256_mem/src/sha256_mem.cpp:145
:4  %mem_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_addr)


 <State 15>: 0.79ns
ST_15: tmp_2 (67)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:145
:5  %tmp_2 = zext i7 %buffer_index to i64

ST_15: data_buffer_addr (68)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:145
:6  %data_buffer_addr = getelementptr inbounds [64 x i8]* %data_buffer, i64 0, i64 %tmp_2

ST_15: StgValue_86 (69)  [1/1] 0.79ns  loc: sha256_mem/src/sha256_mem.cpp:145
:7  store i8 %mem_addr_read, i8* %data_buffer_addr, align 1

ST_15: StgValue_87 (71)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:144
:9  br label %3


 <State 16>: 0.00ns
ST_16: call_ret (73)  [1/2] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:148
:0  %call_ret = call fastcc { i32, i32 } @update(i32 %cipher_m_tot_len, i32 %cipher_m_len, [128 x i8]* %cipher_m_block, [8 x i32]* %cipher_m_h, [64 x i8]* %data_buffer) nounwind

ST_16: cipher_m_tot_len_1 (74)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:148
:1  %cipher_m_tot_len_1 = extractvalue { i32, i32 } %call_ret, 0

ST_16: cipher_m_len_1 (75)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:148
:2  %cipher_m_len_1 = extractvalue { i32, i32 } %call_ret, 1

ST_16: StgValue_91 (77)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:143
:4  br label %1


 <State 17>: 0.00ns
ST_17: StgValue_92 (79)  [1/2] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:150
:0  call fastcc void @final(i32 %cipher_m_tot_len, i32 %cipher_m_len, [128 x i8]* %cipher_m_block, [8 x i32]* %cipher_m_h, [32 x i8]* %digest_out) nounwind

ST_17: StgValue_93 (80)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:151
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %digest_valid, i1 true)

ST_17: StgValue_94 (81)  [1/1] 0.00ns  loc: sha256_mem/src/sha256_mem.cpp:152
:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ message_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ digest_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ digest_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SHA256_sha256_k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_buffer        (alloca           ) [ 001111111111111110]
cipher_m_block     (alloca           ) [ 001111111111111111]
cipher_m_h         (alloca           ) [ 001111111111111111]
cipher_m_h_addr    (getelementptr    ) [ 000000000000000000]
StgValue_22        (store            ) [ 000000000000000000]
cipher_m_h_addr_1  (getelementptr    ) [ 000000000000000000]
StgValue_24        (store            ) [ 000000000000000000]
cipher_m_h_addr_2  (getelementptr    ) [ 000000000000000000]
StgValue_26        (store            ) [ 000000000000000000]
cipher_m_h_addr_3  (getelementptr    ) [ 000000000000000000]
StgValue_28        (store            ) [ 000000000000000000]
cipher_m_h_addr_4  (getelementptr    ) [ 000000000000000000]
StgValue_30        (store            ) [ 000000000000000000]
cipher_m_h_addr_5  (getelementptr    ) [ 000000000000000000]
StgValue_32        (store            ) [ 000000000000000000]
StgValue_33        (specbitsmap      ) [ 000000000000000000]
StgValue_34        (specbitsmap      ) [ 000000000000000000]
StgValue_35        (specbitsmap      ) [ 000000000000000000]
StgValue_36        (specbitsmap      ) [ 000000000000000000]
StgValue_37        (specbitsmap      ) [ 000000000000000000]
StgValue_38        (spectopmodule    ) [ 000000000000000000]
num_blocks_read    (read             ) [ 000001111111111110]
message_addr_read  (read             ) [ 000001111111111110]
StgValue_41        (specinterface    ) [ 000000000000000000]
StgValue_42        (specinterface    ) [ 000000000000000000]
StgValue_43        (specinterface    ) [ 000000000000000000]
StgValue_44        (specinterface    ) [ 000000000000000000]
StgValue_45        (specinterface    ) [ 000000000000000000]
StgValue_46        (specinterface    ) [ 000000000000000000]
StgValue_47        (specinterface    ) [ 000000000000000000]
cipher_m_h_addr_6  (getelementptr    ) [ 000000000000000000]
StgValue_49        (store            ) [ 000000000000000000]
cipher_m_h_addr_7  (getelementptr    ) [ 000000000000000000]
StgValue_51        (store            ) [ 000000000000000000]
StgValue_52        (br               ) [ 000011111111111110]
cipher_m_len       (phi              ) [ 000001111111111111]
cipher_m_tot_len   (phi              ) [ 000001111111111111]
indvars_iv         (phi              ) [ 000001111111111100]
block_counter      (phi              ) [ 000001000000000000]
data_index         (phi              ) [ 000001111111111100]
exitcond2          (icmp             ) [ 000001111111111110]
block_counter_1    (add              ) [ 000011111111111110]
StgValue_60        (br               ) [ 000000000000000000]
data_index_2       (add              ) [ 000011111111111110]
StgValue_62        (br               ) [ 000001111111111110]
data_index_1       (phi              ) [ 000000100000000000]
buffer_index       (phi              ) [ 000000111111111100]
exitcond           (icmp             ) [ 000001111111111110]
empty              (speclooptripcount) [ 000000000000000000]
buffer_index_1     (add              ) [ 000001111111111110]
StgValue_69        (br               ) [ 000000000000000000]
tmp                (add              ) [ 000000000000000000]
tmp_1              (zext             ) [ 000000000000000000]
mem_addr           (getelementptr    ) [ 000000011111111000]
tmp_3              (add              ) [ 000001111111111110]
indvars_iv_next    (add              ) [ 000011000000000010]
mem_load_req       (readreq          ) [ 000000000000000000]
mem_addr_read      (read             ) [ 000000000000000100]
tmp_2              (zext             ) [ 000000000000000000]
data_buffer_addr   (getelementptr    ) [ 000000000000000000]
StgValue_86        (store            ) [ 000000000000000000]
StgValue_87        (br               ) [ 000001111111111110]
call_ret           (call             ) [ 000000000000000000]
cipher_m_tot_len_1 (extractvalue     ) [ 000011111111111110]
cipher_m_len_1     (extractvalue     ) [ 000011111111111110]
StgValue_91        (br               ) [ 000011111111111110]
StgValue_92        (call             ) [ 000000000000000000]
StgValue_93        (write            ) [ 000000000000000000]
StgValue_94        (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="message_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_blocks">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="digest_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digest_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="digest_valid">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digest_valid"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SHA256_sha256_k">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA256_sha256_k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_mem_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="data_buffer_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buffer/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cipher_m_block_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cipher_m_block/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cipher_m_h_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cipher_m_h/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="num_blocks_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_blocks_read/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="message_addr_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="message_addr_read/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="1"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mem_addr_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="8"/>
<pin id="128" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_93_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_93/17 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cipher_m_h_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="3" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 StgValue_24/1 StgValue_26/2 StgValue_28/2 StgValue_30/3 StgValue_32/3 StgValue_49/4 StgValue_51/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cipher_m_h_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="cipher_m_h_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cipher_m_h_addr_3_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="cipher_m_h_addr_4_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_4/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cipher_m_h_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_5/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cipher_m_h_addr_6_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_6/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="cipher_m_h_addr_7_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_m_h_addr_7/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_buffer_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buffer_addr/15 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_86_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="1"/>
<pin id="228" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/15 "/>
</bind>
</comp>

<comp id="230" class="1005" name="cipher_m_len_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cipher_m_len (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="cipher_m_len_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cipher_m_len/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="cipher_m_tot_len_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cipher_m_tot_len (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="cipher_m_tot_len_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cipher_m_tot_len/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvars_iv_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvars_iv_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="block_counter_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_counter (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="block_counter_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="block_counter/5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="data_index_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_index (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="data_index_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_index/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="data_index_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_index_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="data_index_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_index_1/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="buffer_index_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="1"/>
<pin id="301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffer_index (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="buffer_index_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_index/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_update_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="0" index="2" bw="32" slack="1"/>
<pin id="315" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="32" slack="0"/>
<pin id="319" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_final_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="5" bw="8" slack="0"/>
<pin id="331" dir="0" index="6" bw="32" slack="0"/>
<pin id="332" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_63/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="block_counter_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block_counter_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_index_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_index_2/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="exitcond_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="buffer_index_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_index_1/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mem_addr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="indvars_iv_next_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="9"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="399" class="1004" name="cipher_m_tot_len_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cipher_m_tot_len_1/16 "/>
</bind>
</comp>

<comp id="403" class="1004" name="cipher_m_len_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cipher_m_len_1/16 "/>
</bind>
</comp>

<comp id="407" class="1005" name="num_blocks_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_blocks_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="message_addr_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="message_addr_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="block_counter_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_counter_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="data_index_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_index_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="buffer_index_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="buffer_index_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="mem_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvars_iv_next_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="454" class="1005" name="mem_addr_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="cipher_m_tot_len_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cipher_m_tot_len_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="cipher_m_len_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cipher_m_len_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="86" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="88" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="92" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="102" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="102" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="146" pin=3"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="146" pin=3"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="146" pin=3"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="146" pin=3"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="242" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="230" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="246" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="234" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="6" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="324" pin=6"/></net>

<net id="342"><net_src comp="270" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="270" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="281" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="292" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="254" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="303" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="82" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="292" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="292" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="254" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="299" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="402"><net_src comp="311" pin="7"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="311" pin="7"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="106" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="415"><net_src comp="112" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="423"><net_src comp="343" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="428"><net_src comp="349" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="436"><net_src comp="361" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="441"><net_src comp="376" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="447"><net_src comp="382" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="452"><net_src comp="388" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="457"><net_src comp="125" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="462"><net_src comp="399" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="467"><net_src comp="403" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="234" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: digest_out | {5 17 }
	Port: digest_valid | {17 }
 - Input state : 
	Port: sha256_mem : mem | {7 8 9 10 11 12 13 14 }
	Port: sha256_mem : message_addr | {4 }
	Port: sha256_mem : num_blocks | {4 }
	Port: sha256_mem : SHA256_sha256_k | {5 6 16 17 }
  - Chain level:
	State 1
		cipher_m_h_addr : 1
		StgValue_22 : 2
		cipher_m_h_addr_1 : 1
		StgValue_24 : 2
	State 2
		StgValue_26 : 1
		StgValue_28 : 1
	State 3
		StgValue_30 : 1
		StgValue_32 : 1
	State 4
		StgValue_49 : 1
		StgValue_51 : 1
	State 5
		exitcond2 : 1
		block_counter_1 : 1
		StgValue_60 : 2
		data_index_2 : 1
		StgValue_63 : 1
	State 6
		exitcond : 1
		buffer_index_1 : 1
		StgValue_69 : 2
		tmp : 1
		tmp_1 : 2
		mem_addr : 3
		tmp_3 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		data_buffer_addr : 1
		StgValue_86 : 2
	State 16
		cipher_m_tot_len_1 : 1
		cipher_m_len_1 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |       grp_update_fu_311       |    8    | 47.8243 |   1495  |   3038  |
|          |        grp_final_fu_324       |    4    | 30.4805 |   937   |   1974  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     block_counter_1_fu_343    |    0    |    0    |    0    |    39   |
|          |      data_index_2_fu_349      |    0    |    0    |    0    |    39   |
|    add   |     buffer_index_1_fu_361     |    0    |    0    |    0    |    15   |
|          |           tmp_fu_367          |    0    |    0    |    0    |    39   |
|          |          tmp_3_fu_382         |    0    |    0    |    0    |    39   |
|          |     indvars_iv_next_fu_388    |    0    |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        exitcond2_fu_338       |    0    |    0    |    0    |    16   |
|          |        exitcond_fu_355        |    0    |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |  num_blocks_read_read_fu_106  |    0    |    0    |    0    |    0    |
|   read   | message_addr_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          |   mem_addr_read_read_fu_125   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  readreq |       grp_readreq_fu_118      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   write  |    StgValue_93_write_fu_130   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |          tmp_1_fu_372         |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_394         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|extractvalue|   cipher_m_tot_len_1_fu_399   |    0    |    0    |    0    |    0    |
|          |     cipher_m_len_1_fu_403     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    12   | 78.3047 |   2432  |   5254  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|SHA256_sha256_k|    1   |    0   |    0   |
| cipher_m_block|    1   |    0   |    0   |
|   cipher_m_h  |    2   |    0   |    0   |
|  data_buffer  |    0   |   16   |    8   |
+---------------+--------+--------+--------+
|     Total     |    4   |   16   |    8   |
+---------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  block_counter_1_reg_420 |   32   |
|   block_counter_reg_266  |   32   |
|  buffer_index_1_reg_433  |    7   |
|   buffer_index_reg_299   |    7   |
|  cipher_m_len_1_reg_464  |   32   |
|   cipher_m_len_reg_230   |   32   |
|cipher_m_tot_len_1_reg_459|   32   |
| cipher_m_tot_len_reg_242 |   32   |
|   data_index_1_reg_289   |   32   |
|   data_index_2_reg_425   |   32   |
|    data_index_reg_277    |   32   |
|  indvars_iv_next_reg_449 |   32   |
|    indvars_iv_reg_254    |   32   |
|   mem_addr_read_reg_454  |    8   |
|     mem_addr_reg_438     |    8   |
| message_addr_read_reg_412|   32   |
|  num_blocks_read_reg_407 |   32   |
|       tmp_3_reg_444      |   32   |
+--------------------------+--------+
|           Total          |   478  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_146    |  p0  |   4  |   3  |   12   ||    21   |
|     grp_access_fu_146    |  p1  |   4  |  32  |   128  ||    9    |
|     grp_access_fu_146    |  p3  |   4  |   3  |   12   ||    21   |
|     grp_access_fu_146    |  p4  |   4  |  32  |   128  ||    9    |
|   cipher_m_len_reg_230   |  p0  |   2  |  32  |   64   ||    9    |
| cipher_m_tot_len_reg_242 |  p0  |   2  |  32  |   64   ||    9    |
|    indvars_iv_reg_254    |  p0  |   2  |  32  |   64   ||    9    |
|    data_index_reg_277    |  p0  |   2  |  32  |   64   ||    9    |
|   buffer_index_reg_299   |  p0  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   550  ||  10.233 ||   105   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   78   |  2432  |  5254  |
|   Memory  |    4   |    -   |   16   |    8   |
|Multiplexer|    -   |   10   |    -   |   105  |
|  Register |    -   |    -   |   478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   88   |  2926  |  5367  |
+-----------+--------+--------+--------+--------+
