{
  "module_name": "arct_ip_offset.h",
  "hash_id": "adee0e032eda24a2759f763d2dc6ff1e396daccb4a22168d8ba7e62ac381deb2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/arct_ip_offset.h",
  "human_readable_source": " \n#ifndef _arct_ip_offset_HEADER\n#define _arct_ip_offset_HEADER\n\n#define MAX_INSTANCE                                       8\n#define MAX_SEGMENT                                         6\n\n\nstruct IP_BASE_INSTANCE\n{\n    unsigned int segment[MAX_SEGMENT];\n} __maybe_unused;\n\nstruct IP_BASE\n{\n    struct IP_BASE_INSTANCE instance[MAX_INSTANCE];\n} __maybe_unused;\n\n\nstatic const struct IP_BASE ATHUB_BASE            ={ { { { 0x00000C20, 0x00012460, 0x00408C00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE CLK_BASE            ={ { { { 0x000120C0, 0x00016C00, 0x00401800, 0, 0, 0 } },\n                                        { { 0x000120E0, 0x00016E00, 0x00401C00, 0, 0, 0 } },\n                                        { { 0x00012100, 0x00017000, 0x00402000, 0, 0, 0 } },\n                                        { { 0x00012120, 0x00017200, 0x00402400, 0, 0, 0 } },\n                                        { { 0x000136C0, 0x0001B000, 0x0042D800, 0, 0, 0 } },\n                                        { { 0x00013720, 0x0001B200, 0x0042E400, 0, 0, 0 } },\n                                        { { 0x000125E0, 0x00017E00, 0x0040BC00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DF_BASE            ={ { { { 0x00007000, 0x000125C0, 0x0040B800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE FUSE_BASE            ={ { { { 0x000120A0, 0x00017400, 0x00401400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE GC_BASE            ={ { { { 0x00002000, 0x0000A000, 0x00012160, 0x00402C00, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE HDP_BASE            ={ { { { 0x00000F20, 0x00012520, 0x0040A400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MMHUB_BASE            ={ { { { 0x00012440, 0x0001A000, 0x00408800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP0_BASE            ={ { { { 0x00016000, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP1_BASE            ={ { { { 0x00016000, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE NBIF0_BASE            ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x00012D80, 0x0041B000 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE OSSSYS_BASE            ={ { { { 0x000010A0, 0x00012500, 0x0040A000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE PCIE0_BASE            ={ { { { 0x000128C0, 0x00411800, 0x04440000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA0_BASE            ={ { { { 0x00001260, 0x00012540, 0x0040A800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA1_BASE            ={ { { { 0x00001860, 0x00012560, 0x0040AC00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA2_BASE            ={ { { { 0x00013760, 0x0001E000, 0x0042EC00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA3_BASE            ={ { { { 0x00013780, 0x0001E400, 0x0042F000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA4_BASE            ={ { { { 0x000137A0, 0x0001E800, 0x0042F400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA5_BASE            ={ { { { 0x000137C0, 0x0001EC00, 0x0042F800, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA6_BASE            ={ { { { 0x000137E0, 0x0001F000, 0x0042FC00, 0, 0, 0 } },\n                                       { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SDMA7_BASE            ={ { { { 0x00013800, 0x0001F400, 0x00430000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SMUIO_BASE            ={ { { { 0x00016800, 0x00016A00, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE THM_BASE            ={ { { { 0x00016600, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE UMC_BASE            ={ { { { 0x000132C0, 0x00014000, 0x00425800, 0, 0, 0 } },\n                                        { { 0x000132E0, 0x00054000, 0x00425C00, 0, 0, 0 } },\n                                        { { 0x00013300, 0x00094000, 0x00426000, 0, 0, 0 } },\n                                        { { 0x00013320, 0x000D4000, 0x00426400, 0, 0, 0 } },\n                                        { { 0x00013340, 0x00114000, 0x00426800, 0, 0, 0 } },\n                                        { { 0x00013360, 0x00154000, 0x00426C00, 0, 0, 0 } },\n                                        { { 0x00013380, 0x00194000, 0x00427000, 0, 0, 0 } },\n                                        { { 0x000133A0, 0x001D4000, 0x00427400, 0, 0, 0 } } } };\nstatic const struct IP_BASE UVD_BASE            ={ { { { 0x00007800, 0x00007E00, 0x00012180, 0x00403000, 0, 0 } },\n                                        { { 0x00007A00, 0x00009000, 0x000136E0, 0x0042DC00, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DBGU_IO_BASE            ={ { { { 0x000001E0, 0x000125A0, 0x0040B400, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE RSMU_BASE            ={ { { { 0x00012000, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0, 0 } } } };\n\n\n\n#define ATHUB_BASE__INST0_SEG0                     0x00000C20\n#define ATHUB_BASE__INST0_SEG1                     0x00012460\n#define ATHUB_BASE__INST0_SEG2                     0x00408C00\n#define ATHUB_BASE__INST0_SEG3                     0\n#define ATHUB_BASE__INST0_SEG4                     0\n#define ATHUB_BASE__INST0_SEG5                     0\n\n#define ATHUB_BASE__INST1_SEG0                     0\n#define ATHUB_BASE__INST1_SEG1                     0\n#define ATHUB_BASE__INST1_SEG2                     0\n#define ATHUB_BASE__INST1_SEG3                     0\n#define ATHUB_BASE__INST1_SEG4                     0\n#define ATHUB_BASE__INST1_SEG5                     0\n\n#define ATHUB_BASE__INST2_SEG0                     0\n#define ATHUB_BASE__INST2_SEG1                     0\n#define ATHUB_BASE__INST2_SEG2                     0\n#define ATHUB_BASE__INST2_SEG3                     0\n#define ATHUB_BASE__INST2_SEG4                     0\n#define ATHUB_BASE__INST2_SEG5                     0\n\n#define ATHUB_BASE__INST3_SEG0                     0\n#define ATHUB_BASE__INST3_SEG1                     0\n#define ATHUB_BASE__INST3_SEG2                     0\n#define ATHUB_BASE__INST3_SEG3                     0\n#define ATHUB_BASE__INST3_SEG4                     0\n#define ATHUB_BASE__INST3_SEG5                     0\n\n#define ATHUB_BASE__INST4_SEG0                     0\n#define ATHUB_BASE__INST4_SEG1                     0\n#define ATHUB_BASE__INST4_SEG2                     0\n#define ATHUB_BASE__INST4_SEG3                     0\n#define ATHUB_BASE__INST4_SEG4                     0\n#define ATHUB_BASE__INST4_SEG5                     0\n\n#define ATHUB_BASE__INST5_SEG0                     0\n#define ATHUB_BASE__INST5_SEG1                     0\n#define ATHUB_BASE__INST5_SEG2                     0\n#define ATHUB_BASE__INST5_SEG3                     0\n#define ATHUB_BASE__INST5_SEG4                     0\n#define ATHUB_BASE__INST5_SEG5                     0\n\n#define ATHUB_BASE__INST6_SEG0                     0\n#define ATHUB_BASE__INST6_SEG1                     0\n#define ATHUB_BASE__INST6_SEG2                     0\n#define ATHUB_BASE__INST6_SEG3                     0\n#define ATHUB_BASE__INST6_SEG4                     0\n#define ATHUB_BASE__INST6_SEG5                     0\n\n#define ATHUB_BASE__INST7_SEG0                     0\n#define ATHUB_BASE__INST7_SEG1                     0\n#define ATHUB_BASE__INST7_SEG2                     0\n#define ATHUB_BASE__INST7_SEG3                     0\n#define ATHUB_BASE__INST7_SEG4                     0\n#define ATHUB_BASE__INST7_SEG5                     0\n\n#define CLK_BASE__INST0_SEG0                       0x000120C0\n#define CLK_BASE__INST0_SEG1                       0x00016C00\n#define CLK_BASE__INST0_SEG2                       0x00401800\n#define CLK_BASE__INST0_SEG3                       0\n#define CLK_BASE__INST0_SEG4                       0\n#define CLK_BASE__INST0_SEG5                       0\n\n#define CLK_BASE__INST1_SEG0                       0x000120E0\n#define CLK_BASE__INST1_SEG1                       0x00016E00\n#define CLK_BASE__INST1_SEG2                       0x00401C00\n#define CLK_BASE__INST1_SEG3                       0\n#define CLK_BASE__INST1_SEG4                       0\n#define CLK_BASE__INST1_SEG5                       0\n\n#define CLK_BASE__INST2_SEG0                       0x00012100\n#define CLK_BASE__INST2_SEG1                       0x00017000\n#define CLK_BASE__INST2_SEG2                       0x00402000\n#define CLK_BASE__INST2_SEG3                       0\n#define CLK_BASE__INST2_SEG4                       0\n#define CLK_BASE__INST2_SEG5                       0\n\n#define CLK_BASE__INST3_SEG0                       0x00012120\n#define CLK_BASE__INST3_SEG1                       0x00017200\n#define CLK_BASE__INST3_SEG2                       0x00402400\n#define CLK_BASE__INST3_SEG3                       0\n#define CLK_BASE__INST3_SEG4                       0\n#define CLK_BASE__INST3_SEG5                       0\n\n#define CLK_BASE__INST4_SEG0                       0x000136C0\n#define CLK_BASE__INST4_SEG1                       0x0001B000\n#define CLK_BASE__INST4_SEG2                       0x0042D800\n#define CLK_BASE__INST4_SEG3                       0\n#define CLK_BASE__INST4_SEG4                       0\n#define CLK_BASE__INST4_SEG5                       0\n\n#define CLK_BASE__INST5_SEG0                       0x00013720\n#define CLK_BASE__INST5_SEG1                       0x0001B200\n#define CLK_BASE__INST5_SEG2                       0x0042E400\n#define CLK_BASE__INST5_SEG3                       0\n#define CLK_BASE__INST5_SEG4                       0\n#define CLK_BASE__INST5_SEG5                       0\n\n#define CLK_BASE__INST6_SEG0                       0x000125E0\n#define CLK_BASE__INST6_SEG1                       0x00017E00\n#define CLK_BASE__INST6_SEG2                       0x0040BC00\n#define CLK_BASE__INST6_SEG3                       0\n#define CLK_BASE__INST6_SEG4                       0\n#define CLK_BASE__INST6_SEG5                       0\n\n#define CLK_BASE__INST7_SEG0                       0\n#define CLK_BASE__INST7_SEG1                       0\n#define CLK_BASE__INST7_SEG2                       0\n#define CLK_BASE__INST7_SEG3                       0\n#define CLK_BASE__INST7_SEG4                       0\n#define CLK_BASE__INST7_SEG5                       0\n\n#define DF_BASE__INST0_SEG0                        0x00007000\n#define DF_BASE__INST0_SEG1                        0x000125C0\n#define DF_BASE__INST0_SEG2                        0x0040B800\n#define DF_BASE__INST0_SEG3                        0\n#define DF_BASE__INST0_SEG4                        0\n#define DF_BASE__INST0_SEG5                        0\n\n#define DF_BASE__INST1_SEG0                        0\n#define DF_BASE__INST1_SEG1                        0\n#define DF_BASE__INST1_SEG2                        0\n#define DF_BASE__INST1_SEG3                        0\n#define DF_BASE__INST1_SEG4                        0\n#define DF_BASE__INST1_SEG5                        0\n\n#define DF_BASE__INST2_SEG0                        0\n#define DF_BASE__INST2_SEG1                        0\n#define DF_BASE__INST2_SEG2                        0\n#define DF_BASE__INST2_SEG3                        0\n#define DF_BASE__INST2_SEG4                        0\n#define DF_BASE__INST2_SEG5                        0\n\n#define DF_BASE__INST3_SEG0                        0\n#define DF_BASE__INST3_SEG1                        0\n#define DF_BASE__INST3_SEG2                        0\n#define DF_BASE__INST3_SEG3                        0\n#define DF_BASE__INST3_SEG4                        0\n#define DF_BASE__INST3_SEG5                        0\n\n#define DF_BASE__INST4_SEG0                        0\n#define DF_BASE__INST4_SEG1                        0\n#define DF_BASE__INST4_SEG2                        0\n#define DF_BASE__INST4_SEG3                        0\n#define DF_BASE__INST4_SEG4                        0\n#define DF_BASE__INST4_SEG5                        0\n\n#define DF_BASE__INST5_SEG0                        0\n#define DF_BASE__INST5_SEG1                        0\n#define DF_BASE__INST5_SEG2                        0\n#define DF_BASE__INST5_SEG3                        0\n#define DF_BASE__INST5_SEG4                        0\n#define DF_BASE__INST5_SEG5                        0\n\n#define DF_BASE__INST6_SEG0                        0\n#define DF_BASE__INST6_SEG1                        0\n#define DF_BASE__INST6_SEG2                        0\n#define DF_BASE__INST6_SEG3                        0\n#define DF_BASE__INST6_SEG4                        0\n#define DF_BASE__INST6_SEG5                        0\n\n#define DF_BASE__INST7_SEG0                        0\n#define DF_BASE__INST7_SEG1                        0\n#define DF_BASE__INST7_SEG2                        0\n#define DF_BASE__INST7_SEG3                        0\n#define DF_BASE__INST7_SEG4                        0\n#define DF_BASE__INST7_SEG5                        0\n\n#define FUSE_BASE__INST0_SEG0                      0x000120A0\n#define FUSE_BASE__INST0_SEG1                      0x00017400\n#define FUSE_BASE__INST0_SEG2                      0x00401400\n#define FUSE_BASE__INST0_SEG3                      0\n#define FUSE_BASE__INST0_SEG4                      0\n#define FUSE_BASE__INST0_SEG5                      0\n\n#define FUSE_BASE__INST1_SEG0                      0\n#define FUSE_BASE__INST1_SEG1                      0\n#define FUSE_BASE__INST1_SEG2                      0\n#define FUSE_BASE__INST1_SEG3                      0\n#define FUSE_BASE__INST1_SEG4                      0\n#define FUSE_BASE__INST1_SEG5                      0\n\n#define FUSE_BASE__INST2_SEG0                      0\n#define FUSE_BASE__INST2_SEG1                      0\n#define FUSE_BASE__INST2_SEG2                      0\n#define FUSE_BASE__INST2_SEG3                      0\n#define FUSE_BASE__INST2_SEG4                      0\n#define FUSE_BASE__INST2_SEG5                      0\n\n#define FUSE_BASE__INST3_SEG0                      0\n#define FUSE_BASE__INST3_SEG1                      0\n#define FUSE_BASE__INST3_SEG2                      0\n#define FUSE_BASE__INST3_SEG3                      0\n#define FUSE_BASE__INST3_SEG4                      0\n#define FUSE_BASE__INST3_SEG5                      0\n\n#define FUSE_BASE__INST4_SEG0                      0\n#define FUSE_BASE__INST4_SEG1                      0\n#define FUSE_BASE__INST4_SEG2                      0\n#define FUSE_BASE__INST4_SEG3                      0\n#define FUSE_BASE__INST4_SEG4                      0\n#define FUSE_BASE__INST4_SEG5                      0\n\n#define FUSE_BASE__INST5_SEG0                      0\n#define FUSE_BASE__INST5_SEG1                      0\n#define FUSE_BASE__INST5_SEG2                      0\n#define FUSE_BASE__INST5_SEG3                      0\n#define FUSE_BASE__INST5_SEG4                      0\n#define FUSE_BASE__INST5_SEG5                      0\n\n#define FUSE_BASE__INST6_SEG0                      0\n#define FUSE_BASE__INST6_SEG1                      0\n#define FUSE_BASE__INST6_SEG2                      0\n#define FUSE_BASE__INST6_SEG3                      0\n#define FUSE_BASE__INST6_SEG4                      0\n#define FUSE_BASE__INST6_SEG5                      0\n\n#define FUSE_BASE__INST7_SEG0                      0\n#define FUSE_BASE__INST7_SEG1                      0\n#define FUSE_BASE__INST7_SEG2                      0\n#define FUSE_BASE__INST7_SEG3                      0\n#define FUSE_BASE__INST7_SEG4                      0\n#define FUSE_BASE__INST7_SEG5                      0\n\n#define GC_BASE__INST0_SEG0                        0x00002000\n#define GC_BASE__INST0_SEG1                        0x0000A000\n#define GC_BASE__INST0_SEG2                        0x00012160\n#define GC_BASE__INST0_SEG3                        0x00402C00\n#define GC_BASE__INST0_SEG4                        0\n#define GC_BASE__INST0_SEG5                        0\n\n#define GC_BASE__INST1_SEG0                        0\n#define GC_BASE__INST1_SEG1                        0\n#define GC_BASE__INST1_SEG2                        0\n#define GC_BASE__INST1_SEG3                        0\n#define GC_BASE__INST1_SEG4                        0\n#define GC_BASE__INST1_SEG5                        0\n\n#define GC_BASE__INST2_SEG0                        0\n#define GC_BASE__INST2_SEG1                        0\n#define GC_BASE__INST2_SEG2                        0\n#define GC_BASE__INST2_SEG3                        0\n#define GC_BASE__INST2_SEG4                        0\n#define GC_BASE__INST2_SEG5                        0\n\n#define GC_BASE__INST3_SEG0                        0\n#define GC_BASE__INST3_SEG1                        0\n#define GC_BASE__INST3_SEG2                        0\n#define GC_BASE__INST3_SEG3                        0\n#define GC_BASE__INST3_SEG4                        0\n#define GC_BASE__INST3_SEG5                        0\n\n#define GC_BASE__INST4_SEG0                        0\n#define GC_BASE__INST4_SEG1                        0\n#define GC_BASE__INST4_SEG2                        0\n#define GC_BASE__INST4_SEG3                        0\n#define GC_BASE__INST4_SEG4                        0\n#define GC_BASE__INST4_SEG5                        0\n\n#define GC_BASE__INST5_SEG0                        0\n#define GC_BASE__INST5_SEG1                        0\n#define GC_BASE__INST5_SEG2                        0\n#define GC_BASE__INST5_SEG3                        0\n#define GC_BASE__INST5_SEG4                        0\n#define GC_BASE__INST5_SEG5                        0\n\n#define GC_BASE__INST6_SEG0                        0\n#define GC_BASE__INST6_SEG1                        0\n#define GC_BASE__INST6_SEG2                        0\n#define GC_BASE__INST6_SEG3                        0\n#define GC_BASE__INST6_SEG4                        0\n#define GC_BASE__INST6_SEG5                        0\n\n#define GC_BASE__INST7_SEG0                        0\n#define GC_BASE__INST7_SEG1                        0\n#define GC_BASE__INST7_SEG2                        0\n#define GC_BASE__INST7_SEG3                        0\n#define GC_BASE__INST7_SEG4                        0\n#define GC_BASE__INST7_SEG5                        0\n\n#define HDP_BASE__INST0_SEG0                       0x00000F20\n#define HDP_BASE__INST0_SEG1                       0x00012520\n#define HDP_BASE__INST0_SEG2                       0x0040A400\n#define HDP_BASE__INST0_SEG3                       0\n#define HDP_BASE__INST0_SEG4                       0\n#define HDP_BASE__INST0_SEG5                       0\n\n#define HDP_BASE__INST1_SEG0                       0\n#define HDP_BASE__INST1_SEG1                       0\n#define HDP_BASE__INST1_SEG2                       0\n#define HDP_BASE__INST1_SEG3                       0\n#define HDP_BASE__INST1_SEG4                       0\n#define HDP_BASE__INST1_SEG5                       0\n\n#define HDP_BASE__INST2_SEG0                       0\n#define HDP_BASE__INST2_SEG1                       0\n#define HDP_BASE__INST2_SEG2                       0\n#define HDP_BASE__INST2_SEG3                       0\n#define HDP_BASE__INST2_SEG4                       0\n#define HDP_BASE__INST2_SEG5                       0\n\n#define HDP_BASE__INST3_SEG0                       0\n#define HDP_BASE__INST3_SEG1                       0\n#define HDP_BASE__INST3_SEG2                       0\n#define HDP_BASE__INST3_SEG3                       0\n#define HDP_BASE__INST3_SEG4                       0\n#define HDP_BASE__INST3_SEG5                       0\n\n#define HDP_BASE__INST4_SEG0                       0\n#define HDP_BASE__INST4_SEG1                       0\n#define HDP_BASE__INST4_SEG2                       0\n#define HDP_BASE__INST4_SEG3                       0\n#define HDP_BASE__INST4_SEG4                       0\n#define HDP_BASE__INST4_SEG5                       0\n\n#define HDP_BASE__INST5_SEG0                       0\n#define HDP_BASE__INST5_SEG1                       0\n#define HDP_BASE__INST5_SEG2                       0\n#define HDP_BASE__INST5_SEG3                       0\n#define HDP_BASE__INST5_SEG4                       0\n#define HDP_BASE__INST5_SEG5                       0\n\n#define HDP_BASE__INST6_SEG0                       0\n#define HDP_BASE__INST6_SEG1                       0\n#define HDP_BASE__INST6_SEG2                       0\n#define HDP_BASE__INST6_SEG3                       0\n#define HDP_BASE__INST6_SEG4                       0\n#define HDP_BASE__INST6_SEG5                       0\n\n#define HDP_BASE__INST7_SEG0                       0\n#define HDP_BASE__INST7_SEG1                       0\n#define HDP_BASE__INST7_SEG2                       0\n#define HDP_BASE__INST7_SEG3                       0\n#define HDP_BASE__INST7_SEG4                       0\n#define HDP_BASE__INST7_SEG5                       0\n\n#define MMHUB_BASE__INST0_SEG0                     0x00012440\n#define MMHUB_BASE__INST0_SEG1                     0x0001A000\n#define MMHUB_BASE__INST0_SEG2                     0x00408800\n#define MMHUB_BASE__INST0_SEG3                     0\n#define MMHUB_BASE__INST0_SEG4                     0\n#define MMHUB_BASE__INST0_SEG5                     0\n\n#define MMHUB_BASE__INST1_SEG0                     0\n#define MMHUB_BASE__INST1_SEG1                     0\n#define MMHUB_BASE__INST1_SEG2                     0\n#define MMHUB_BASE__INST1_SEG3                     0\n#define MMHUB_BASE__INST1_SEG4                     0\n#define MMHUB_BASE__INST1_SEG5                     0\n\n#define MMHUB_BASE__INST2_SEG0                     0\n#define MMHUB_BASE__INST2_SEG1                     0\n#define MMHUB_BASE__INST2_SEG2                     0\n#define MMHUB_BASE__INST2_SEG3                     0\n#define MMHUB_BASE__INST2_SEG4                     0\n#define MMHUB_BASE__INST2_SEG5                     0\n\n#define MMHUB_BASE__INST3_SEG0                     0\n#define MMHUB_BASE__INST3_SEG1                     0\n#define MMHUB_BASE__INST3_SEG2                     0\n#define MMHUB_BASE__INST3_SEG3                     0\n#define MMHUB_BASE__INST3_SEG4                     0\n#define MMHUB_BASE__INST3_SEG5                     0\n\n#define MMHUB_BASE__INST4_SEG0                     0\n#define MMHUB_BASE__INST4_SEG1                     0\n#define MMHUB_BASE__INST4_SEG2                     0\n#define MMHUB_BASE__INST4_SEG3                     0\n#define MMHUB_BASE__INST4_SEG4                     0\n#define MMHUB_BASE__INST4_SEG5                     0\n\n#define MMHUB_BASE__INST5_SEG0                     0\n#define MMHUB_BASE__INST5_SEG1                     0\n#define MMHUB_BASE__INST5_SEG2                     0\n#define MMHUB_BASE__INST5_SEG3                     0\n#define MMHUB_BASE__INST5_SEG4                     0\n#define MMHUB_BASE__INST5_SEG5                     0\n\n#define MMHUB_BASE__INST6_SEG0                     0\n#define MMHUB_BASE__INST6_SEG1                     0\n#define MMHUB_BASE__INST6_SEG2                     0\n#define MMHUB_BASE__INST6_SEG3                     0\n#define MMHUB_BASE__INST6_SEG4                     0\n#define MMHUB_BASE__INST6_SEG5                     0\n\n#define MMHUB_BASE__INST7_SEG0                     0\n#define MMHUB_BASE__INST7_SEG1                     0\n#define MMHUB_BASE__INST7_SEG2                     0\n#define MMHUB_BASE__INST7_SEG3                     0\n#define MMHUB_BASE__INST7_SEG4                     0\n#define MMHUB_BASE__INST7_SEG5                     0\n\n#define MP0_BASE__INST0_SEG0                       0x00013FE0\n#define MP0_BASE__INST0_SEG1                       0x00016000\n#define MP0_BASE__INST0_SEG2                       0x0043FC00\n#define MP0_BASE__INST0_SEG3                       0x00DC0000\n#define MP0_BASE__INST0_SEG4                       0x00E00000\n#define MP0_BASE__INST0_SEG5                       0x00E40000\n\n#define MP0_BASE__INST1_SEG0                       0\n#define MP0_BASE__INST1_SEG1                       0\n#define MP0_BASE__INST1_SEG2                       0\n#define MP0_BASE__INST1_SEG3                       0\n#define MP0_BASE__INST1_SEG4                       0\n#define MP0_BASE__INST1_SEG5                       0\n\n#define MP0_BASE__INST2_SEG0                       0\n#define MP0_BASE__INST2_SEG1                       0\n#define MP0_BASE__INST2_SEG2                       0\n#define MP0_BASE__INST2_SEG3                       0\n#define MP0_BASE__INST2_SEG4                       0\n#define MP0_BASE__INST2_SEG5                       0\n\n#define MP0_BASE__INST3_SEG0                       0\n#define MP0_BASE__INST3_SEG1                       0\n#define MP0_BASE__INST3_SEG2                       0\n#define MP0_BASE__INST3_SEG3                       0\n#define MP0_BASE__INST3_SEG4                       0\n#define MP0_BASE__INST3_SEG5                       0\n\n#define MP0_BASE__INST4_SEG0                       0\n#define MP0_BASE__INST4_SEG1                       0\n#define MP0_BASE__INST4_SEG2                       0\n#define MP0_BASE__INST4_SEG3                       0\n#define MP0_BASE__INST4_SEG4                       0\n#define MP0_BASE__INST4_SEG5                       0\n\n#define MP0_BASE__INST5_SEG0                       0\n#define MP0_BASE__INST5_SEG1                       0\n#define MP0_BASE__INST5_SEG2                       0\n#define MP0_BASE__INST5_SEG3                       0\n#define MP0_BASE__INST5_SEG4                       0\n#define MP0_BASE__INST5_SEG5                       0\n\n#define MP0_BASE__INST6_SEG0                       0\n#define MP0_BASE__INST6_SEG1                       0\n#define MP0_BASE__INST6_SEG2                       0\n#define MP0_BASE__INST6_SEG3                       0\n#define MP0_BASE__INST6_SEG4                       0\n#define MP0_BASE__INST6_SEG5                       0\n\n#define MP0_BASE__INST7_SEG0                       0\n#define MP0_BASE__INST7_SEG1                       0\n#define MP0_BASE__INST7_SEG2                       0\n#define MP0_BASE__INST7_SEG3                       0\n#define MP0_BASE__INST7_SEG4                       0\n#define MP0_BASE__INST7_SEG5                       0\n\n#define MP1_BASE__INST0_SEG0                       0x00012020\n#define MP1_BASE__INST0_SEG1                       0x00016200\n#define MP1_BASE__INST0_SEG2                       0x00400400\n#define MP1_BASE__INST0_SEG3                       0x00E80000\n#define MP1_BASE__INST0_SEG4                       0x00EC0000\n#define MP1_BASE__INST0_SEG5                       0x00F00000\n\n#define MP1_BASE__INST1_SEG0                       0\n#define MP1_BASE__INST1_SEG1                       0\n#define MP1_BASE__INST1_SEG2                       0\n#define MP1_BASE__INST1_SEG3                       0\n#define MP1_BASE__INST1_SEG4                       0\n#define MP1_BASE__INST1_SEG5                       0\n\n#define MP1_BASE__INST2_SEG0                       0\n#define MP1_BASE__INST2_SEG1                       0\n#define MP1_BASE__INST2_SEG2                       0\n#define MP1_BASE__INST2_SEG3                       0\n#define MP1_BASE__INST2_SEG4                       0\n#define MP1_BASE__INST2_SEG5                       0\n\n#define MP1_BASE__INST3_SEG0                       0\n#define MP1_BASE__INST3_SEG1                       0\n#define MP1_BASE__INST3_SEG2                       0\n#define MP1_BASE__INST3_SEG3                       0\n#define MP1_BASE__INST3_SEG4                       0\n#define MP1_BASE__INST3_SEG5                       0\n\n#define MP1_BASE__INST4_SEG0                       0\n#define MP1_BASE__INST4_SEG1                       0\n#define MP1_BASE__INST4_SEG2                       0\n#define MP1_BASE__INST4_SEG3                       0\n#define MP1_BASE__INST4_SEG4                       0\n#define MP1_BASE__INST4_SEG5                       0\n\n#define MP1_BASE__INST5_SEG0                       0\n#define MP1_BASE__INST5_SEG1                       0\n#define MP1_BASE__INST5_SEG2                       0\n#define MP1_BASE__INST5_SEG3                       0\n#define MP1_BASE__INST5_SEG4                       0\n#define MP1_BASE__INST5_SEG5                       0\n\n#define MP1_BASE__INST6_SEG0                       0\n#define MP1_BASE__INST6_SEG1                       0\n#define MP1_BASE__INST6_SEG2                       0\n#define MP1_BASE__INST6_SEG3                       0\n#define MP1_BASE__INST6_SEG4                       0\n#define MP1_BASE__INST6_SEG5                       0\n\n#define MP1_BASE__INST7_SEG0                       0\n#define MP1_BASE__INST7_SEG1                       0\n#define MP1_BASE__INST7_SEG2                       0\n#define MP1_BASE__INST7_SEG3                       0\n#define MP1_BASE__INST7_SEG4                       0\n#define MP1_BASE__INST7_SEG5                       0\n\n#define NBIF0_BASE__INST0_SEG0                     0x00000000\n#define NBIF0_BASE__INST0_SEG1                     0x00000014\n#define NBIF0_BASE__INST0_SEG2                     0x00000D20\n#define NBIF0_BASE__INST0_SEG3                     0x00010400\n#define NBIF0_BASE__INST0_SEG4                     0x00012D80\n#define NBIF0_BASE__INST0_SEG5                     0x0041B000\n\n#define NBIF0_BASE__INST1_SEG0                     0\n#define NBIF0_BASE__INST1_SEG1                     0\n#define NBIF0_BASE__INST1_SEG2                     0\n#define NBIF0_BASE__INST1_SEG3                     0\n#define NBIF0_BASE__INST1_SEG4                     0\n#define NBIF0_BASE__INST1_SEG5                     0\n\n#define NBIF0_BASE__INST2_SEG0                     0\n#define NBIF0_BASE__INST2_SEG1                     0\n#define NBIF0_BASE__INST2_SEG2                     0\n#define NBIF0_BASE__INST2_SEG3                     0\n#define NBIF0_BASE__INST2_SEG4                     0\n#define NBIF0_BASE__INST2_SEG5                     0\n\n#define NBIF0_BASE__INST3_SEG0                     0\n#define NBIF0_BASE__INST3_SEG1                     0\n#define NBIF0_BASE__INST3_SEG2                     0\n#define NBIF0_BASE__INST3_SEG3                     0\n#define NBIF0_BASE__INST3_SEG4                     0\n#define NBIF0_BASE__INST3_SEG5                     0\n\n#define NBIF0_BASE__INST4_SEG0                     0\n#define NBIF0_BASE__INST4_SEG1                     0\n#define NBIF0_BASE__INST4_SEG2                     0\n#define NBIF0_BASE__INST4_SEG3                     0\n#define NBIF0_BASE__INST4_SEG4                     0\n#define NBIF0_BASE__INST4_SEG5                     0\n\n#define NBIF0_BASE__INST5_SEG0                     0\n#define NBIF0_BASE__INST5_SEG1                     0\n#define NBIF0_BASE__INST5_SEG2                     0\n#define NBIF0_BASE__INST5_SEG3                     0\n#define NBIF0_BASE__INST5_SEG4                     0\n#define NBIF0_BASE__INST5_SEG5                     0\n\n#define NBIF0_BASE__INST6_SEG0                     0\n#define NBIF0_BASE__INST6_SEG1                     0\n#define NBIF0_BASE__INST6_SEG2                     0\n#define NBIF0_BASE__INST6_SEG3                     0\n#define NBIF0_BASE__INST6_SEG4                     0\n#define NBIF0_BASE__INST6_SEG5                     0\n\n#define NBIF0_BASE__INST7_SEG0                     0\n#define NBIF0_BASE__INST7_SEG1                     0\n#define NBIF0_BASE__INST7_SEG2                     0\n#define NBIF0_BASE__INST7_SEG3                     0\n#define NBIF0_BASE__INST7_SEG4                     0\n#define NBIF0_BASE__INST7_SEG5                     0\n\n#define OSSSYS_BASE__INST0_SEG0                    0x000010A0\n#define OSSSYS_BASE__INST0_SEG1                    0x00012500\n#define OSSSYS_BASE__INST0_SEG2                    0x0040A000\n#define OSSSYS_BASE__INST0_SEG3                    0\n#define OSSSYS_BASE__INST0_SEG4                    0\n#define OSSSYS_BASE__INST0_SEG5                    0\n\n#define OSSSYS_BASE__INST1_SEG0                    0\n#define OSSSYS_BASE__INST1_SEG1                    0\n#define OSSSYS_BASE__INST1_SEG2                    0\n#define OSSSYS_BASE__INST1_SEG3                    0\n#define OSSSYS_BASE__INST1_SEG4                    0\n#define OSSSYS_BASE__INST1_SEG5                    0\n\n#define OSSSYS_BASE__INST2_SEG0                    0\n#define OSSSYS_BASE__INST2_SEG1                    0\n#define OSSSYS_BASE__INST2_SEG2                    0\n#define OSSSYS_BASE__INST2_SEG3                    0\n#define OSSSYS_BASE__INST2_SEG4                    0\n#define OSSSYS_BASE__INST2_SEG5                    0\n\n#define OSSSYS_BASE__INST3_SEG0                    0\n#define OSSSYS_BASE__INST3_SEG1                    0\n#define OSSSYS_BASE__INST3_SEG2                    0\n#define OSSSYS_BASE__INST3_SEG3                    0\n#define OSSSYS_BASE__INST3_SEG4                    0\n#define OSSSYS_BASE__INST3_SEG5                    0\n\n#define OSSSYS_BASE__INST4_SEG0                    0\n#define OSSSYS_BASE__INST4_SEG1                    0\n#define OSSSYS_BASE__INST4_SEG2                    0\n#define OSSSYS_BASE__INST4_SEG3                    0\n#define OSSSYS_BASE__INST4_SEG4                    0\n#define OSSSYS_BASE__INST4_SEG5                    0\n\n#define OSSSYS_BASE__INST5_SEG0                    0\n#define OSSSYS_BASE__INST5_SEG1                    0\n#define OSSSYS_BASE__INST5_SEG2                    0\n#define OSSSYS_BASE__INST5_SEG3                    0\n#define OSSSYS_BASE__INST5_SEG4                    0\n#define OSSSYS_BASE__INST5_SEG5                    0\n\n#define OSSSYS_BASE__INST6_SEG0                    0\n#define OSSSYS_BASE__INST6_SEG1                    0\n#define OSSSYS_BASE__INST6_SEG2                    0\n#define OSSSYS_BASE__INST6_SEG3                    0\n#define OSSSYS_BASE__INST6_SEG4                    0\n#define OSSSYS_BASE__INST6_SEG5                    0\n\n#define OSSSYS_BASE__INST7_SEG0                    0\n#define OSSSYS_BASE__INST7_SEG1                    0\n#define OSSSYS_BASE__INST7_SEG2                    0\n#define OSSSYS_BASE__INST7_SEG3                    0\n#define OSSSYS_BASE__INST7_SEG4                    0\n#define OSSSYS_BASE__INST7_SEG5                    0\n\n#define PCIE0_BASE__INST0_SEG0                     0x000128C0\n#define PCIE0_BASE__INST0_SEG1                     0x00411800\n#define PCIE0_BASE__INST0_SEG2                     0x04440000\n#define PCIE0_BASE__INST0_SEG3                     0\n#define PCIE0_BASE__INST0_SEG4                     0\n#define PCIE0_BASE__INST0_SEG5                     0\n\n#define PCIE0_BASE__INST1_SEG0                     0\n#define PCIE0_BASE__INST1_SEG1                     0\n#define PCIE0_BASE__INST1_SEG2                     0\n#define PCIE0_BASE__INST1_SEG3                     0\n#define PCIE0_BASE__INST1_SEG4                     0\n#define PCIE0_BASE__INST1_SEG5                     0\n\n#define PCIE0_BASE__INST2_SEG0                     0\n#define PCIE0_BASE__INST2_SEG1                     0\n#define PCIE0_BASE__INST2_SEG2                     0\n#define PCIE0_BASE__INST2_SEG3                     0\n#define PCIE0_BASE__INST2_SEG4                     0\n#define PCIE0_BASE__INST2_SEG5                     0\n\n#define PCIE0_BASE__INST3_SEG0                     0\n#define PCIE0_BASE__INST3_SEG1                     0\n#define PCIE0_BASE__INST3_SEG2                     0\n#define PCIE0_BASE__INST3_SEG3                     0\n#define PCIE0_BASE__INST3_SEG4                     0\n#define PCIE0_BASE__INST3_SEG5                     0\n\n#define PCIE0_BASE__INST4_SEG0                     0\n#define PCIE0_BASE__INST4_SEG1                     0\n#define PCIE0_BASE__INST4_SEG2                     0\n#define PCIE0_BASE__INST4_SEG3                     0\n#define PCIE0_BASE__INST4_SEG4                     0\n#define PCIE0_BASE__INST4_SEG5                     0\n\n#define PCIE0_BASE__INST5_SEG0                     0\n#define PCIE0_BASE__INST5_SEG1                     0\n#define PCIE0_BASE__INST5_SEG2                     0\n#define PCIE0_BASE__INST5_SEG3                     0\n#define PCIE0_BASE__INST5_SEG4                     0\n#define PCIE0_BASE__INST5_SEG5                     0\n\n#define PCIE0_BASE__INST6_SEG0                     0\n#define PCIE0_BASE__INST6_SEG1                     0\n#define PCIE0_BASE__INST6_SEG2                     0\n#define PCIE0_BASE__INST6_SEG3                     0\n#define PCIE0_BASE__INST6_SEG4                     0\n#define PCIE0_BASE__INST6_SEG5                     0\n\n#define PCIE0_BASE__INST7_SEG0                     0\n#define PCIE0_BASE__INST7_SEG1                     0\n#define PCIE0_BASE__INST7_SEG2                     0\n#define PCIE0_BASE__INST7_SEG3                     0\n#define PCIE0_BASE__INST7_SEG4                     0\n#define PCIE0_BASE__INST7_SEG5                     0\n\n#define SDMA0_BASE__INST0_SEG0                     0x00001260\n#define SDMA0_BASE__INST0_SEG1                     0x00012540\n#define SDMA0_BASE__INST0_SEG2                     0x0040A800\n#define SDMA0_BASE__INST0_SEG3                     0\n#define SDMA0_BASE__INST0_SEG4                     0\n#define SDMA0_BASE__INST0_SEG5                     0\n\n#define SDMA0_BASE__INST1_SEG0                     0\n#define SDMA0_BASE__INST1_SEG1                     0\n#define SDMA0_BASE__INST1_SEG2                     0\n#define SDMA0_BASE__INST1_SEG3                     0\n#define SDMA0_BASE__INST1_SEG4                     0\n#define SDMA0_BASE__INST1_SEG5                     0\n\n#define SDMA0_BASE__INST2_SEG0                     0\n#define SDMA0_BASE__INST2_SEG1                     0\n#define SDMA0_BASE__INST2_SEG2                     0\n#define SDMA0_BASE__INST2_SEG3                     0\n#define SDMA0_BASE__INST2_SEG4                     0\n#define SDMA0_BASE__INST2_SEG5                     0\n\n#define SDMA0_BASE__INST3_SEG0                     0\n#define SDMA0_BASE__INST3_SEG1                     0\n#define SDMA0_BASE__INST3_SEG2                     0\n#define SDMA0_BASE__INST3_SEG3                     0\n#define SDMA0_BASE__INST3_SEG4                     0\n#define SDMA0_BASE__INST3_SEG5                     0\n\n#define SDMA0_BASE__INST4_SEG0                     0\n#define SDMA0_BASE__INST4_SEG1                     0\n#define SDMA0_BASE__INST4_SEG2                     0\n#define SDMA0_BASE__INST4_SEG3                     0\n#define SDMA0_BASE__INST4_SEG4                     0\n#define SDMA0_BASE__INST4_SEG5                     0\n\n#define SDMA0_BASE__INST5_SEG0                     0\n#define SDMA0_BASE__INST5_SEG1                     0\n#define SDMA0_BASE__INST5_SEG2                     0\n#define SDMA0_BASE__INST5_SEG3                     0\n#define SDMA0_BASE__INST5_SEG4                     0\n#define SDMA0_BASE__INST5_SEG5                     0\n\n#define SDMA0_BASE__INST6_SEG0                     0\n#define SDMA0_BASE__INST6_SEG1                     0\n#define SDMA0_BASE__INST6_SEG2                     0\n#define SDMA0_BASE__INST6_SEG3                     0\n#define SDMA0_BASE__INST6_SEG4                     0\n#define SDMA0_BASE__INST6_SEG5                     0\n\n#define SDMA1_BASE__INST0_SEG0                     0x00001860\n#define SDMA1_BASE__INST0_SEG1                     0x00012560\n#define SDMA1_BASE__INST0_SEG2                     0x0040AC00\n#define SDMA1_BASE__INST0_SEG3                     0\n#define SDMA1_BASE__INST0_SEG4                     0\n#define SDMA1_BASE__INST0_SEG5                     0\n\n#define SDMA1_BASE__INST1_SEG0                     0\n#define SDMA1_BASE__INST1_SEG1                     0\n#define SDMA1_BASE__INST1_SEG2                     0\n#define SDMA1_BASE__INST1_SEG3                     0\n#define SDMA1_BASE__INST1_SEG4                     0\n#define SDMA1_BASE__INST1_SEG5                     0\n\n#define SDMA1_BASE__INST2_SEG0                     0\n#define SDMA1_BASE__INST2_SEG1                     0\n#define SDMA1_BASE__INST2_SEG2                     0\n#define SDMA1_BASE__INST2_SEG3                     0\n#define SDMA1_BASE__INST2_SEG4                     0\n#define SDMA1_BASE__INST2_SEG5                     0\n\n#define SDMA1_BASE__INST3_SEG0                     0\n#define SDMA1_BASE__INST3_SEG1                     0\n#define SDMA1_BASE__INST3_SEG2                     0\n#define SDMA1_BASE__INST3_SEG3                     0\n#define SDMA1_BASE__INST3_SEG4                     0\n#define SDMA1_BASE__INST3_SEG5                     0\n\n#define SDMA1_BASE__INST4_SEG0                     0\n#define SDMA1_BASE__INST4_SEG1                     0\n#define SDMA1_BASE__INST4_SEG2                     0\n#define SDMA1_BASE__INST4_SEG3                     0\n#define SDMA1_BASE__INST4_SEG4                     0\n#define SDMA1_BASE__INST4_SEG5                     0\n\n#define SDMA1_BASE__INST5_SEG0                     0\n#define SDMA1_BASE__INST5_SEG1                     0\n#define SDMA1_BASE__INST5_SEG2                     0\n#define SDMA1_BASE__INST5_SEG3                     0\n#define SDMA1_BASE__INST5_SEG4                     0\n#define SDMA1_BASE__INST5_SEG5                     0\n\n\n#define SDMA1_BASE__INST6_SEG0                     0\n#define SDMA1_BASE__INST6_SEG1                     0\n#define SDMA1_BASE__INST6_SEG2                     0\n#define SDMA1_BASE__INST6_SEG3                     0\n#define SDMA1_BASE__INST6_SEG4                     0\n#define SDMA1_BASE__INST6_SEG5                     0\n\n\n#define SDMA2_BASE__INST0_SEG0                     0x00013760\n#define SDMA2_BASE__INST0_SEG1                     0x0001E000\n#define SDMA2_BASE__INST0_SEG2                     0x0042EC00\n#define SDMA2_BASE__INST0_SEG3                     0\n#define SDMA2_BASE__INST0_SEG4                     0\n#define SDMA2_BASE__INST0_SEG5                     0\n\n\n#define SDMA2_BASE__INST1_SEG0                     0\n#define SDMA2_BASE__INST1_SEG1                     0\n#define SDMA2_BASE__INST1_SEG2                     0\n#define SDMA2_BASE__INST1_SEG3                     0\n#define SDMA2_BASE__INST1_SEG4                     0\n#define SDMA2_BASE__INST1_SEG5                     0\n\n#define SDMA2_BASE__INST2_SEG0                     0\n#define SDMA2_BASE__INST2_SEG1                     0\n#define SDMA2_BASE__INST2_SEG2                     0\n#define SDMA2_BASE__INST2_SEG3                     0\n#define SDMA2_BASE__INST2_SEG4                     0\n#define SDMA2_BASE__INST2_SEG5                     0\n\n#define SDMA2_BASE__INST3_SEG0                     0\n#define SDMA2_BASE__INST3_SEG1                     0\n#define SDMA2_BASE__INST3_SEG2                     0\n#define SDMA2_BASE__INST3_SEG3                     0\n#define SDMA2_BASE__INST3_SEG4                     0\n#define SDMA2_BASE__INST3_SEG5                     0\n\n#define SDMA2_BASE__INST4_SEG0                     0\n#define SDMA2_BASE__INST4_SEG1                     0\n#define SDMA2_BASE__INST4_SEG2                     0\n#define SDMA2_BASE__INST4_SEG3                     0\n#define SDMA2_BASE__INST4_SEG4                     0\n#define SDMA2_BASE__INST4_SEG5                     0\n\n#define SDMA2_BASE__INST5_SEG0                     0\n#define SDMA2_BASE__INST5_SEG1                     0\n#define SDMA2_BASE__INST5_SEG2                     0\n#define SDMA2_BASE__INST5_SEG3                     0\n#define SDMA2_BASE__INST5_SEG4                     0\n#define SDMA2_BASE__INST5_SEG5                     0\n\n#define SDMA2_BASE__INST6_SEG0                     0\n#define SDMA2_BASE__INST6_SEG1                     0\n#define SDMA2_BASE__INST6_SEG2                     0\n#define SDMA2_BASE__INST6_SEG3                     0\n#define SDMA2_BASE__INST6_SEG4                     0\n#define SDMA2_BASE__INST6_SEG5                     0\n\n#define SDMA3_BASE__INST0_SEG0                     0x00013780\n#define SDMA3_BASE__INST0_SEG1                     0x0001E400\n#define SDMA3_BASE__INST0_SEG2                     0x0042F000\n#define SDMA3_BASE__INST0_SEG3                     0\n#define SDMA3_BASE__INST0_SEG4                     0\n#define SDMA3_BASE__INST0_SEG5                     0\n\n#define SDMA3_BASE__INST1_SEG0                     0\n#define SDMA3_BASE__INST1_SEG1                     0\n#define SDMA3_BASE__INST1_SEG2                     0\n#define SDMA3_BASE__INST1_SEG3                     0\n#define SDMA3_BASE__INST1_SEG4                     0\n#define SDMA3_BASE__INST1_SEG5                     0\n\n#define SDMA3_BASE__INST2_SEG0                     0\n#define SDMA3_BASE__INST2_SEG1                     0\n#define SDMA3_BASE__INST2_SEG2                     0\n#define SDMA3_BASE__INST2_SEG3                     0\n#define SDMA3_BASE__INST2_SEG4                     0\n#define SDMA3_BASE__INST2_SEG5                     0\n\n#define SDMA3_BASE__INST3_SEG0                     0\n#define SDMA3_BASE__INST3_SEG1                     0\n#define SDMA3_BASE__INST3_SEG2                     0\n#define SDMA3_BASE__INST3_SEG3                     0\n#define SDMA3_BASE__INST3_SEG4                     0\n#define SDMA3_BASE__INST3_SEG5                     0\n\n#define SDMA3_BASE__INST4_SEG0                     0\n#define SDMA3_BASE__INST4_SEG1                     0\n#define SDMA3_BASE__INST4_SEG2                     0\n#define SDMA3_BASE__INST4_SEG3                     0\n#define SDMA3_BASE__INST4_SEG4                     0\n#define SDMA3_BASE__INST4_SEG5                     0\n\n#define SDMA3_BASE__INST5_SEG0                     0\n#define SDMA3_BASE__INST5_SEG1                     0\n#define SDMA3_BASE__INST5_SEG2                     0\n#define SDMA3_BASE__INST5_SEG3                     0\n#define SDMA3_BASE__INST5_SEG4                     0\n#define SDMA3_BASE__INST5_SEG5                     0\n\n#define SDMA3_BASE__INST6_SEG0                     0\n#define SDMA3_BASE__INST6_SEG1                     0\n#define SDMA3_BASE__INST6_SEG2                     0\n#define SDMA3_BASE__INST6_SEG3                     0\n#define SDMA3_BASE__INST6_SEG4                     0\n#define SDMA3_BASE__INST6_SEG5                     0\n\n#define SDMA4_BASE__INST0_SEG0                     0x000137A0\n#define SDMA4_BASE__INST0_SEG1                     0x0001E800\n#define SDMA4_BASE__INST0_SEG2                     0x0042F400\n#define SDMA4_BASE__INST0_SEG3                     0\n#define SDMA4_BASE__INST0_SEG4                     0\n#define SDMA4_BASE__INST0_SEG5                     0\n\n#define SDMA4_BASE__INST1_SEG0                     0\n#define SDMA4_BASE__INST1_SEG1                     0\n#define SDMA4_BASE__INST1_SEG2                     0\n#define SDMA4_BASE__INST1_SEG3                     0\n#define SDMA4_BASE__INST1_SEG4                     0\n#define SDMA4_BASE__INST1_SEG5                     0\n\n#define SDMA4_BASE__INST2_SEG0                     0\n#define SDMA4_BASE__INST2_SEG1                     0\n#define SDMA4_BASE__INST2_SEG2                     0\n#define SDMA4_BASE__INST2_SEG3                     0\n#define SDMA4_BASE__INST2_SEG4                     0\n#define SDMA4_BASE__INST2_SEG5                     0\n\n#define SDMA4_BASE__INST3_SEG0                     0\n#define SDMA4_BASE__INST3_SEG1                     0\n#define SDMA4_BASE__INST3_SEG2                     0\n#define SDMA4_BASE__INST3_SEG3                     0\n#define SDMA4_BASE__INST3_SEG4                     0\n#define SDMA4_BASE__INST3_SEG5                     0\n\n#define SDMA4_BASE__INST4_SEG0                     0\n#define SDMA4_BASE__INST4_SEG1                     0\n#define SDMA4_BASE__INST4_SEG2                     0\n#define SDMA4_BASE__INST4_SEG3                     0\n#define SDMA4_BASE__INST4_SEG4                     0\n#define SDMA4_BASE__INST4_SEG5                     0\n\n#define SDMA4_BASE__INST5_SEG0                     0\n#define SDMA4_BASE__INST5_SEG1                     0\n#define SDMA4_BASE__INST5_SEG2                     0\n#define SDMA4_BASE__INST5_SEG3                     0\n#define SDMA4_BASE__INST5_SEG4                     0\n#define SDMA4_BASE__INST5_SEG5                     0\n\n#define SDMA4_BASE__INST6_SEG0                     0\n#define SDMA4_BASE__INST6_SEG1                     0\n#define SDMA4_BASE__INST6_SEG2                     0\n#define SDMA4_BASE__INST6_SEG3                     0\n#define SDMA4_BASE__INST6_SEG4                     0\n#define SDMA4_BASE__INST6_SEG5                     0\n\n#define SDMA5_BASE__INST0_SEG0                     0x000137C0\n#define SDMA5_BASE__INST0_SEG1                     0x0001EC00\n#define SDMA5_BASE__INST0_SEG2                     0x0042F800\n#define SDMA5_BASE__INST0_SEG3                     0\n#define SDMA5_BASE__INST0_SEG4                     0\n#define SDMA5_BASE__INST0_SEG5                     0\n\n#define SDMA5_BASE__INST1_SEG0                     0\n#define SDMA5_BASE__INST1_SEG1                     0\n#define SDMA5_BASE__INST1_SEG2                     0\n#define SDMA5_BASE__INST1_SEG3                     0\n#define SDMA5_BASE__INST1_SEG4                     0\n#define SDMA5_BASE__INST1_SEG5                     0\n\n#define SDMA5_BASE__INST2_SEG0                     0\n#define SDMA5_BASE__INST2_SEG1                     0\n#define SDMA5_BASE__INST2_SEG2                     0\n#define SDMA5_BASE__INST2_SEG3                     0\n#define SDMA5_BASE__INST2_SEG4                     0\n#define SDMA5_BASE__INST2_SEG5                     0\n\n#define SDMA5_BASE__INST3_SEG0                     0\n#define SDMA5_BASE__INST3_SEG1                     0\n#define SDMA5_BASE__INST3_SEG2                     0\n#define SDMA5_BASE__INST3_SEG3                     0\n#define SDMA5_BASE__INST3_SEG4                     0\n#define SDMA5_BASE__INST3_SEG5                     0\n\n#define SDMA5_BASE__INST4_SEG0                     0\n#define SDMA5_BASE__INST4_SEG1                     0\n#define SDMA5_BASE__INST4_SEG2                     0\n#define SDMA5_BASE__INST4_SEG3                     0\n#define SDMA5_BASE__INST4_SEG4                     0\n#define SDMA5_BASE__INST4_SEG5                     0\n\n#define SDMA5_BASE__INST5_SEG0                     0\n#define SDMA5_BASE__INST5_SEG1                     0\n#define SDMA5_BASE__INST5_SEG2                     0\n#define SDMA5_BASE__INST5_SEG3                     0\n#define SDMA5_BASE__INST5_SEG4                     0\n#define SDMA5_BASE__INST5_SEG5                     0\n\n#define SDMA5_BASE__INST6_SEG0                     0\n#define SDMA5_BASE__INST6_SEG1                     0\n#define SDMA5_BASE__INST6_SEG2                     0\n#define SDMA5_BASE__INST6_SEG3                     0\n#define SDMA5_BASE__INST6_SEG4                     0\n#define SDMA5_BASE__INST6_SEG5                     0\n\n#define SDMA6_BASE__INST0_SEG0                     0x000137E0\n#define SDMA6_BASE__INST0_SEG1                     0x0001F000\n#define SDMA6_BASE__INST0_SEG2                     0x0042FC00\n#define SDMA6_BASE__INST0_SEG3                     0\n#define SDMA6_BASE__INST0_SEG4                     0\n#define SDMA6_BASE__INST0_SEG5                     0\n\n#define SDMA6_BASE__INST1_SEG0                     0\n#define SDMA6_BASE__INST1_SEG1                     0\n#define SDMA6_BASE__INST1_SEG2                     0\n#define SDMA6_BASE__INST1_SEG3                     0\n#define SDMA6_BASE__INST1_SEG4                     0\n#define SDMA6_BASE__INST1_SEG5                     0\n\n#define SDMA6_BASE__INST2_SEG0                     0\n#define SDMA6_BASE__INST2_SEG1                     0\n#define SDMA6_BASE__INST2_SEG2                     0\n#define SDMA6_BASE__INST2_SEG3                     0\n#define SDMA6_BASE__INST2_SEG4                     0\n#define SDMA6_BASE__INST2_SEG5                     0\n\n#define SDMA6_BASE__INST3_SEG0                     0\n#define SDMA6_BASE__INST3_SEG1                     0\n#define SDMA6_BASE__INST3_SEG2                     0\n#define SDMA6_BASE__INST3_SEG3                     0\n#define SDMA6_BASE__INST3_SEG4                     0\n#define SDMA6_BASE__INST3_SEG5                     0\n\n#define SDMA6_BASE__INST4_SEG0                     0\n#define SDMA6_BASE__INST4_SEG1                     0\n#define SDMA6_BASE__INST4_SEG2                     0\n#define SDMA6_BASE__INST4_SEG3                     0\n#define SDMA6_BASE__INST4_SEG4                     0\n#define SDMA6_BASE__INST4_SEG5                     0\n\n#define SDMA6_BASE__INST5_SEG0                     0\n#define SDMA6_BASE__INST5_SEG1                     0\n#define SDMA6_BASE__INST5_SEG2                     0\n#define SDMA6_BASE__INST5_SEG3                     0\n#define SDMA6_BASE__INST5_SEG4                     0\n#define SDMA6_BASE__INST5_SEG5                     0\n\n#define SDMA6_BASE__INST6_SEG0                     0\n#define SDMA6_BASE__INST6_SEG1                     0\n#define SDMA6_BASE__INST6_SEG2                     0\n#define SDMA6_BASE__INST6_SEG3                     0\n#define SDMA6_BASE__INST6_SEG4                     0\n#define SDMA6_BASE__INST6_SEG5                     0\n\n#define SDMA7_BASE__INST0_SEG0                     0x00013800\n#define SDMA7_BASE__INST0_SEG1                     0x0001F400\n#define SDMA7_BASE__INST0_SEG2                     0x00430000\n#define SDMA7_BASE__INST0_SEG3                     0\n#define SDMA7_BASE__INST0_SEG4                     0\n#define SDMA7_BASE__INST0_SEG5                     0\n\n#define SDMA7_BASE__INST1_SEG0                     0\n#define SDMA7_BASE__INST1_SEG1                     0\n#define SDMA7_BASE__INST1_SEG2                     0\n#define SDMA7_BASE__INST1_SEG3                     0\n#define SDMA7_BASE__INST1_SEG4                     0\n#define SDMA7_BASE__INST1_SEG5                     0\n\n#define SDMA7_BASE__INST2_SEG0                     0\n#define SDMA7_BASE__INST2_SEG1                     0\n#define SDMA7_BASE__INST2_SEG2                     0\n#define SDMA7_BASE__INST2_SEG3                     0\n#define SDMA7_BASE__INST2_SEG4                     0\n#define SDMA7_BASE__INST2_SEG5                     0\n\n#define SDMA7_BASE__INST3_SEG0                     0\n#define SDMA7_BASE__INST3_SEG1                     0\n#define SDMA7_BASE__INST3_SEG2                     0\n#define SDMA7_BASE__INST3_SEG3                     0\n#define SDMA7_BASE__INST3_SEG4                     0\n#define SDMA7_BASE__INST3_SEG5                     0\n\n#define SDMA7_BASE__INST4_SEG0                     0\n#define SDMA7_BASE__INST4_SEG1                     0\n#define SDMA7_BASE__INST4_SEG2                     0\n#define SDMA7_BASE__INST4_SEG3                     0\n#define SDMA7_BASE__INST4_SEG4                     0\n#define SDMA7_BASE__INST4_SEG5                     0\n\n#define SDMA7_BASE__INST5_SEG0                     0\n#define SDMA7_BASE__INST5_SEG1                     0\n#define SDMA7_BASE__INST5_SEG2                     0\n#define SDMA7_BASE__INST5_SEG3                     0\n#define SDMA7_BASE__INST5_SEG4                     0\n#define SDMA7_BASE__INST5_SEG5                     0\n\n#define SDMA7_BASE__INST6_SEG0                     0\n#define SDMA7_BASE__INST6_SEG1                     0\n#define SDMA7_BASE__INST6_SEG2                     0\n#define SDMA7_BASE__INST6_SEG3                     0\n#define SDMA7_BASE__INST6_SEG4                     0\n#define SDMA7_BASE__INST6_SEG5                     0\n\n#define SMUIO_BASE__INST0_SEG0                     0x00012080\n#define SMUIO_BASE__INST0_SEG1                     0x00016800\n#define SMUIO_BASE__INST0_SEG2                     0x00016A00\n#define SMUIO_BASE__INST0_SEG3                     0x00401000\n#define SMUIO_BASE__INST0_SEG4                     0x00440000\n#define SMUIO_BASE__INST0_SEG5                     0\n\n#define SMUIO_BASE__INST1_SEG0                     0\n#define SMUIO_BASE__INST1_SEG1                     0\n#define SMUIO_BASE__INST1_SEG2                     0\n#define SMUIO_BASE__INST1_SEG3                     0\n#define SMUIO_BASE__INST1_SEG4                     0\n#define SMUIO_BASE__INST1_SEG5                     0\n\n#define SMUIO_BASE__INST2_SEG0                     0\n#define SMUIO_BASE__INST2_SEG1                     0\n#define SMUIO_BASE__INST2_SEG2                     0\n#define SMUIO_BASE__INST2_SEG3                     0\n#define SMUIO_BASE__INST2_SEG4                     0\n#define SMUIO_BASE__INST2_SEG5                     0\n\n#define SMUIO_BASE__INST3_SEG0                     0\n#define SMUIO_BASE__INST3_SEG1                     0\n#define SMUIO_BASE__INST3_SEG2                     0\n#define SMUIO_BASE__INST3_SEG3                     0\n#define SMUIO_BASE__INST3_SEG4                     0\n#define SMUIO_BASE__INST3_SEG5                     0\n\n#define SMUIO_BASE__INST4_SEG0                     0\n#define SMUIO_BASE__INST4_SEG1                     0\n#define SMUIO_BASE__INST4_SEG2                     0\n#define SMUIO_BASE__INST4_SEG3                     0\n#define SMUIO_BASE__INST4_SEG4                     0\n#define SMUIO_BASE__INST4_SEG5                     0\n\n#define SMUIO_BASE__INST5_SEG0                     0\n#define SMUIO_BASE__INST5_SEG1                     0\n#define SMUIO_BASE__INST5_SEG2                     0\n#define SMUIO_BASE__INST5_SEG3                     0\n#define SMUIO_BASE__INST5_SEG4                     0\n#define SMUIO_BASE__INST5_SEG5                     0\n\n#define SMUIO_BASE__INST6_SEG0                     0\n#define SMUIO_BASE__INST6_SEG1                     0\n#define SMUIO_BASE__INST6_SEG2                     0\n#define SMUIO_BASE__INST6_SEG3                     0\n#define SMUIO_BASE__INST6_SEG4                     0\n#define SMUIO_BASE__INST6_SEG5                     0\n\n#define SMUIO_BASE__INST7_SEG0                     0\n#define SMUIO_BASE__INST7_SEG1                     0\n#define SMUIO_BASE__INST7_SEG2                     0\n#define SMUIO_BASE__INST7_SEG3                     0\n#define SMUIO_BASE__INST7_SEG4                     0\n#define SMUIO_BASE__INST7_SEG5                     0\n\n#define THM_BASE__INST0_SEG0                       0x00012060\n#define THM_BASE__INST0_SEG1                       0x00016600\n#define THM_BASE__INST0_SEG2                       0x00400C00\n#define THM_BASE__INST0_SEG3                       0\n#define THM_BASE__INST0_SEG4                       0\n#define THM_BASE__INST0_SEG5                       0\n\n#define THM_BASE__INST1_SEG0                       0\n#define THM_BASE__INST1_SEG1                       0\n#define THM_BASE__INST1_SEG2                       0\n#define THM_BASE__INST1_SEG3                       0\n#define THM_BASE__INST1_SEG4                       0\n#define THM_BASE__INST1_SEG5                       0\n\n#define THM_BASE__INST2_SEG0                       0\n#define THM_BASE__INST2_SEG1                       0\n#define THM_BASE__INST2_SEG2                       0\n#define THM_BASE__INST2_SEG3                       0\n#define THM_BASE__INST2_SEG4                       0\n#define THM_BASE__INST2_SEG5                       0\n\n#define THM_BASE__INST3_SEG0                       0\n#define THM_BASE__INST3_SEG1                       0\n#define THM_BASE__INST3_SEG2                       0\n#define THM_BASE__INST3_SEG3                       0\n#define THM_BASE__INST3_SEG4                       0\n#define THM_BASE__INST3_SEG5                       0\n\n#define THM_BASE__INST4_SEG0                       0\n#define THM_BASE__INST4_SEG1                       0\n#define THM_BASE__INST4_SEG2                       0\n#define THM_BASE__INST4_SEG3                       0\n#define THM_BASE__INST4_SEG4                       0\n#define THM_BASE__INST4_SEG5                       0\n\n#define THM_BASE__INST5_SEG0                       0\n#define THM_BASE__INST5_SEG1                       0\n#define THM_BASE__INST5_SEG2                       0\n#define THM_BASE__INST5_SEG3                       0\n#define THM_BASE__INST5_SEG4                       0\n#define THM_BASE__INST5_SEG5                       0\n\n#define THM_BASE__INST6_SEG0                       0\n#define THM_BASE__INST6_SEG1                       0\n#define THM_BASE__INST6_SEG2                       0\n#define THM_BASE__INST6_SEG3                       0\n#define THM_BASE__INST6_SEG4                       0\n#define THM_BASE__INST6_SEG5                       0\n\n#define THM_BASE__INST7_SEG0                       0\n#define THM_BASE__INST7_SEG1                       0\n#define THM_BASE__INST7_SEG2                       0\n#define THM_BASE__INST7_SEG3                       0\n#define THM_BASE__INST7_SEG4                       0\n#define THM_BASE__INST7_SEG5                       0\n\n#define UMC_BASE__INST0_SEG0                       0x000132C0\n#define UMC_BASE__INST0_SEG1                       0x00014000\n#define UMC_BASE__INST0_SEG2                       0x00425800\n#define UMC_BASE__INST0_SEG3                       0\n#define UMC_BASE__INST0_SEG4                       0\n#define UMC_BASE__INST0_SEG5                       0\n\n#define UMC_BASE__INST1_SEG0                       0x000132E0\n#define UMC_BASE__INST1_SEG1                       0x00054000\n#define UMC_BASE__INST1_SEG2                       0x00425C00\n#define UMC_BASE__INST1_SEG3                       0\n#define UMC_BASE__INST1_SEG4                       0\n#define UMC_BASE__INST1_SEG5                       0\n\n#define UMC_BASE__INST2_SEG0                       0x00013300\n#define UMC_BASE__INST2_SEG1                       0x00094000\n#define UMC_BASE__INST2_SEG2                       0x00426000\n#define UMC_BASE__INST2_SEG3                       0\n#define UMC_BASE__INST2_SEG4                       0\n#define UMC_BASE__INST2_SEG5                       0\n\n#define UMC_BASE__INST3_SEG0                       0x00013320\n#define UMC_BASE__INST3_SEG1                       0x000D4000\n#define UMC_BASE__INST3_SEG2                       0x00426400\n#define UMC_BASE__INST3_SEG3                       0\n#define UMC_BASE__INST3_SEG4                       0\n#define UMC_BASE__INST3_SEG5                       0\n\n#define UMC_BASE__INST4_SEG0                       0x00013340\n#define UMC_BASE__INST4_SEG1                       0x00114000\n#define UMC_BASE__INST4_SEG2                       0x00426800\n#define UMC_BASE__INST4_SEG3                       0\n#define UMC_BASE__INST4_SEG4                       0\n#define UMC_BASE__INST4_SEG5                       0\n\n#define UMC_BASE__INST5_SEG0                       0x00013360\n#define UMC_BASE__INST5_SEG1                       0x00154000\n#define UMC_BASE__INST5_SEG2                       0x00426C00\n#define UMC_BASE__INST5_SEG3                       0\n#define UMC_BASE__INST5_SEG4                       0\n#define UMC_BASE__INST5_SEG5                       0\n\n#define UMC_BASE__INST6_SEG0                       0x00013380\n#define UMC_BASE__INST6_SEG1                       0x00194000\n#define UMC_BASE__INST6_SEG2                       0x00427000\n#define UMC_BASE__INST6_SEG3                       0\n#define UMC_BASE__INST6_SEG4                       0\n#define UMC_BASE__INST6_SEG5                       0\n\n#define UMC_BASE__INST7_SEG0                       0x000133A0\n#define UMC_BASE__INST7_SEG1                       0x001D4000\n#define UMC_BASE__INST7_SEG2                       0x00427400\n#define UMC_BASE__INST7_SEG3                       0\n#define UMC_BASE__INST7_SEG4                       0\n#define UMC_BASE__INST7_SEG5                       0\n\n#define UVD_BASE__INST0_SEG0                       0x00007800\n#define UVD_BASE__INST0_SEG1                       0x00007E00\n#define UVD_BASE__INST0_SEG2                       0x00012180\n#define UVD_BASE__INST0_SEG3                       0x00403000\n#define UVD_BASE__INST0_SEG4                       0\n#define UVD_BASE__INST0_SEG5                       0\n\n#define UVD_BASE__INST1_SEG0                       0x00007A00\n#define UVD_BASE__INST1_SEG1                       0x00009000\n#define UVD_BASE__INST1_SEG2                       0x000136E0\n#define UVD_BASE__INST1_SEG3                       0x0042DC00\n#define UVD_BASE__INST1_SEG4                       0\n#define UVD_BASE__INST1_SEG5                       0\n\n#define UVD_BASE__INST2_SEG0                       0\n#define UVD_BASE__INST2_SEG1                       0\n#define UVD_BASE__INST2_SEG2                       0\n#define UVD_BASE__INST2_SEG3                       0\n#define UVD_BASE__INST2_SEG4                       0\n#define UVD_BASE__INST2_SEG5                       0\n\n#define UVD_BASE__INST3_SEG0                       0\n#define UVD_BASE__INST3_SEG1                       0\n#define UVD_BASE__INST3_SEG2                       0\n#define UVD_BASE__INST3_SEG3                       0\n#define UVD_BASE__INST3_SEG4                       0\n#define UVD_BASE__INST3_SEG5                       0\n\n#define UVD_BASE__INST4_SEG0                       0\n#define UVD_BASE__INST4_SEG1                       0\n#define UVD_BASE__INST4_SEG2                       0\n#define UVD_BASE__INST4_SEG3                       0\n#define UVD_BASE__INST4_SEG4                       0\n#define UVD_BASE__INST4_SEG5                       0\n\n#define UVD_BASE__INST5_SEG0                       0\n#define UVD_BASE__INST5_SEG1                       0\n#define UVD_BASE__INST5_SEG2                       0\n#define UVD_BASE__INST5_SEG3                       0\n#define UVD_BASE__INST5_SEG4                       0\n#define UVD_BASE__INST5_SEG5                       0\n\n#define UVD_BASE__INST6_SEG0                       0\n#define UVD_BASE__INST6_SEG1                       0\n#define UVD_BASE__INST6_SEG2                       0\n#define UVD_BASE__INST6_SEG3                       0\n#define UVD_BASE__INST6_SEG4                       0\n#define UVD_BASE__INST6_SEG5                       0\n\n#define UVD_BASE__INST7_SEG0                       0\n#define UVD_BASE__INST7_SEG1                       0\n#define UVD_BASE__INST7_SEG2                       0\n#define UVD_BASE__INST7_SEG3                       0\n#define UVD_BASE__INST7_SEG4                       0\n#define UVD_BASE__INST7_SEG5                       0\n\n#define DBGU_IO_BASE__INST0_SEG0                   0x000001E0\n#define DBGU_IO_BASE__INST0_SEG1                   0x000125A0\n#define DBGU_IO_BASE__INST0_SEG2                   0x0040B400\n#define DBGU_IO_BASE__INST0_SEG3                   0\n#define DBGU_IO_BASE__INST0_SEG4                   0\n#define DBGU_IO_BASE__INST0_SEG5                   0\n\n#define DBGU_IO_BASE__INST1_SEG0                   0\n#define DBGU_IO_BASE__INST1_SEG1                   0\n#define DBGU_IO_BASE__INST1_SEG2                   0\n#define DBGU_IO_BASE__INST1_SEG3                   0\n#define DBGU_IO_BASE__INST1_SEG4                   0\n#define DBGU_IO_BASE__INST1_SEG5                   0\n\n#define DBGU_IO_BASE__INST2_SEG0                   0\n#define DBGU_IO_BASE__INST2_SEG1                   0\n#define DBGU_IO_BASE__INST2_SEG2                   0\n#define DBGU_IO_BASE__INST2_SEG3                   0\n#define DBGU_IO_BASE__INST2_SEG4                   0\n#define DBGU_IO_BASE__INST2_SEG5                   0\n\n#define DBGU_IO_BASE__INST3_SEG0                   0\n#define DBGU_IO_BASE__INST3_SEG1                   0\n#define DBGU_IO_BASE__INST3_SEG2                   0\n#define DBGU_IO_BASE__INST3_SEG3                   0\n#define DBGU_IO_BASE__INST3_SEG4                   0\n#define DBGU_IO_BASE__INST3_SEG5                   0\n\n#define DBGU_IO_BASE__INST4_SEG0                   0\n#define DBGU_IO_BASE__INST4_SEG1                   0\n#define DBGU_IO_BASE__INST4_SEG2                   0\n#define DBGU_IO_BASE__INST4_SEG3                   0\n#define DBGU_IO_BASE__INST4_SEG4                   0\n#define DBGU_IO_BASE__INST4_SEG5                   0\n\n#define DBGU_IO_BASE__INST5_SEG0                   0\n#define DBGU_IO_BASE__INST5_SEG1                   0\n#define DBGU_IO_BASE__INST5_SEG2                   0\n#define DBGU_IO_BASE__INST5_SEG3                   0\n#define DBGU_IO_BASE__INST5_SEG4                   0\n#define DBGU_IO_BASE__INST5_SEG5                   0\n\n#define DBGU_IO_BASE__INST6_SEG0                   0\n#define DBGU_IO_BASE__INST6_SEG1                   0\n#define DBGU_IO_BASE__INST6_SEG2                   0\n#define DBGU_IO_BASE__INST6_SEG3                   0\n#define DBGU_IO_BASE__INST6_SEG4                   0\n#define DBGU_IO_BASE__INST6_SEG5                   0\n\n#define DBGU_IO_BASE__INST7_SEG0                   0\n#define DBGU_IO_BASE__INST7_SEG1                   0\n#define DBGU_IO_BASE__INST7_SEG2                   0\n#define DBGU_IO_BASE__INST7_SEG3                   0\n#define DBGU_IO_BASE__INST7_SEG4                   0\n#define DBGU_IO_BASE__INST7_SEG5                   0\n\n#define RSMU_BASE__INST0_SEG0                   0x00012000\n#define RSMU_BASE__INST0_SEG1                   0\n#define RSMU_BASE__INST0_SEG2                   0\n#define RSMU_BASE__INST0_SEG3                   0\n#define RSMU_BASE__INST0_SEG4                   0\n#define RSMU_BASE__INST0_SEG5                   0\n\n#define RSMU_BASE__INST1_SEG0                   0\n#define RSMU_BASE__INST1_SEG1                   0\n#define RSMU_BASE__INST1_SEG2                   0\n#define RSMU_BASE__INST1_SEG3                   0\n#define RSMU_BASE__INST1_SEG4                   0\n#define RSMU_BASE__INST1_SEG5                   0\n\n#define RSMU_BASE__INST2_SEG0                   0\n#define RSMU_BASE__INST2_SEG1                   0\n#define RSMU_BASE__INST2_SEG2                   0\n#define RSMU_BASE__INST2_SEG3                   0\n#define RSMU_BASE__INST2_SEG4                   0\n#define RSMU_BASE__INST2_SEG5                   0\n\n#define RSMU_BASE__INST3_SEG0                   0\n#define RSMU_BASE__INST3_SEG1                   0\n#define RSMU_BASE__INST3_SEG2                   0\n#define RSMU_BASE__INST3_SEG3                   0\n#define RSMU_BASE__INST3_SEG4                   0\n#define RSMU_BASE__INST3_SEG5                   0\n\n#define RSMU_BASE__INST4_SEG0                   0\n#define RSMU_BASE__INST4_SEG1                   0\n#define RSMU_BASE__INST4_SEG2                   0\n#define RSMU_BASE__INST4_SEG3                   0\n#define RSMU_BASE__INST4_SEG4                   0\n#define RSMU_BASE__INST4_SEG5                   0\n\n#define RSMU_BASE__INST5_SEG0                   0\n#define RSMU_BASE__INST5_SEG1                   0\n#define RSMU_BASE__INST5_SEG2                   0\n#define RSMU_BASE__INST5_SEG3                   0\n#define RSMU_BASE__INST5_SEG4                   0\n#define RSMU_BASE__INST5_SEG5                   0\n\n#define RSMU_BASE__INST6_SEG0                   0\n#define RSMU_BASE__INST6_SEG1                   0\n#define RSMU_BASE__INST6_SEG2                   0\n#define RSMU_BASE__INST6_SEG3                   0\n#define RSMU_BASE__INST6_SEG4                   0\n#define RSMU_BASE__INST6_SEG5                   0\n\n#define RSMU_BASE__INST7_SEG0                   0\n#define RSMU_BASE__INST7_SEG1                   0\n#define RSMU_BASE__INST7_SEG2                   0\n#define RSMU_BASE__INST7_SEG3                   0\n#define RSMU_BASE__INST7_SEG4                   0\n#define RSMU_BASE__INST7_SEG5                   0\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}