v 3
file . "memory.vhd" "20161104161112.000" "20161104163431.930":
  entity memory at 1( 0) + 0 on 114;
  architecture design of memory at 14( 338) + 0 on 115;
file . "Components_project.vhd" "20161104151214.000" "20161104163431.906":
  package components_project at 1( 0) + 0 on 113;
file . "testbench_memory.vhd" "20161104160957.000" "20161104163431.970":
  entity testbench_memory at 1( 0) + 0 on 116;
  architecture behave of testbench_memory at 10( 163) + 0 on 117;
