
my_station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9d8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800bba8  0800bba8  0000cba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0c8  0800c0c8  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0c8  0800c0c8  0000d0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0d0  0800c0d0  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0d0  0800c0d0  0000d0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c0d4  0800c0d4  0000d0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c0d8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000770  200001d8  0800c2b0  0000e1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000948  0800c2b0  0000e948  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016677  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da5  00000000  00000000  0002487f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00027628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000105b  00000000  00000000  00028ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000459d  00000000  00000000  00029b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a2bb  00000000  00000000  0002e0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e56fe  00000000  00000000  0004838b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012da89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006de8  00000000  00000000  0012dacc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001348b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bb90 	.word	0x0800bb90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800bb90 	.word	0x0800bb90

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 800102c:	22b0      	movs	r2, #176	@ 0xb0
 800102e:	2100      	movs	r1, #0
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f008 f894 	bl	800915e <memset>
    return 1;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001046:	f001 ffab 	bl	8002fa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104a:	f000 fc55 	bl	80018f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104e:	f000 ff27 	bl	8001ea0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001052:	f000 ff05 	bl	8001e60 <MX_DMA_Init>
  MX_ADC1_Init();
 8001056:	f000 fcbb 	bl	80019d0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800105a:	f000 fd0b 	bl	8001a74 <MX_I2C1_Init>
  MX_SPI1_Init();
 800105e:	f000 fd37 	bl	8001ad0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001062:	f000 fe7f 	bl	8001d64 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001066:	f000 fea7 	bl	8001db8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800106a:	f000 fecf 	bl	8001e0c <MX_USART6_UART_Init>
  MX_UART4_Init();
 800106e:	f000 fe4f 	bl	8001d10 <MX_UART4_Init>
  MX_TIM2_Init();
 8001072:	f000 fd63 	bl	8001b3c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001076:	f000 fdaf 	bl	8001bd8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800107a:	f000 fdfb 	bl	8001c74 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(100);
 800107e:	2064      	movs	r0, #100	@ 0x64
 8001080:	f002 f800 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x2, 0x64);
 8001084:	2164      	movs	r1, #100	@ 0x64
 8001086:	2002      	movs	r0, #2
 8001088:	f001 f814 	bl	80020b4 <E220_write_register>
 800108c:	4603      	mov	r3, r0
 800108e:	461a      	mov	r2, r3
 8001090:	4b7b      	ldr	r3, [pc, #492]	@ (8001280 <main+0x240>)
 8001092:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8001094:	2064      	movs	r0, #100	@ 0x64
 8001096:	f001 fff5 	bl	8003084 <HAL_Delay>

  HAL_Delay(100);
 800109a:	2064      	movs	r0, #100	@ 0x64
 800109c:	f001 fff2 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x2, 0x64);
 80010a0:	2164      	movs	r1, #100	@ 0x64
 80010a2:	2002      	movs	r0, #2
 80010a4:	f001 f806 	bl	80020b4 <E220_write_register>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b74      	ldr	r3, [pc, #464]	@ (8001280 <main+0x240>)
 80010ae:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80010b0:	2064      	movs	r0, #100	@ 0x64
 80010b2:	f001 ffe7 	bl	8003084 <HAL_Delay>

  receive_data =E220_write_register(0x3, 0x40);
 80010b6:	2140      	movs	r1, #64	@ 0x40
 80010b8:	2003      	movs	r0, #3
 80010ba:	f000 fffb 	bl	80020b4 <E220_write_register>
 80010be:	4603      	mov	r3, r0
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001280 <main+0x240>)
 80010c4:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80010c6:	2064      	movs	r0, #100	@ 0x64
 80010c8:	f001 ffdc 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x4, 0x10); // ch
 80010cc:	2110      	movs	r1, #16
 80010ce:	2004      	movs	r0, #4
 80010d0:	f000 fff0 	bl	80020b4 <E220_write_register>
 80010d4:	4603      	mov	r3, r0
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b69      	ldr	r3, [pc, #420]	@ (8001280 <main+0x240>)
 80010da:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80010dc:	2064      	movs	r0, #100	@ 0x64
 80010de:	f001 ffd1 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x5, 0x40);//40
 80010e2:	2140      	movs	r1, #64	@ 0x40
 80010e4:	2005      	movs	r0, #5
 80010e6:	f000 ffe5 	bl	80020b4 <E220_write_register>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b64      	ldr	r3, [pc, #400]	@ (8001280 <main+0x240>)
 80010f0:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80010f2:	2064      	movs	r0, #100	@ 0x64
 80010f4:	f001 ffc6 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x6, 0x00);
 80010f8:	2100      	movs	r1, #0
 80010fa:	2006      	movs	r0, #6
 80010fc:	f000 ffda 	bl	80020b4 <E220_write_register>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b5e      	ldr	r3, [pc, #376]	@ (8001280 <main+0x240>)
 8001106:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8001108:	2064      	movs	r0, #100	@ 0x64
 800110a:	f001 ffbb 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0x7, 0x00);
 800110e:	2100      	movs	r1, #0
 8001110:	2007      	movs	r0, #7
 8001112:	f000 ffcf 	bl	80020b4 <E220_write_register>
 8001116:	4603      	mov	r3, r0
 8001118:	461a      	mov	r2, r3
 800111a:	4b59      	ldr	r3, [pc, #356]	@ (8001280 <main+0x240>)
 800111c:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 800111e:	2064      	movs	r0, #100	@ 0x64
 8001120:	f001 ffb0 	bl	8003084 <HAL_Delay>
  receive_data =E220_write_register(0, 0x06); // h 0x06
 8001124:	2106      	movs	r1, #6
 8001126:	2000      	movs	r0, #0
 8001128:	f000 ffc4 	bl	80020b4 <E220_write_register>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b53      	ldr	r3, [pc, #332]	@ (8001280 <main+0x240>)
 8001132:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8001134:	2064      	movs	r0, #100	@ 0x64
 8001136:	f001 ffa5 	bl	8003084 <HAL_Delay>

  receive_data =E220_write_register(0x1, 0x03); // low 0x03
 800113a:	2103      	movs	r1, #3
 800113c:	2001      	movs	r0, #1
 800113e:	f000 ffb9 	bl	80020b4 <E220_write_register>
 8001142:	4603      	mov	r3, r0
 8001144:	461a      	mov	r2, r3
 8001146:	4b4e      	ldr	r3, [pc, #312]	@ (8001280 <main+0x240>)
 8001148:	701a      	strb	r2, [r3, #0]
  HAL_Delay(200);
 800114a:	20c8      	movs	r0, #200	@ 0xc8
 800114c:	f001 ff9a 	bl	8003084 <HAL_Delay>

  receive_data = E220_read_register(0);
 8001150:	2000      	movs	r0, #0
 8001152:	f000 fff7 	bl	8002144 <E220_read_register>
 8001156:	4603      	mov	r3, r0
 8001158:	461a      	mov	r2, r3
 800115a:	4b49      	ldr	r3, [pc, #292]	@ (8001280 <main+0x240>)
 800115c:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 800115e:	2064      	movs	r0, #100	@ 0x64
 8001160:	f001 ff90 	bl	8003084 <HAL_Delay>
  receive_data = E220_read_register(1);
 8001164:	2001      	movs	r0, #1
 8001166:	f000 ffed 	bl	8002144 <E220_read_register>
 800116a:	4603      	mov	r3, r0
 800116c:	461a      	mov	r2, r3
 800116e:	4b44      	ldr	r3, [pc, #272]	@ (8001280 <main+0x240>)
 8001170:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8001172:	2064      	movs	r0, #100	@ 0x64
 8001174:	f001 ff86 	bl	8003084 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);//m0
 8001178:	2200      	movs	r2, #0
 800117a:	2101      	movs	r1, #1
 800117c:	4841      	ldr	r0, [pc, #260]	@ (8001284 <main+0x244>)
 800117e:	f003 fad9 	bl	8004734 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001182:	2064      	movs	r0, #100	@ 0x64
 8001184:	f001 ff7e 	bl	8003084 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET); //m1
 8001188:	2201      	movs	r2, #1
 800118a:	2102      	movs	r1, #2
 800118c:	483d      	ldr	r0, [pc, #244]	@ (8001284 <main+0x244>)
 800118e:	f003 fad1 	bl	8004734 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001192:	2064      	movs	r0, #100	@ 0x64
 8001194:	f001 ff76 	bl	8003084 <HAL_Delay>

  lwgps_init(&gps);
 8001198:	483b      	ldr	r0, [pc, #236]	@ (8001288 <main+0x248>)
 800119a:	f7ff ff43 	bl	8001024 <lwgps_init>


  HAL_TIM_Base_Start_IT(&htim2);
 800119e:	483b      	ldr	r0, [pc, #236]	@ (800128c <main+0x24c>)
 80011a0:	f004 fae6 	bl	8005770 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80011a4:	483a      	ldr	r0, [pc, #232]	@ (8001290 <main+0x250>)
 80011a6:	f004 fae3 	bl	8005770 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80011aa:	483a      	ldr	r0, [pc, #232]	@ (8001294 <main+0x254>)
 80011ac:	f004 fae0 	bl	8005770 <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_IT(&hadc1);
 80011b0:	4839      	ldr	r0, [pc, #228]	@ (8001298 <main+0x258>)
 80011b2:	f001 ffcf 	bl	8003154 <HAL_ADC_Start_IT>

  //HAL_UART_Receive_IT(&huart3, &rx_data_lora, 1);
  HAL_UART_Receive_DMA(&huart3, Lora_Rx_Buffer, 72);
 80011b6:	2248      	movs	r2, #72	@ 0x48
 80011b8:	4938      	ldr	r1, [pc, #224]	@ (800129c <main+0x25c>)
 80011ba:	4839      	ldr	r0, [pc, #228]	@ (80012a0 <main+0x260>)
 80011bc:	f005 f870 	bl	80062a0 <HAL_UART_Receive_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(Lora_Rx_Buffer[0]==2 && Lora_Rx_Buffer[47] == 0x31){
 80011c0:	4b36      	ldr	r3, [pc, #216]	@ (800129c <main+0x25c>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	f040 8190 	bne.w	80014ea <main+0x4aa>
 80011ca:	4b34      	ldr	r3, [pc, #208]	@ (800129c <main+0x25c>)
 80011cc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80011d0:	2b31      	cmp	r3, #49	@ 0x31
 80011d2:	f040 818a 	bne.w	80014ea <main+0x4aa>

	  		  Sustainer.satsinview=Lora_Rx_Buffer[1];
 80011d6:	4b31      	ldr	r3, [pc, #196]	@ (800129c <main+0x25c>)
 80011d8:	785a      	ldrb	r2, [r3, #1]
 80011da:	4b32      	ldr	r3, [pc, #200]	@ (80012a4 <main+0x264>)
 80011dc:	701a      	strb	r2, [r3, #0]

	  		  Sustainer_union_converter();
 80011de:	f001 f921 	bl	8002424 <Sustainer_union_converter>
	  		  Sustainer.battery=Lora_Rx_Buffer[46];
 80011e2:	4b2e      	ldr	r3, [pc, #184]	@ (800129c <main+0x25c>)
 80011e4:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80011e8:	4b2e      	ldr	r3, [pc, #184]	@ (80012a4 <main+0x264>)
 80011ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	  		  Sustainer.mod=Lora_Rx_Buffer[70];
 80011ee:	4b2b      	ldr	r3, [pc, #172]	@ (800129c <main+0x25c>)
 80011f0:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80011f4:	4b2b      	ldr	r3, [pc, #172]	@ (80012a4 <main+0x264>)
 80011f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	  		  Sustainer.communication=Lora_Rx_Buffer[48];
 80011fa:	4b28      	ldr	r3, [pc, #160]	@ (800129c <main+0x25c>)
 80011fc:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8001200:	4b28      	ldr	r3, [pc, #160]	@ (80012a4 <main+0x264>)
 8001202:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

	  			 //EGU PART
	  			 EGU_ARIZA=Lora_Rx_Buffer[49];
 8001206:	4b25      	ldr	r3, [pc, #148]	@ (800129c <main+0x25c>)
 8001208:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 800120c:	4b26      	ldr	r3, [pc, #152]	@ (80012a8 <main+0x268>)
 800120e:	701a      	strb	r2, [r3, #0]
	  			 EGU_AYRILMA_TESPIT=Lora_Rx_Buffer[50];
 8001210:	4b22      	ldr	r3, [pc, #136]	@ (800129c <main+0x25c>)
 8001212:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8001216:	4b25      	ldr	r3, [pc, #148]	@ (80012ac <main+0x26c>)
 8001218:	701a      	strb	r2, [r3, #0]

	  			 float2unit8 f2u8_EGU_BATTERY;
	  			for(uint8_t i=0;i<4;i++)
 800121a:	2300      	movs	r3, #0
 800121c:	77fb      	strb	r3, [r7, #31]
 800121e:	e00e      	b.n	800123e <main+0x1fe>
	  			{
	  				f2u8_EGU_BATTERY.array[i]=Lora_Rx_Buffer[i+51];
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	f103 0233 	add.w	r2, r3, #51	@ 0x33
 8001226:	7ffb      	ldrb	r3, [r7, #31]
 8001228:	491c      	ldr	r1, [pc, #112]	@ (800129c <main+0x25c>)
 800122a:	5c8a      	ldrb	r2, [r1, r2]
 800122c:	3318      	adds	r3, #24
 800122e:	f107 0108 	add.w	r1, r7, #8
 8001232:	440b      	add	r3, r1
 8001234:	f803 2c08 	strb.w	r2, [r3, #-8]
	  			for(uint8_t i=0;i<4;i++)
 8001238:	7ffb      	ldrb	r3, [r7, #31]
 800123a:	3301      	adds	r3, #1
 800123c:	77fb      	strb	r3, [r7, #31]
 800123e:	7ffb      	ldrb	r3, [r7, #31]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d9ed      	bls.n	8001220 <main+0x1e0>
	  			}
	  			 EGU_BATTERY=f2u8_EGU_BATTERY.fVal;
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	4a1a      	ldr	r2, [pc, #104]	@ (80012b0 <main+0x270>)
 8001248:	6013      	str	r3, [r2, #0]

	  			 float2unit8 f2u8_EGU_ANGLE;
	  			for(uint8_t i=0;i<4;i++)
 800124a:	2300      	movs	r3, #0
 800124c:	77bb      	strb	r3, [r7, #30]
 800124e:	e00e      	b.n	800126e <main+0x22e>
	  			{
	  				f2u8_EGU_ANGLE.array[i]=Lora_Rx_Buffer[i+55];
 8001250:	7fbb      	ldrb	r3, [r7, #30]
 8001252:	f103 0237 	add.w	r2, r3, #55	@ 0x37
 8001256:	7fbb      	ldrb	r3, [r7, #30]
 8001258:	4910      	ldr	r1, [pc, #64]	@ (800129c <main+0x25c>)
 800125a:	5c8a      	ldrb	r2, [r1, r2]
 800125c:	3318      	adds	r3, #24
 800125e:	f107 0108 	add.w	r1, r7, #8
 8001262:	440b      	add	r3, r1
 8001264:	f803 2c0c 	strb.w	r2, [r3, #-12]
	  			for(uint8_t i=0;i<4;i++)
 8001268:	7fbb      	ldrb	r3, [r7, #30]
 800126a:	3301      	adds	r3, #1
 800126c:	77bb      	strb	r3, [r7, #30]
 800126e:	7fbb      	ldrb	r3, [r7, #30]
 8001270:	2b03      	cmp	r3, #3
 8001272:	d9ed      	bls.n	8001250 <main+0x210>
	  			}
	  			  EGU_ANGLE=f2u8_EGU_ANGLE.fVal;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	4a0f      	ldr	r2, [pc, #60]	@ (80012b4 <main+0x274>)
 8001278:	6013      	str	r3, [r2, #0]

	  			  float2unit8 f2u8_EGU_IRTIFA;
	  			for(uint8_t i=0;i<4;i++)
 800127a:	2300      	movs	r3, #0
 800127c:	777b      	strb	r3, [r7, #29]
 800127e:	e02a      	b.n	80012d6 <main+0x296>
 8001280:	200007f0 	.word	0x200007f0
 8001284:	40020400 	.word	0x40020400
 8001288:	20000740 	.word	0x20000740
 800128c:	200002e8 	.word	0x200002e8
 8001290:	20000330 	.word	0x20000330
 8001294:	20000378 	.word	0x20000378
 8001298:	200001f4 	.word	0x200001f4
 800129c:	20000540 	.word	0x20000540
 80012a0:	20000450 	.word	0x20000450
 80012a4:	20000708 	.word	0x20000708
 80012a8:	200005e8 	.word	0x200005e8
 80012ac:	200005e9 	.word	0x200005e9
 80012b0:	200005f0 	.word	0x200005f0
 80012b4:	200005f8 	.word	0x200005f8
	  			{
	  				f2u8_EGU_IRTIFA.array[i]=Lora_Rx_Buffer[i+59];
 80012b8:	7f7b      	ldrb	r3, [r7, #29]
 80012ba:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 80012be:	7f7b      	ldrb	r3, [r7, #29]
 80012c0:	49ae      	ldr	r1, [pc, #696]	@ (800157c <main+0x53c>)
 80012c2:	5c8a      	ldrb	r2, [r1, r2]
 80012c4:	3318      	adds	r3, #24
 80012c6:	f107 0108 	add.w	r1, r7, #8
 80012ca:	440b      	add	r3, r1
 80012cc:	f803 2c10 	strb.w	r2, [r3, #-16]
	  			for(uint8_t i=0;i<4;i++)
 80012d0:	7f7b      	ldrb	r3, [r7, #29]
 80012d2:	3301      	adds	r3, #1
 80012d4:	777b      	strb	r3, [r7, #29]
 80012d6:	7f7b      	ldrb	r3, [r7, #29]
 80012d8:	2b03      	cmp	r3, #3
 80012da:	d9ed      	bls.n	80012b8 <main+0x278>
	  			}
	  		  EGU_IRTIFA=f2u8_EGU_IRTIFA.fVal;
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	4aa8      	ldr	r2, [pc, #672]	@ (8001580 <main+0x540>)
 80012e0:	6013      	str	r3, [r2, #0]

	  		  EGU_FITIL=Lora_Rx_Buffer[50];
 80012e2:	4ba6      	ldr	r3, [pc, #664]	@ (800157c <main+0x53c>)
 80012e4:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80012e8:	4ba6      	ldr	r3, [pc, #664]	@ (8001584 <main+0x544>)
 80012ea:	701a      	strb	r2, [r3, #0]
	  //	/*  EGU_UCUS_BASLADIMI*/sustv4_mod=Lora_Rx_Buffer[63];
	  		  EGU_STAGE_DURUM=Lora_Rx_Buffer[64];
 80012ec:	4ba3      	ldr	r3, [pc, #652]	@ (800157c <main+0x53c>)
 80012ee:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80012f2:	4ba5      	ldr	r3, [pc, #660]	@ (8001588 <main+0x548>)
 80012f4:	701a      	strb	r2, [r3, #0]
	  		  EGU_MOTOR_ATESLEME_TALEP_IN=Lora_Rx_Buffer[65];
 80012f6:	4ba1      	ldr	r3, [pc, #644]	@ (800157c <main+0x53c>)
 80012f8:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80012fc:	4ba3      	ldr	r3, [pc, #652]	@ (800158c <main+0x54c>)
 80012fe:	701a      	strb	r2, [r3, #0]
	  		  float2unit8 f2u8_altitude;
	  		  f2u8_altitude.array[0] = Lora_Rx_Buffer[66];
 8001300:	4b9e      	ldr	r3, [pc, #632]	@ (800157c <main+0x53c>)
 8001302:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001306:	733b      	strb	r3, [r7, #12]
	  		  f2u8_altitude.array[1] = Lora_Rx_Buffer[67];
 8001308:	4b9c      	ldr	r3, [pc, #624]	@ (800157c <main+0x53c>)
 800130a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800130e:	737b      	strb	r3, [r7, #13]
	  		  f2u8_altitude.array[2] = Lora_Rx_Buffer[68];
 8001310:	4b9a      	ldr	r3, [pc, #616]	@ (800157c <main+0x53c>)
 8001312:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001316:	73bb      	strb	r3, [r7, #14]
	  		  f2u8_altitude.array[3] = Lora_Rx_Buffer[69];
 8001318:	4b98      	ldr	r3, [pc, #608]	@ (800157c <main+0x53c>)
 800131a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800131e:	73fb      	strb	r3, [r7, #15]
	  		  Sustainer.maxAltitude=f2u8_altitude.fVal;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4a9b      	ldr	r2, [pc, #620]	@ (8001590 <main+0x550>)
 8001324:	6313      	str	r3, [r2, #48]	@ 0x30



				sprintf(s_altitude,"%4.3f",Sustainer.altitude);
 8001326:	4b9a      	ldr	r3, [pc, #616]	@ (8001590 <main+0x550>)
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f92c 	bl	8000588 <__aeabi_f2d>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4997      	ldr	r1, [pc, #604]	@ (8001594 <main+0x554>)
 8001336:	4898      	ldr	r0, [pc, #608]	@ (8001598 <main+0x558>)
 8001338:	f007 feae 	bl	8009098 <siprintf>
				sprintf(s_temperature,"%2.2f",Sustainer.temperature);
 800133c:	4b94      	ldr	r3, [pc, #592]	@ (8001590 <main+0x550>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f921 	bl	8000588 <__aeabi_f2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4994      	ldr	r1, [pc, #592]	@ (800159c <main+0x55c>)
 800134c:	4894      	ldr	r0, [pc, #592]	@ (80015a0 <main+0x560>)
 800134e:	f007 fea3 	bl	8009098 <siprintf>
				sprintf(s_speed,"%2.2f",Sustainer.speed);
 8001352:	4b8f      	ldr	r3, [pc, #572]	@ (8001590 <main+0x550>)
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f916 	bl	8000588 <__aeabi_f2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	498e      	ldr	r1, [pc, #568]	@ (800159c <main+0x55c>)
 8001362:	4890      	ldr	r0, [pc, #576]	@ (80015a4 <main+0x564>)
 8001364:	f007 fe98 	bl	8009098 <siprintf>
				sprintf(s_roll,"%2.2f",Sustainer.normal);
 8001368:	4b89      	ldr	r3, [pc, #548]	@ (8001590 <main+0x550>)
 800136a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f90b 	bl	8000588 <__aeabi_f2d>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4989      	ldr	r1, [pc, #548]	@ (800159c <main+0x55c>)
 8001378:	488b      	ldr	r0, [pc, #556]	@ (80015a8 <main+0x568>)
 800137a:	f007 fe8d 	bl	8009098 <siprintf>
				sprintf(s_pitch,"%2.2f",Sustainer.pitch);
 800137e:	4b84      	ldr	r3, [pc, #528]	@ (8001590 <main+0x550>)
 8001380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f900 	bl	8000588 <__aeabi_f2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4983      	ldr	r1, [pc, #524]	@ (800159c <main+0x55c>)
 800138e:	4887      	ldr	r0, [pc, #540]	@ (80015ac <main+0x56c>)
 8001390:	f007 fe82 	bl	8009098 <siprintf>
				sprintf(s_latitude,"%2.6f",Sustainer.gpslatitude);
 8001394:	4b7e      	ldr	r3, [pc, #504]	@ (8001590 <main+0x550>)
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f8f5 	bl	8000588 <__aeabi_f2d>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	4983      	ldr	r1, [pc, #524]	@ (80015b0 <main+0x570>)
 80013a4:	4883      	ldr	r0, [pc, #524]	@ (80015b4 <main+0x574>)
 80013a6:	f007 fe77 	bl	8009098 <siprintf>
				sprintf(s_longitude,"%2.6f",Sustainer.gpslongitude);
 80013aa:	4b79      	ldr	r3, [pc, #484]	@ (8001590 <main+0x550>)
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff f8ea 	bl	8000588 <__aeabi_f2d>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	497d      	ldr	r1, [pc, #500]	@ (80015b0 <main+0x570>)
 80013ba:	487f      	ldr	r0, [pc, #508]	@ (80015b8 <main+0x578>)
 80013bc:	f007 fe6c 	bl	8009098 <siprintf>
				sprintf(s_bat,"%2d",Sustainer.battery);
 80013c0:	4b73      	ldr	r3, [pc, #460]	@ (8001590 <main+0x550>)
 80013c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80013c6:	461a      	mov	r2, r3
 80013c8:	497c      	ldr	r1, [pc, #496]	@ (80015bc <main+0x57c>)
 80013ca:	487d      	ldr	r0, [pc, #500]	@ (80015c0 <main+0x580>)
 80013cc:	f007 fe64 	bl	8009098 <siprintf>
				sprintf(s_sats,"%2d",Sustainer.satsinview);
 80013d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001590 <main+0x550>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4979      	ldr	r1, [pc, #484]	@ (80015bc <main+0x57c>)
 80013d8:	487a      	ldr	r0, [pc, #488]	@ (80015c4 <main+0x584>)
 80013da:	f007 fe5d 	bl	8009098 <siprintf>
				sprintf(s_comm,"%2d",Sustainer.communication);
 80013de:	4b6c      	ldr	r3, [pc, #432]	@ (8001590 <main+0x550>)
 80013e0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80013e4:	461a      	mov	r2, r3
 80013e6:	4975      	ldr	r1, [pc, #468]	@ (80015bc <main+0x57c>)
 80013e8:	4877      	ldr	r0, [pc, #476]	@ (80015c8 <main+0x588>)
 80013ea:	f007 fe55 	bl	8009098 <siprintf>
				sprintf(s_comm,"%2d",Sustainer.communication);
 80013ee:	4b68      	ldr	r3, [pc, #416]	@ (8001590 <main+0x550>)
 80013f0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80013f4:	461a      	mov	r2, r3
 80013f6:	4971      	ldr	r1, [pc, #452]	@ (80015bc <main+0x57c>)
 80013f8:	4873      	ldr	r0, [pc, #460]	@ (80015c8 <main+0x588>)
 80013fa:	f007 fe4d 	bl	8009098 <siprintf>
				//sprintf(s_dist,"%4.2f",s_distance);

				sprintf(e_altitude,"%4.2f",EGU_IRTIFA);
 80013fe:	4b60      	ldr	r3, [pc, #384]	@ (8001580 <main+0x540>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8c0 	bl	8000588 <__aeabi_f2d>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	496f      	ldr	r1, [pc, #444]	@ (80015cc <main+0x58c>)
 800140e:	4870      	ldr	r0, [pc, #448]	@ (80015d0 <main+0x590>)
 8001410:	f007 fe42 	bl	8009098 <siprintf>
				sprintf(e_angle,"%2.2f",EGU_ANGLE);
 8001414:	4b6f      	ldr	r3, [pc, #444]	@ (80015d4 <main+0x594>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f8b5 	bl	8000588 <__aeabi_f2d>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	495e      	ldr	r1, [pc, #376]	@ (800159c <main+0x55c>)
 8001424:	486c      	ldr	r0, [pc, #432]	@ (80015d8 <main+0x598>)
 8001426:	f007 fe37 	bl	8009098 <siprintf>
				sprintf(e_bat,"%2d",EGU_BATTERY);
 800142a:	4b6c      	ldr	r3, [pc, #432]	@ (80015dc <main+0x59c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff f8aa 	bl	8000588 <__aeabi_f2d>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4960      	ldr	r1, [pc, #384]	@ (80015bc <main+0x57c>)
 800143a:	4869      	ldr	r0, [pc, #420]	@ (80015e0 <main+0x5a0>)
 800143c:	f007 fe2c 	bl	8009098 <siprintf>
				sprintf(e_flight,"%d",EGU_UCUS_BASLADIMI);
 8001440:	4b68      	ldr	r3, [pc, #416]	@ (80015e4 <main+0x5a4>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	461a      	mov	r2, r3
 8001446:	4968      	ldr	r1, [pc, #416]	@ (80015e8 <main+0x5a8>)
 8001448:	4868      	ldr	r0, [pc, #416]	@ (80015ec <main+0x5ac>)
 800144a:	f007 fe25 	bl	8009098 <siprintf>
				sprintf(e_stage,"%d",EGU_AYRILMA_TESPIT);
 800144e:	4b68      	ldr	r3, [pc, #416]	@ (80015f0 <main+0x5b0>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	4964      	ldr	r1, [pc, #400]	@ (80015e8 <main+0x5a8>)
 8001456:	4867      	ldr	r0, [pc, #412]	@ (80015f4 <main+0x5b4>)
 8001458:	f007 fe1e 	bl	8009098 <siprintf>
				sprintf(e_fitil,"%d",EGU_FITIL);
 800145c:	4b49      	ldr	r3, [pc, #292]	@ (8001584 <main+0x544>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4961      	ldr	r1, [pc, #388]	@ (80015e8 <main+0x5a8>)
 8001464:	4864      	ldr	r0, [pc, #400]	@ (80015f8 <main+0x5b8>)
 8001466:	f007 fe17 	bl	8009098 <siprintf>
				// Nextion_SendFloatToTextbox("s1", Sustainer.altitude);
				 NEXTION_SendString("s1", s_altitude);
 800146a:	494b      	ldr	r1, [pc, #300]	@ (8001598 <main+0x558>)
 800146c:	4863      	ldr	r0, [pc, #396]	@ (80015fc <main+0x5bc>)
 800146e:	f000 fe99 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s2", s_temperature);
 8001472:	494b      	ldr	r1, [pc, #300]	@ (80015a0 <main+0x560>)
 8001474:	4862      	ldr	r0, [pc, #392]	@ (8001600 <main+0x5c0>)
 8001476:	f000 fe95 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s3", s_speed);
 800147a:	494a      	ldr	r1, [pc, #296]	@ (80015a4 <main+0x564>)
 800147c:	4861      	ldr	r0, [pc, #388]	@ (8001604 <main+0x5c4>)
 800147e:	f000 fe91 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s4", s_roll);
 8001482:	4949      	ldr	r1, [pc, #292]	@ (80015a8 <main+0x568>)
 8001484:	4860      	ldr	r0, [pc, #384]	@ (8001608 <main+0x5c8>)
 8001486:	f000 fe8d 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s5", s_pitch);
 800148a:	4948      	ldr	r1, [pc, #288]	@ (80015ac <main+0x56c>)
 800148c:	485f      	ldr	r0, [pc, #380]	@ (800160c <main+0x5cc>)
 800148e:	f000 fe89 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s6", s_sats);
 8001492:	494c      	ldr	r1, [pc, #304]	@ (80015c4 <main+0x584>)
 8001494:	485e      	ldr	r0, [pc, #376]	@ (8001610 <main+0x5d0>)
 8001496:	f000 fe85 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s7", s_latitude);
 800149a:	4946      	ldr	r1, [pc, #280]	@ (80015b4 <main+0x574>)
 800149c:	485d      	ldr	r0, [pc, #372]	@ (8001614 <main+0x5d4>)
 800149e:	f000 fe81 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s8", s_longitude);
 80014a2:	4945      	ldr	r1, [pc, #276]	@ (80015b8 <main+0x578>)
 80014a4:	485c      	ldr	r0, [pc, #368]	@ (8001618 <main+0x5d8>)
 80014a6:	f000 fe7d 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("s9", s_bat);
 80014aa:	4945      	ldr	r1, [pc, #276]	@ (80015c0 <main+0x580>)
 80014ac:	485b      	ldr	r0, [pc, #364]	@ (800161c <main+0x5dc>)
 80014ae:	f000 fe79 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("t57", s_comm);
 80014b2:	4945      	ldr	r1, [pc, #276]	@ (80015c8 <main+0x588>)
 80014b4:	485a      	ldr	r0, [pc, #360]	@ (8001620 <main+0x5e0>)
 80014b6:	f000 fe75 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("t", s_dist);
 80014ba:	495a      	ldr	r1, [pc, #360]	@ (8001624 <main+0x5e4>)
 80014bc:	485a      	ldr	r0, [pc, #360]	@ (8001628 <main+0x5e8>)
 80014be:	f000 fe71 	bl	80021a4 <NEXTION_SendString>


				 NEXTION_SendString("m1", e_altitude);
 80014c2:	4943      	ldr	r1, [pc, #268]	@ (80015d0 <main+0x590>)
 80014c4:	4859      	ldr	r0, [pc, #356]	@ (800162c <main+0x5ec>)
 80014c6:	f000 fe6d 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("m3", e_angle);
 80014ca:	4943      	ldr	r1, [pc, #268]	@ (80015d8 <main+0x598>)
 80014cc:	4858      	ldr	r0, [pc, #352]	@ (8001630 <main+0x5f0>)
 80014ce:	f000 fe69 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("m2", e_bat);
 80014d2:	4943      	ldr	r1, [pc, #268]	@ (80015e0 <main+0x5a0>)
 80014d4:	4857      	ldr	r0, [pc, #348]	@ (8001634 <main+0x5f4>)
 80014d6:	f000 fe65 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("m4", e_flight);
 80014da:	4944      	ldr	r1, [pc, #272]	@ (80015ec <main+0x5ac>)
 80014dc:	4856      	ldr	r0, [pc, #344]	@ (8001638 <main+0x5f8>)
 80014de:	f000 fe61 	bl	80021a4 <NEXTION_SendString>
				 NEXTION_SendString("m5", e_stage);
 80014e2:	4944      	ldr	r1, [pc, #272]	@ (80015f4 <main+0x5b4>)
 80014e4:	4855      	ldr	r0, [pc, #340]	@ (800163c <main+0x5fc>)
 80014e6:	f000 fe5d 	bl	80021a4 <NEXTION_SendString>

	  }



	  if(Lora_Rx_Buffer[0]==1 && Lora_Rx_Buffer[47]==0x32){
 80014ea:	4b24      	ldr	r3, [pc, #144]	@ (800157c <main+0x53c>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	f040 8131 	bne.w	8001756 <main+0x716>
 80014f4:	4b21      	ldr	r3, [pc, #132]	@ (800157c <main+0x53c>)
 80014f6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80014fa:	2b32      	cmp	r3, #50	@ 0x32
 80014fc:	f040 812b 	bne.w	8001756 <main+0x716>

	  		  Booster.satsinview=Lora_Rx_Buffer[1];
 8001500:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <main+0x53c>)
 8001502:	785a      	ldrb	r2, [r3, #1]
 8001504:	4b4e      	ldr	r3, [pc, #312]	@ (8001640 <main+0x600>)
 8001506:	701a      	strb	r2, [r3, #0]

	      	  Booster_union_converter();
 8001508:	f000 fe72 	bl	80021f0 <Booster_union_converter>
	  		  Booster.battery=Lora_Rx_Buffer[46];
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <main+0x53c>)
 800150e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8001512:	4b4b      	ldr	r3, [pc, #300]	@ (8001640 <main+0x600>)
 8001514:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	  		  Booster.mod=Lora_Rx_Buffer[70];
 8001518:	4b18      	ldr	r3, [pc, #96]	@ (800157c <main+0x53c>)
 800151a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800151e:	4b48      	ldr	r3, [pc, #288]	@ (8001640 <main+0x600>)
 8001520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	  		  Booster.communication=Lora_Rx_Buffer[48];
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <main+0x53c>)
 8001526:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800152a:	4b45      	ldr	r3, [pc, #276]	@ (8001640 <main+0x600>)
 800152c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	  		  float2unit8 f2u8_booster;
	  		  f2u8_booster.array[0] = Lora_Rx_Buffer[66];
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <main+0x53c>)
 8001532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001536:	723b      	strb	r3, [r7, #8]
	  		  f2u8_booster.array[1] = Lora_Rx_Buffer[67];
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <main+0x53c>)
 800153a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800153e:	727b      	strb	r3, [r7, #9]
	  		  f2u8_booster.array[2] = Lora_Rx_Buffer[68];
 8001540:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <main+0x53c>)
 8001542:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001546:	72bb      	strb	r3, [r7, #10]
	  		  f2u8_booster.array[3] = Lora_Rx_Buffer[69];
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <main+0x53c>)
 800154a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800154e:	72fb      	strb	r3, [r7, #11]
	  		  Booster.maxAltitude = f2u8_booster.fVal;
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4a3b      	ldr	r2, [pc, #236]	@ (8001640 <main+0x600>)
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30


	  		sprintf(b_altitude,"%4.3f",Booster.altitude);
 8001556:	4b3a      	ldr	r3, [pc, #232]	@ (8001640 <main+0x600>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f814 	bl	8000588 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	490b      	ldr	r1, [pc, #44]	@ (8001594 <main+0x554>)
 8001566:	4837      	ldr	r0, [pc, #220]	@ (8001644 <main+0x604>)
 8001568:	f007 fd96 	bl	8009098 <siprintf>
			sprintf(b_temperature,"%2.2f",Booster.temperature);
 800156c:	4b34      	ldr	r3, [pc, #208]	@ (8001640 <main+0x600>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff f809 	bl	8000588 <__aeabi_f2d>
 8001576:	4602      	mov	r2, r0
 8001578:	e066      	b.n	8001648 <main+0x608>
 800157a:	bf00      	nop
 800157c:	20000540 	.word	0x20000540
 8001580:	200005f4 	.word	0x200005f4
 8001584:	200005ed 	.word	0x200005ed
 8001588:	200005eb 	.word	0x200005eb
 800158c:	200005ea 	.word	0x200005ea
 8001590:	20000708 	.word	0x20000708
 8001594:	0800bba8 	.word	0x0800bba8
 8001598:	20000650 	.word	0x20000650
 800159c:	0800bbb0 	.word	0x0800bbb0
 80015a0:	20000658 	.word	0x20000658
 80015a4:	20000660 	.word	0x20000660
 80015a8:	20000668 	.word	0x20000668
 80015ac:	20000670 	.word	0x20000670
 80015b0:	0800bbb8 	.word	0x0800bbb8
 80015b4:	20000678 	.word	0x20000678
 80015b8:	20000684 	.word	0x20000684
 80015bc:	0800bbc0 	.word	0x0800bbc0
 80015c0:	20000690 	.word	0x20000690
 80015c4:	20000694 	.word	0x20000694
 80015c8:	20000698 	.word	0x20000698
 80015cc:	0800bbc4 	.word	0x0800bbc4
 80015d0:	200006a8 	.word	0x200006a8
 80015d4:	200005f8 	.word	0x200005f8
 80015d8:	200006b4 	.word	0x200006b4
 80015dc:	200005f0 	.word	0x200005f0
 80015e0:	200006b0 	.word	0x200006b0
 80015e4:	200005ec 	.word	0x200005ec
 80015e8:	0800bbcc 	.word	0x0800bbcc
 80015ec:	200006bc 	.word	0x200006bc
 80015f0:	200005e9 	.word	0x200005e9
 80015f4:	200006c0 	.word	0x200006c0
 80015f8:	200006c4 	.word	0x200006c4
 80015fc:	0800bbd0 	.word	0x0800bbd0
 8001600:	0800bbd4 	.word	0x0800bbd4
 8001604:	0800bbd8 	.word	0x0800bbd8
 8001608:	0800bbdc 	.word	0x0800bbdc
 800160c:	0800bbe0 	.word	0x0800bbe0
 8001610:	0800bbe4 	.word	0x0800bbe4
 8001614:	0800bbe8 	.word	0x0800bbe8
 8001618:	0800bbec 	.word	0x0800bbec
 800161c:	0800bbf0 	.word	0x0800bbf0
 8001620:	0800bbf4 	.word	0x0800bbf4
 8001624:	2000069c 	.word	0x2000069c
 8001628:	0800bbf8 	.word	0x0800bbf8
 800162c:	0800bbfc 	.word	0x0800bbfc
 8001630:	0800bc00 	.word	0x0800bc00
 8001634:	0800bc04 	.word	0x0800bc04
 8001638:	0800bc08 	.word	0x0800bc08
 800163c:	0800bc0c 	.word	0x0800bc0c
 8001640:	200006d0 	.word	0x200006d0
 8001644:	200005fc 	.word	0x200005fc
 8001648:	460b      	mov	r3, r1
 800164a:	4981      	ldr	r1, [pc, #516]	@ (8001850 <main+0x810>)
 800164c:	4881      	ldr	r0, [pc, #516]	@ (8001854 <main+0x814>)
 800164e:	f007 fd23 	bl	8009098 <siprintf>
			sprintf(b_speed,"%2.2f",Booster.speed);
 8001652:	4b81      	ldr	r3, [pc, #516]	@ (8001858 <main+0x818>)
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff96 	bl	8000588 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	497b      	ldr	r1, [pc, #492]	@ (8001850 <main+0x810>)
 8001662:	487e      	ldr	r0, [pc, #504]	@ (800185c <main+0x81c>)
 8001664:	f007 fd18 	bl	8009098 <siprintf>
			sprintf(b_roll,"%2.2f",Booster.normal);
 8001668:	4b7b      	ldr	r3, [pc, #492]	@ (8001858 <main+0x818>)
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff8b 	bl	8000588 <__aeabi_f2d>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4976      	ldr	r1, [pc, #472]	@ (8001850 <main+0x810>)
 8001678:	4879      	ldr	r0, [pc, #484]	@ (8001860 <main+0x820>)
 800167a:	f007 fd0d 	bl	8009098 <siprintf>
			sprintf(b_pitch,"%2.2f",Booster.pitch);
 800167e:	4b76      	ldr	r3, [pc, #472]	@ (8001858 <main+0x818>)
 8001680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe ff80 	bl	8000588 <__aeabi_f2d>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4970      	ldr	r1, [pc, #448]	@ (8001850 <main+0x810>)
 800168e:	4875      	ldr	r0, [pc, #468]	@ (8001864 <main+0x824>)
 8001690:	f007 fd02 	bl	8009098 <siprintf>
			sprintf(b_latitude,"%2.6f",Booster.gpslatitude);
 8001694:	4b70      	ldr	r3, [pc, #448]	@ (8001858 <main+0x818>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff75 	bl	8000588 <__aeabi_f2d>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4971      	ldr	r1, [pc, #452]	@ (8001868 <main+0x828>)
 80016a4:	4871      	ldr	r0, [pc, #452]	@ (800186c <main+0x82c>)
 80016a6:	f007 fcf7 	bl	8009098 <siprintf>
			sprintf(b_longitude,"%2.6f",Booster.gpslongitude);
 80016aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001858 <main+0x818>)
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe ff6a 	bl	8000588 <__aeabi_f2d>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	496b      	ldr	r1, [pc, #428]	@ (8001868 <main+0x828>)
 80016ba:	486d      	ldr	r0, [pc, #436]	@ (8001870 <main+0x830>)
 80016bc:	f007 fcec 	bl	8009098 <siprintf>
			sprintf(b_bat,"%2d",Booster.battery);
 80016c0:	4b65      	ldr	r3, [pc, #404]	@ (8001858 <main+0x818>)
 80016c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80016c6:	461a      	mov	r2, r3
 80016c8:	496a      	ldr	r1, [pc, #424]	@ (8001874 <main+0x834>)
 80016ca:	486b      	ldr	r0, [pc, #428]	@ (8001878 <main+0x838>)
 80016cc:	f007 fce4 	bl	8009098 <siprintf>
			sprintf(b_sats,"%2d",Booster.satsinview);
 80016d0:	4b61      	ldr	r3, [pc, #388]	@ (8001858 <main+0x818>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4967      	ldr	r1, [pc, #412]	@ (8001874 <main+0x834>)
 80016d8:	4868      	ldr	r0, [pc, #416]	@ (800187c <main+0x83c>)
 80016da:	f007 fcdd 	bl	8009098 <siprintf>
			sprintf(b_comm,"%2d",Booster.communication);
 80016de:	4b5e      	ldr	r3, [pc, #376]	@ (8001858 <main+0x818>)
 80016e0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80016e4:	461a      	mov	r2, r3
 80016e6:	4963      	ldr	r1, [pc, #396]	@ (8001874 <main+0x834>)
 80016e8:	4865      	ldr	r0, [pc, #404]	@ (8001880 <main+0x840>)
 80016ea:	f007 fcd5 	bl	8009098 <siprintf>
		//	sprintf(b_dist,"%4.2f",bs_distance);

			NEXTION_SendString("bs1", b_altitude);
 80016ee:	4965      	ldr	r1, [pc, #404]	@ (8001884 <main+0x844>)
 80016f0:	4865      	ldr	r0, [pc, #404]	@ (8001888 <main+0x848>)
 80016f2:	f000 fd57 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs2", b_temperature);
 80016f6:	4957      	ldr	r1, [pc, #348]	@ (8001854 <main+0x814>)
 80016f8:	4864      	ldr	r0, [pc, #400]	@ (800188c <main+0x84c>)
 80016fa:	f000 fd53 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs3", b_speed);
 80016fe:	4957      	ldr	r1, [pc, #348]	@ (800185c <main+0x81c>)
 8001700:	4863      	ldr	r0, [pc, #396]	@ (8001890 <main+0x850>)
 8001702:	f000 fd4f 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs4", b_roll);
 8001706:	4956      	ldr	r1, [pc, #344]	@ (8001860 <main+0x820>)
 8001708:	4862      	ldr	r0, [pc, #392]	@ (8001894 <main+0x854>)
 800170a:	f000 fd4b 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs5", b_pitch);
 800170e:	4955      	ldr	r1, [pc, #340]	@ (8001864 <main+0x824>)
 8001710:	4861      	ldr	r0, [pc, #388]	@ (8001898 <main+0x858>)
 8001712:	f000 fd47 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs6", b_sats);
 8001716:	4959      	ldr	r1, [pc, #356]	@ (800187c <main+0x83c>)
 8001718:	4860      	ldr	r0, [pc, #384]	@ (800189c <main+0x85c>)
 800171a:	f000 fd43 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs7", b_latitude);
 800171e:	4953      	ldr	r1, [pc, #332]	@ (800186c <main+0x82c>)
 8001720:	485f      	ldr	r0, [pc, #380]	@ (80018a0 <main+0x860>)
 8001722:	f000 fd3f 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs8", b_longitude);
 8001726:	4952      	ldr	r1, [pc, #328]	@ (8001870 <main+0x830>)
 8001728:	485e      	ldr	r0, [pc, #376]	@ (80018a4 <main+0x864>)
 800172a:	f000 fd3b 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("bs9", b_bat);
 800172e:	4952      	ldr	r1, [pc, #328]	@ (8001878 <main+0x838>)
 8001730:	485d      	ldr	r0, [pc, #372]	@ (80018a8 <main+0x868>)
 8001732:	f000 fd37 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("t56", b_comm);
 8001736:	4952      	ldr	r1, [pc, #328]	@ (8001880 <main+0x840>)
 8001738:	485c      	ldr	r0, [pc, #368]	@ (80018ac <main+0x86c>)
 800173a:	f000 fd33 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("t17", b_dist);
 800173e:	495c      	ldr	r1, [pc, #368]	@ (80018b0 <main+0x870>)
 8001740:	485c      	ldr	r0, [pc, #368]	@ (80018b4 <main+0x874>)
 8001742:	f000 fd2f 	bl	80021a4 <NEXTION_SendString>

			NEXTION_SendString("m7", e_engine_request);
 8001746:	495c      	ldr	r1, [pc, #368]	@ (80018b8 <main+0x878>)
 8001748:	485c      	ldr	r0, [pc, #368]	@ (80018bc <main+0x87c>)
 800174a:	f000 fd2b 	bl	80021a4 <NEXTION_SendString>
			NEXTION_SendString("t59", e_fitil);
 800174e:	495c      	ldr	r1, [pc, #368]	@ (80018c0 <main+0x880>)
 8001750:	485c      	ldr	r0, [pc, #368]	@ (80018c4 <main+0x884>)
 8001752:	f000 fd27 	bl	80021a4 <NEXTION_SendString>
//			HAL_UART_Receive(&huart3, receive_data, 4, 100);
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);

	  }

	  if(flag_adc_cnt >=10 && flag_adc ==1)
 8001756:	4b5c      	ldr	r3, [pc, #368]	@ (80018c8 <main+0x888>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b09      	cmp	r3, #9
 800175c:	f67f ad30 	bls.w	80011c0 <main+0x180>
 8001760:	4b5a      	ldr	r3, [pc, #360]	@ (80018cc <main+0x88c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b01      	cmp	r3, #1
 8001766:	f47f ad2b 	bne.w	80011c0 <main+0x180>
	  	  {
	  		  if(adc > 2476) adc = 2234;
 800176a:	4b59      	ldr	r3, [pc, #356]	@ (80018d0 <main+0x890>)
 800176c:	edd3 7a00 	vldr	s15, [r3]
 8001770:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80018d4 <main+0x894>
 8001774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177c:	dd02      	ble.n	8001784 <main+0x744>
 800177e:	4b54      	ldr	r3, [pc, #336]	@ (80018d0 <main+0x890>)
 8001780:	4a55      	ldr	r2, [pc, #340]	@ (80018d8 <main+0x898>)
 8001782:	601a      	str	r2, [r3, #0]
	  		  if(adc < 1755) adc = 1755;
 8001784:	4b52      	ldr	r3, [pc, #328]	@ (80018d0 <main+0x890>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80018dc <main+0x89c>
 800178e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001796:	d502      	bpl.n	800179e <main+0x75e>
 8001798:	4b4d      	ldr	r3, [pc, #308]	@ (80018d0 <main+0x890>)
 800179a:	4a51      	ldr	r2, [pc, #324]	@ (80018e0 <main+0x8a0>)
 800179c:	601a      	str	r2, [r3, #0]
	  		  // 6V = 1755 adc val 1,41V
	  		  // 8.4V = 2476 adc val 1,99V 0,58V
	  		  adc_pil_val=(float)( ( ( (adc/4095)*3.3)-1.41) / (1.99-1.41) ) *100 ;
 800179e:	4b4c      	ldr	r3, [pc, #304]	@ (80018d0 <main+0x890>)
 80017a0:	edd3 7a00 	vldr	s15, [r3]
 80017a4:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80018e4 <main+0x8a4>
 80017a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017ac:	ee16 0a90 	vmov	r0, s13
 80017b0:	f7fe feea 	bl	8000588 <__aeabi_f2d>
 80017b4:	a320      	add	r3, pc, #128	@ (adr r3, 8001838 <main+0x7f8>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7fe ff3d 	bl	8000638 <__aeabi_dmul>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	a31e      	add	r3, pc, #120	@ (adr r3, 8001840 <main+0x800>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe fd7c 	bl	80002c8 <__aeabi_dsub>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	a31b      	add	r3, pc, #108	@ (adr r3, 8001848 <main+0x808>)
 80017da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017de:	f7ff f855 	bl	800088c <__aeabi_ddiv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff fa1d 	bl	8000c28 <__aeabi_d2f>
 80017ee:	ee07 0a10 	vmov	s14, r0
 80017f2:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 80018e8 <main+0x8a8>
 80017f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fa:	4b3c      	ldr	r3, [pc, #240]	@ (80018ec <main+0x8ac>)
 80017fc:	edc3 7a00 	vstr	s15, [r3]
	  		 // adc_pil_val = (adc-1755)/(2746-1755)*100;

	      	sprintf(st_bat,"%2d",(uint8_t)adc_pil_val);
 8001800:	4b3a      	ldr	r3, [pc, #232]	@ (80018ec <main+0x8ac>)
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800180a:	edc7 7a01 	vstr	s15, [r7, #4]
 800180e:	793b      	ldrb	r3, [r7, #4]
 8001810:	b2db      	uxtb	r3, r3
 8001812:	461a      	mov	r2, r3
 8001814:	4917      	ldr	r1, [pc, #92]	@ (8001874 <main+0x834>)
 8001816:	4836      	ldr	r0, [pc, #216]	@ (80018f0 <main+0x8b0>)
 8001818:	f007 fc3e 	bl	8009098 <siprintf>
	      	NEXTION_SendString("t54", st_bat);
 800181c:	4934      	ldr	r1, [pc, #208]	@ (80018f0 <main+0x8b0>)
 800181e:	4835      	ldr	r0, [pc, #212]	@ (80018f4 <main+0x8b4>)
 8001820:	f000 fcc0 	bl	80021a4 <NEXTION_SendString>

	  		flag_adc=0;
 8001824:	4b29      	ldr	r3, [pc, #164]	@ (80018cc <main+0x88c>)
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]
	  		flag_adc_cnt=0;
 800182a:	4b27      	ldr	r3, [pc, #156]	@ (80018c8 <main+0x888>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
	  if(Lora_Rx_Buffer[0]==2 && Lora_Rx_Buffer[47] == 0x31){
 8001830:	e4c6      	b.n	80011c0 <main+0x180>
 8001832:	bf00      	nop
 8001834:	f3af 8000 	nop.w
 8001838:	66666666 	.word	0x66666666
 800183c:	400a6666 	.word	0x400a6666
 8001840:	28f5c28f 	.word	0x28f5c28f
 8001844:	3ff68f5c 	.word	0x3ff68f5c
 8001848:	28f5c290 	.word	0x28f5c290
 800184c:	3fe28f5c 	.word	0x3fe28f5c
 8001850:	0800bbb0 	.word	0x0800bbb0
 8001854:	20000604 	.word	0x20000604
 8001858:	200006d0 	.word	0x200006d0
 800185c:	2000060c 	.word	0x2000060c
 8001860:	20000614 	.word	0x20000614
 8001864:	2000061c 	.word	0x2000061c
 8001868:	0800bbb8 	.word	0x0800bbb8
 800186c:	20000624 	.word	0x20000624
 8001870:	20000630 	.word	0x20000630
 8001874:	0800bbc0 	.word	0x0800bbc0
 8001878:	2000063c 	.word	0x2000063c
 800187c:	20000640 	.word	0x20000640
 8001880:	20000644 	.word	0x20000644
 8001884:	200005fc 	.word	0x200005fc
 8001888:	0800bc10 	.word	0x0800bc10
 800188c:	0800bc14 	.word	0x0800bc14
 8001890:	0800bc18 	.word	0x0800bc18
 8001894:	0800bc1c 	.word	0x0800bc1c
 8001898:	0800bc20 	.word	0x0800bc20
 800189c:	0800bc24 	.word	0x0800bc24
 80018a0:	0800bc28 	.word	0x0800bc28
 80018a4:	0800bc2c 	.word	0x0800bc2c
 80018a8:	0800bc30 	.word	0x0800bc30
 80018ac:	0800bc34 	.word	0x0800bc34
 80018b0:	20000648 	.word	0x20000648
 80018b4:	0800bc38 	.word	0x0800bc38
 80018b8:	200006cc 	.word	0x200006cc
 80018bc:	0800bc3c 	.word	0x0800bc3c
 80018c0:	200006c4 	.word	0x200006c4
 80018c4:	0800bc40 	.word	0x0800bc40
 80018c8:	200005db 	.word	0x200005db
 80018cc:	200005dc 	.word	0x200005dc
 80018d0:	200005e0 	.word	0x200005e0
 80018d4:	451ac000 	.word	0x451ac000
 80018d8:	450ba000 	.word	0x450ba000
 80018dc:	44db6000 	.word	0x44db6000
 80018e0:	44db6000 	.word	0x44db6000
 80018e4:	457ff000 	.word	0x457ff000
 80018e8:	42c80000 	.word	0x42c80000
 80018ec:	200005e4 	.word	0x200005e4
 80018f0:	200006a4 	.word	0x200006a4
 80018f4:	0800bc44 	.word	0x0800bc44

080018f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b094      	sub	sp, #80	@ 0x50
 80018fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fe:	f107 031c 	add.w	r3, r7, #28
 8001902:	2234      	movs	r2, #52	@ 0x34
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f007 fc29 	bl	800915e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800190c:	f107 0308 	add.w	r3, r7, #8
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800191c:	2300      	movs	r3, #0
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	4b29      	ldr	r3, [pc, #164]	@ (80019c8 <SystemClock_Config+0xd0>)
 8001922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001924:	4a28      	ldr	r2, [pc, #160]	@ (80019c8 <SystemClock_Config+0xd0>)
 8001926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192a:	6413      	str	r3, [r2, #64]	@ 0x40
 800192c:	4b26      	ldr	r3, [pc, #152]	@ (80019c8 <SystemClock_Config+0xd0>)
 800192e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001938:	2300      	movs	r3, #0
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	4b23      	ldr	r3, [pc, #140]	@ (80019cc <SystemClock_Config+0xd4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001944:	4a21      	ldr	r2, [pc, #132]	@ (80019cc <SystemClock_Config+0xd4>)
 8001946:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b1f      	ldr	r3, [pc, #124]	@ (80019cc <SystemClock_Config+0xd4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001958:	2301      	movs	r3, #1
 800195a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800195c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001960:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001962:	2302      	movs	r3, #2
 8001964:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800196a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800196c:	2304      	movs	r3, #4
 800196e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001970:	2354      	movs	r3, #84	@ 0x54
 8001972:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001974:	2302      	movs	r3, #2
 8001976:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001978:	2302      	movs	r3, #2
 800197a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800197c:	2302      	movs	r3, #2
 800197e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001980:	f107 031c 	add.w	r3, r7, #28
 8001984:	4618      	mov	r0, r3
 8001986:	f003 fb7d 	bl	8005084 <HAL_RCC_OscConfig>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001990:	f000 feb4 	bl	80026fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001994:	230f      	movs	r3, #15
 8001996:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001998:	2302      	movs	r3, #2
 800199a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199c:	2300      	movs	r3, #0
 800199e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019aa:	f107 0308 	add.w	r3, r7, #8
 80019ae:	2102      	movs	r1, #2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f003 f81d 	bl	80049f0 <HAL_RCC_ClockConfig>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80019bc:	f000 fe9e 	bl	80026fc <Error_Handler>
  }
}
 80019c0:	bf00      	nop
 80019c2:	3750      	adds	r7, #80	@ 0x50
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40007000 	.word	0x40007000

080019d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019d6:	463b      	mov	r3, r7
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <MX_ADC1_Init+0x98>)
 80019e4:	4a21      	ldr	r2, [pc, #132]	@ (8001a6c <MX_ADC1_Init+0x9c>)
 80019e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a68 <MX_ADC1_Init+0x98>)
 80019ea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a68 <MX_ADC1_Init+0x98>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <MX_ADC1_Init+0x98>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_ADC1_Init+0x98>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a02:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a12:	4a17      	ldr	r2, [pc, #92]	@ (8001a70 <MX_ADC1_Init+0xa0>)
 8001a14:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a30:	480d      	ldr	r0, [pc, #52]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a32:	f001 fb4b 	bl	80030cc <HAL_ADC_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a3c:	f000 fe5e 	bl	80026fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001a40:	230c      	movs	r3, #12
 8001a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a44:	2301      	movs	r3, #1
 8001a46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <MX_ADC1_Init+0x98>)
 8001a52:	f001 fd8f 	bl	8003574 <HAL_ADC_ConfigChannel>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a5c:	f000 fe4e 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	200001f4 	.word	0x200001f4
 8001a6c:	40012000 	.word	0x40012000
 8001a70:	0f000001 	.word	0x0f000001

08001a74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a78:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a7a:	4a13      	ldr	r2, [pc, #76]	@ (8001ac8 <MX_I2C1_Init+0x54>)
 8001a7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a80:	4a12      	ldr	r2, [pc, #72]	@ (8001acc <MX_I2C1_Init+0x58>)
 8001a82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aa4:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ab0:	4804      	ldr	r0, [pc, #16]	@ (8001ac4 <MX_I2C1_Init+0x50>)
 8001ab2:	f002 fe59 	bl	8004768 <HAL_I2C_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001abc:	f000 fe1e 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	2000023c 	.word	0x2000023c
 8001ac8:	40005400 	.word	0x40005400
 8001acc:	00061a80 	.word	0x00061a80

08001ad0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ad4:	4b17      	ldr	r3, [pc, #92]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001ad6:	4a18      	ldr	r2, [pc, #96]	@ (8001b38 <MX_SPI1_Init+0x68>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ada:	4b16      	ldr	r3, [pc, #88]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001adc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ae0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ae2:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ae8:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aee:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001af4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001afc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b00:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b02:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b08:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b0e:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b14:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b1c:	220a      	movs	r2, #10
 8001b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b20:	4804      	ldr	r0, [pc, #16]	@ (8001b34 <MX_SPI1_Init+0x64>)
 8001b22:	f003 fd4d 	bl	80055c0 <HAL_SPI_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b2c:	f000 fde6 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000290 	.word	0x20000290
 8001b38:	40013000 	.word	0x40013000

08001b3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b42:	f107 0308 	add.w	r3, r7, #8
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b50:	463b      	mov	r3, r7
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b58:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400;
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b62:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8001b66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b68:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16000-1;
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b70:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001b74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7c:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b82:	4814      	ldr	r0, [pc, #80]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001b84:	f003 fda5 	bl	80056d2 <HAL_TIM_Base_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b8e:	f000 fdb5 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b98:	f107 0308 	add.w	r3, r7, #8
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	480d      	ldr	r0, [pc, #52]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001ba0:	f003 ff46 	bl	8005a30 <HAL_TIM_ConfigClockSource>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001baa:	f000 fda7 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4806      	ldr	r0, [pc, #24]	@ (8001bd4 <MX_TIM2_Init+0x98>)
 8001bbc:	f004 f96e 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001bc6:	f000 fd99 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	200002e8 	.word	0x200002e8

08001bd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0308 	add.w	r3, r7, #8
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	463b      	mov	r3, r7
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c70 <MX_TIM3_Init+0x98>)
 8001bf8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001bfc:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8001c00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 300-1;
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c0a:	f240 122b 	movw	r2, #299	@ 0x12b
 8001c0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c1c:	4813      	ldr	r0, [pc, #76]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c1e:	f003 fd58 	bl	80056d2 <HAL_TIM_Base_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001c28:	f000 fd68 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	4619      	mov	r1, r3
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c3a:	f003 fef9 	bl	8005a30 <HAL_TIM_ConfigClockSource>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001c44:	f000 fd5a 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c50:	463b      	mov	r3, r7
 8001c52:	4619      	mov	r1, r3
 8001c54:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_TIM3_Init+0x94>)
 8001c56:	f004 f921 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001c60:	f000 fd4c 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c64:	bf00      	nop
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000330 	.word	0x20000330
 8001c70:	40000400 	.word	0x40000400

08001c74 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001c92:	4a1e      	ldr	r2, [pc, #120]	@ (8001d0c <MX_TIM4_Init+0x98>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001c98:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8001c9c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001ca6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001caa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cac:	4b16      	ldr	r3, [pc, #88]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001cb8:	4813      	ldr	r0, [pc, #76]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cba:	f003 fd0a 	bl	80056d2 <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001cc4:	f000 fd1a 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480c      	ldr	r0, [pc, #48]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cd6:	f003 feab 	bl	8005a30 <HAL_TIM_ConfigClockSource>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001ce0:	f000 fd0c 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cec:	463b      	mov	r3, r7
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	@ (8001d08 <MX_TIM4_Init+0x94>)
 8001cf2:	f004 f8d3 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001cfc:	f000 fcfe 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d00:	bf00      	nop
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000378 	.word	0x20000378
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001d14:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d16:	4a12      	ldr	r2, [pc, #72]	@ (8001d60 <MX_UART4_Init+0x50>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d20:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <MX_UART4_Init+0x4c>)
 8001d48:	f004 f938 	bl	8005fbc <HAL_UART_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001d52:	f000 fcd3 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200003c0 	.word	0x200003c0
 8001d60:	40004c00 	.word	0x40004c00

08001d64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d68:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d6a:	4a12      	ldr	r2, [pc, #72]	@ (8001db4 <MX_USART2_UART_Init+0x50>)
 8001d6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d70:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d82:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d88:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d8e:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d9a:	4805      	ldr	r0, [pc, #20]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d9c:	f004 f90e 	bl	8005fbc <HAL_UART_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001da6:	f000 fca9 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000408 	.word	0x20000408
 8001db4:	40004400 	.word	0x40004400

08001db8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <MX_USART3_UART_Init+0x50>)
 8001dc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001dc2:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dc4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dde:	220c      	movs	r2, #12
 8001de0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dee:	4805      	ldr	r0, [pc, #20]	@ (8001e04 <MX_USART3_UART_Init+0x4c>)
 8001df0:	f004 f8e4 	bl	8005fbc <HAL_UART_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001dfa:	f000 fc7f 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000450 	.word	0x20000450
 8001e08:	40004800 	.word	0x40004800

08001e0c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <MX_USART6_UART_Init+0x50>)
 8001e14:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 19200;
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e18:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001e1c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e30:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e32:	220c      	movs	r2, #12
 8001e34:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e36:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e42:	4805      	ldr	r0, [pc, #20]	@ (8001e58 <MX_USART6_UART_Init+0x4c>)
 8001e44:	f004 f8ba 	bl	8005fbc <HAL_UART_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e4e:	f000 fc55 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000498 	.word	0x20000498
 8001e5c:	40011400 	.word	0x40011400

08001e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <MX_DMA_Init+0x3c>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e9c <MX_DMA_Init+0x3c>)
 8001e70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <MX_DMA_Init+0x3c>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	200c      	movs	r0, #12
 8001e88:	f001 fe87 	bl	8003b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e8c:	200c      	movs	r0, #12
 8001e8e:	f001 fea0 	bl	8003bd2 <HAL_NVIC_EnableIRQ>

}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b38      	ldr	r3, [pc, #224]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a37      	ldr	r2, [pc, #220]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b35      	ldr	r3, [pc, #212]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b31      	ldr	r3, [pc, #196]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4a30      	ldr	r2, [pc, #192]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a29      	ldr	r2, [pc, #164]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b27      	ldr	r3, [pc, #156]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	4b23      	ldr	r3, [pc, #140]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	4a22      	ldr	r2, [pc, #136]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1a:	4b20      	ldr	r3, [pc, #128]	@ (8001f9c <MX_GPIO_Init+0xfc>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|CS_Pin|Buzzer_Pin|GATE_D_Pin
 8001f26:	2200      	movs	r2, #0
 8001f28:	f642 4112 	movw	r1, #11282	@ 0x2c12
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <MX_GPIO_Init+0x100>)
 8001f2e:	f002 fc01 	bl	8004734 <HAL_GPIO_WritePin>
                          |GATE_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin|FN_Pin|Led2_Pin
 8001f32:	2200      	movs	r2, #0
 8001f34:	f246 011f 	movw	r1, #24607	@ 0x601f
 8001f38:	481a      	ldr	r0, [pc, #104]	@ (8001fa4 <MX_GPIO_Init+0x104>)
 8001f3a:	f002 fbfb 	bl	8004734 <HAL_GPIO_WritePin>
                          |Led1_Pin|GATE_B_Pin|GATE_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 CS_Pin Buzzer_Pin GATE_D_Pin
                           GATE_C_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CS_Pin|Buzzer_Pin|GATE_D_Pin
 8001f3e:	f642 4312 	movw	r3, #11282	@ 0x2c12
 8001f42:	617b      	str	r3, [r7, #20]
                          |GATE_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f44:	2301      	movs	r3, #1
 8001f46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	4812      	ldr	r0, [pc, #72]	@ (8001fa0 <MX_GPIO_Init+0x100>)
 8001f58:	f002 fa58 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 Button_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|Button_Pin;
 8001f5c:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8001f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480b      	ldr	r0, [pc, #44]	@ (8001fa0 <MX_GPIO_Init+0x100>)
 8001f72:	f002 fa4b 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pins : M0_Pin M1_Pin FN_Pin Led2_Pin
                           Led1_Pin GATE_B_Pin GATE_A_Pin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin|FN_Pin|Led2_Pin
 8001f76:	f246 031f 	movw	r3, #24607	@ 0x601f
 8001f7a:	617b      	str	r3, [r7, #20]
                          |Led1_Pin|GATE_B_Pin|GATE_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f84:	2300      	movs	r3, #0
 8001f86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_GPIO_Init+0x104>)
 8001f90:	f002 fa3c 	bl	800440c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f94:	bf00      	nop
 8001f96:	3728      	adds	r7, #40	@ 0x28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40020800 	.word	0x40020800
 8001fa4:	40020400 	.word	0x40020400

08001fa8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

	if(htim==&htim2)// Lora timer
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8002020 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d10f      	bne.n	8001fd8 <HAL_TIM_PeriodElapsedCallback+0x30>
	{
		flag_lora=1;
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]

		flag_adc_cnt++;
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001fc8:	701a      	strb	r2, [r3, #0]
		if(flag_adc_cnt >=11) flag_adc_cnt=0;
 8001fca:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b0a      	cmp	r3, #10
 8001fd0:	d902      	bls.n	8001fd8 <HAL_TIM_PeriodElapsedCallback+0x30>
 8001fd2:	4b15      	ldr	r3, [pc, #84]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
	}

	if(htim==&htim3)// sensor timer 30ms
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a14      	ldr	r2, [pc, #80]	@ (800202c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d112      	bne.n	8002006 <HAL_TIM_PeriodElapsedCallback+0x5e>
	{
		flag_sensor_imu=1;
 8001fe0:	4b13      	ldr	r3, [pc, #76]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]

		flag_counter++;
 8001fe6:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	3301      	adds	r3, #1
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001ff0:	701a      	strb	r2, [r3, #0]
		if(flag_counter == 10)
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b0a      	cmp	r3, #10
 8001ff8:	d105      	bne.n	8002006 <HAL_TIM_PeriodElapsedCallback+0x5e>
		{
			flag_sensor_barometre =1;
 8001ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	701a      	strb	r2, [r3, #0]
			flag_counter=0;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002002:	2200      	movs	r2, #0
 8002004:	701a      	strb	r2, [r3, #0]
		}
	}

	if(htim==&htim4)// meg timer
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0c      	ldr	r2, [pc, #48]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x94>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d102      	bne.n	8002014 <HAL_TIM_PeriodElapsedCallback+0x6c>
	{
		flag_megu=1;
 800200e:	4b0c      	ldr	r3, [pc, #48]	@ (8002040 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]

	}

}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	200002e8 	.word	0x200002e8
 8002024:	200005d6 	.word	0x200005d6
 8002028:	200005db 	.word	0x200005db
 800202c:	20000330 	.word	0x20000330
 8002030:	200005d8 	.word	0x200005d8
 8002034:	200005da 	.word	0x200005da
 8002038:	200005d9 	.word	0x200005d9
 800203c:	20000378 	.word	0x20000378
 8002040:	200005d7 	.word	0x200005d7

08002044 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
//	}
//	HAL_UART_Receive_IT(&huart2, &rx_data_gps, 1);
//	}


	if(huart == &huart3){
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a06      	ldr	r2, [pc, #24]	@ (8002068 <HAL_UART_RxCpltCallback+0x24>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d104      	bne.n	800205e <HAL_UART_RxCpltCallback+0x1a>
//			rx_index_lora=0;
//
//			}
//		HAL_UART_Receive_IT(&huart3, &rx_data_lora, 1);

		 HAL_UART_Receive_DMA(&huart3, Lora_Rx_Buffer, 72);
 8002054:	2248      	movs	r2, #72	@ 0x48
 8002056:	4905      	ldr	r1, [pc, #20]	@ (800206c <HAL_UART_RxCpltCallback+0x28>)
 8002058:	4803      	ldr	r0, [pc, #12]	@ (8002068 <HAL_UART_RxCpltCallback+0x24>)
 800205a:	f004 f921 	bl	80062a0 <HAL_UART_Receive_DMA>
		}

}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000450 	.word	0x20000450
 800206c:	20000540 	.word	0x20000540

08002070 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1 )
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a09      	ldr	r2, [pc, #36]	@ (80020a4 <HAL_ADC_ConvCpltCallback+0x34>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d10c      	bne.n	800209c <HAL_ADC_ConvCpltCallback+0x2c>
	{
		adc= HAL_ADC_GetValue(&hadc1);
 8002082:	4809      	ldr	r0, [pc, #36]	@ (80020a8 <HAL_ADC_ConvCpltCallback+0x38>)
 8002084:	f001 fa54 	bl	8003530 <HAL_ADC_GetValue>
 8002088:	ee07 0a90 	vmov	s15, r0
 800208c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002090:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <HAL_ADC_ConvCpltCallback+0x3c>)
 8002092:	edc3 7a00 	vstr	s15, [r3]
		flag_adc=1;
 8002096:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <HAL_ADC_ConvCpltCallback+0x40>)
 8002098:	2201      	movs	r2, #1
 800209a:	701a      	strb	r2, [r3, #0]
	}
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40012000 	.word	0x40012000
 80020a8:	200001f4 	.word	0x200001f4
 80020ac:	200005e0 	.word	0x200005e0
 80020b0:	200005dc 	.word	0x200005dc

080020b4 <E220_write_register>:

int8_t E220_write_register(uint8_t reg,uint8_t parameter)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	460a      	mov	r2, r1
 80020be:	71fb      	strb	r3, [r7, #7]
 80020c0:	4613      	mov	r3, r2
 80020c2:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 80020c4:	2201      	movs	r2, #1
 80020c6:	2101      	movs	r1, #1
 80020c8:	481c      	ldr	r0, [pc, #112]	@ (800213c <E220_write_register+0x88>)
 80020ca:	f002 fb33 	bl	8004734 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	2102      	movs	r1, #2
 80020d2:	481a      	ldr	r0, [pc, #104]	@ (800213c <E220_write_register+0x88>)
 80020d4:	f002 fb2e 	bl	8004734 <HAL_GPIO_WritePin>

	HAL_Delay(3);
 80020d8:	2003      	movs	r0, #3
 80020da:	f000 ffd3 	bl	8003084 <HAL_Delay>

	uint8_t send_data[4]={CMD_SET_REG,reg,1,parameter};
 80020de:	23c0      	movs	r3, #192	@ 0xc0
 80020e0:	733b      	strb	r3, [r7, #12]
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	737b      	strb	r3, [r7, #13]
 80020e6:	2301      	movs	r3, #1
 80020e8:	73bb      	strb	r3, [r7, #14]
 80020ea:	79bb      	ldrb	r3, [r7, #6]
 80020ec:	73fb      	strb	r3, [r7, #15]
	uint8_t receive_data[4]={0};
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]

	HAL_UART_Transmit(&huart3,send_data ,4, 100);
 80020f2:	f107 010c 	add.w	r1, r7, #12
 80020f6:	2364      	movs	r3, #100	@ 0x64
 80020f8:	2204      	movs	r2, #4
 80020fa:	4811      	ldr	r0, [pc, #68]	@ (8002140 <E220_write_register+0x8c>)
 80020fc:	f003 ffae 	bl	800605c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, receive_data, 4, 100);
 8002100:	f107 0108 	add.w	r1, r7, #8
 8002104:	2364      	movs	r3, #100	@ 0x64
 8002106:	2204      	movs	r2, #4
 8002108:	480d      	ldr	r0, [pc, #52]	@ (8002140 <E220_write_register+0x8c>)
 800210a:	f004 f832 	bl	8006172 <HAL_UART_Receive>


	if(receive_data[0]==CMD_READ_REG && receive_data[1]==reg && receive_data[2]==1 && receive_data[3] == parameter)
 800210e:	7a3b      	ldrb	r3, [r7, #8]
 8002110:	2bc1      	cmp	r3, #193	@ 0xc1
 8002112:	d10d      	bne.n	8002130 <E220_write_register+0x7c>
 8002114:	7a7b      	ldrb	r3, [r7, #9]
 8002116:	79fa      	ldrb	r2, [r7, #7]
 8002118:	429a      	cmp	r2, r3
 800211a:	d109      	bne.n	8002130 <E220_write_register+0x7c>
 800211c:	7abb      	ldrb	r3, [r7, #10]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d106      	bne.n	8002130 <E220_write_register+0x7c>
 8002122:	7afb      	ldrb	r3, [r7, #11]
 8002124:	79ba      	ldrb	r2, [r7, #6]
 8002126:	429a      	cmp	r2, r3
 8002128:	d102      	bne.n	8002130 <E220_write_register+0x7c>
		return receive_data[3];
 800212a:	7afb      	ldrb	r3, [r7, #11]
 800212c:	b25b      	sxtb	r3, r3
 800212e:	e001      	b.n	8002134 <E220_write_register+0x80>
	else
		return -1;
 8002130:	f04f 33ff 	mov.w	r3, #4294967295

}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40020400 	.word	0x40020400
 8002140:	20000450 	.word	0x20000450

08002144 <E220_read_register>:
int8_t E220_read_register(uint8_t reg)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]


	uint8_t send_data[3]={CMD_READ_REG,reg,1};
 800214e:	23c1      	movs	r3, #193	@ 0xc1
 8002150:	733b      	strb	r3, [r7, #12]
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	737b      	strb	r3, [r7, #13]
 8002156:	2301      	movs	r3, #1
 8002158:	73bb      	strb	r3, [r7, #14]
	uint8_t receive_data[4]={0};
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart3,send_data ,3, 100);
 800215e:	f107 010c 	add.w	r1, r7, #12
 8002162:	2364      	movs	r3, #100	@ 0x64
 8002164:	2203      	movs	r2, #3
 8002166:	480e      	ldr	r0, [pc, #56]	@ (80021a0 <E220_read_register+0x5c>)
 8002168:	f003 ff78 	bl	800605c <HAL_UART_Transmit>



	HAL_UART_Receive(&huart3, receive_data, 4, 100);
 800216c:	f107 0108 	add.w	r1, r7, #8
 8002170:	2364      	movs	r3, #100	@ 0x64
 8002172:	2204      	movs	r2, #4
 8002174:	480a      	ldr	r0, [pc, #40]	@ (80021a0 <E220_read_register+0x5c>)
 8002176:	f003 fffc 	bl	8006172 <HAL_UART_Receive>

	if(receive_data[0]==CMD_READ_REG && receive_data[1]==reg && receive_data[2]==1)
 800217a:	7a3b      	ldrb	r3, [r7, #8]
 800217c:	2bc1      	cmp	r3, #193	@ 0xc1
 800217e:	d109      	bne.n	8002194 <E220_read_register+0x50>
 8002180:	7a7b      	ldrb	r3, [r7, #9]
 8002182:	79fa      	ldrb	r2, [r7, #7]
 8002184:	429a      	cmp	r2, r3
 8002186:	d105      	bne.n	8002194 <E220_read_register+0x50>
 8002188:	7abb      	ldrb	r3, [r7, #10]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d102      	bne.n	8002194 <E220_read_register+0x50>
		return receive_data[3];
 800218e:	7afb      	ldrb	r3, [r7, #11]
 8002190:	b25b      	sxtb	r3, r3
 8002192:	e001      	b.n	8002198 <E220_read_register+0x54>
	else
		return -1;
 8002194:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002198:	4618      	mov	r0, r3
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000450 	.word	0x20000450

080021a4 <NEXTION_SendString>:


void NEXTION_SendString (char *ID, char *string)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b090      	sub	sp, #64	@ 0x40
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf (buf, "%s.txt=\"%s\"", ID, string);
 80021ae:	f107 0008 	add.w	r0, r7, #8
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	490b      	ldr	r1, [pc, #44]	@ (80021e4 <NEXTION_SendString+0x40>)
 80021b8:	f006 ff6e 	bl	8009098 <siprintf>
 80021bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
	HAL_UART_Transmit(&huart4, (uint8_t *)buf, len, 1000);
 80021be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	f107 0108 	add.w	r1, r7, #8
 80021c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ca:	4807      	ldr	r0, [pc, #28]	@ (80021e8 <NEXTION_SendString+0x44>)
 80021cc:	f003 ff46 	bl	800605c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, Cmd_End, 3, 100);
 80021d0:	2364      	movs	r3, #100	@ 0x64
 80021d2:	2203      	movs	r2, #3
 80021d4:	4905      	ldr	r1, [pc, #20]	@ (80021ec <NEXTION_SendString+0x48>)
 80021d6:	4804      	ldr	r0, [pc, #16]	@ (80021e8 <NEXTION_SendString+0x44>)
 80021d8:	f003 ff40 	bl	800605c <HAL_UART_Transmit>
}
 80021dc:	bf00      	nop
 80021de:	3740      	adds	r7, #64	@ 0x40
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	0800bc48 	.word	0x0800bc48
 80021e8:	200003c0 	.word	0x200003c0
 80021ec:	20000000 	.word	0x20000000

080021f0 <Booster_union_converter>:
}



void Booster_union_converter(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
			float2unit8 f2u8_booster;
					 for(uint8_t i=0;i<4;i++)
 80021f6:	2300      	movs	r3, #0
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	e013      	b.n	8002224 <Booster_union_converter+0x34>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+2];
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	1c9a      	adds	r2, r3, #2
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	4985      	ldr	r1, [pc, #532]	@ (8002418 <Booster_union_converter+0x228>)
 8002204:	5c8a      	ldrb	r2, [r1, r2]
 8002206:	3310      	adds	r3, #16
 8002208:	443b      	add	r3, r7
 800220a:	f803 2c10 	strb.w	r2, [r3, #-16]
						 HYI_BUFFER[34+i]=Lora_Rx_Buffer[i+5]; // 34 35 36 37
 800220e:	7bfb      	ldrb	r3, [r7, #15]
 8002210:	1d5a      	adds	r2, r3, #5
 8002212:	7bfb      	ldrb	r3, [r7, #15]
 8002214:	3322      	adds	r3, #34	@ 0x22
 8002216:	4980      	ldr	r1, [pc, #512]	@ (8002418 <Booster_union_converter+0x228>)
 8002218:	5c89      	ldrb	r1, [r1, r2]
 800221a:	4a80      	ldr	r2, [pc, #512]	@ (800241c <Booster_union_converter+0x22c>)
 800221c:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	3301      	adds	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	2b03      	cmp	r3, #3
 8002228:	d9e8      	bls.n	80021fc <Booster_union_converter+0xc>
					 }
					 Booster.gpsaltitude=f2u8_booster.fVal;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	4a7c      	ldr	r2, [pc, #496]	@ (8002420 <Booster_union_converter+0x230>)
 800222e:	6053      	str	r3, [r2, #4]


					 for(uint8_t i=0;i<4;i++)
 8002230:	2300      	movs	r3, #0
 8002232:	73bb      	strb	r3, [r7, #14]
 8002234:	e014      	b.n	8002260 <Booster_union_converter+0x70>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+6];
 8002236:	7bbb      	ldrb	r3, [r7, #14]
 8002238:	1d9a      	adds	r2, r3, #6
 800223a:	7bbb      	ldrb	r3, [r7, #14]
 800223c:	4976      	ldr	r1, [pc, #472]	@ (8002418 <Booster_union_converter+0x228>)
 800223e:	5c8a      	ldrb	r2, [r1, r2]
 8002240:	3310      	adds	r3, #16
 8002242:	443b      	add	r3, r7
 8002244:	f803 2c10 	strb.w	r2, [r3, #-16]
						 HYI_BUFFER[38+i]=Lora_Rx_Buffer[i+9]; // 38 39 40 41
 8002248:	7bbb      	ldrb	r3, [r7, #14]
 800224a:	f103 0209 	add.w	r2, r3, #9
 800224e:	7bbb      	ldrb	r3, [r7, #14]
 8002250:	3326      	adds	r3, #38	@ 0x26
 8002252:	4971      	ldr	r1, [pc, #452]	@ (8002418 <Booster_union_converter+0x228>)
 8002254:	5c89      	ldrb	r1, [r1, r2]
 8002256:	4a71      	ldr	r2, [pc, #452]	@ (800241c <Booster_union_converter+0x22c>)
 8002258:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 800225a:	7bbb      	ldrb	r3, [r7, #14]
 800225c:	3301      	adds	r3, #1
 800225e:	73bb      	strb	r3, [r7, #14]
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d9e7      	bls.n	8002236 <Booster_union_converter+0x46>
					 }
					 Booster.gpslatitude=f2u8_booster.fVal;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	4a6d      	ldr	r2, [pc, #436]	@ (8002420 <Booster_union_converter+0x230>)
 800226a:	6093      	str	r3, [r2, #8]

					 for(uint8_t i=0;i<4;i++)
 800226c:	2300      	movs	r3, #0
 800226e:	737b      	strb	r3, [r7, #13]
 8002270:	e015      	b.n	800229e <Booster_union_converter+0xae>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+10];
 8002272:	7b7b      	ldrb	r3, [r7, #13]
 8002274:	f103 020a 	add.w	r2, r3, #10
 8002278:	7b7b      	ldrb	r3, [r7, #13]
 800227a:	4967      	ldr	r1, [pc, #412]	@ (8002418 <Booster_union_converter+0x228>)
 800227c:	5c8a      	ldrb	r2, [r1, r2]
 800227e:	3310      	adds	r3, #16
 8002280:	443b      	add	r3, r7
 8002282:	f803 2c10 	strb.w	r2, [r3, #-16]
						 HYI_BUFFER[42+i]=Lora_Rx_Buffer[i+13]; // 42 43 44 45
 8002286:	7b7b      	ldrb	r3, [r7, #13]
 8002288:	f103 020d 	add.w	r2, r3, #13
 800228c:	7b7b      	ldrb	r3, [r7, #13]
 800228e:	332a      	adds	r3, #42	@ 0x2a
 8002290:	4961      	ldr	r1, [pc, #388]	@ (8002418 <Booster_union_converter+0x228>)
 8002292:	5c89      	ldrb	r1, [r1, r2]
 8002294:	4a61      	ldr	r2, [pc, #388]	@ (800241c <Booster_union_converter+0x22c>)
 8002296:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 8002298:	7b7b      	ldrb	r3, [r7, #13]
 800229a:	3301      	adds	r3, #1
 800229c:	737b      	strb	r3, [r7, #13]
 800229e:	7b7b      	ldrb	r3, [r7, #13]
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d9e6      	bls.n	8002272 <Booster_union_converter+0x82>
					 }
					 Booster.gpslongitude=f2u8_booster.fVal;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	4a5e      	ldr	r2, [pc, #376]	@ (8002420 <Booster_union_converter+0x230>)
 80022a8:	60d3      	str	r3, [r2, #12]

					 for(uint8_t i=0;i<4;i++)
 80022aa:	2300      	movs	r3, #0
 80022ac:	733b      	strb	r3, [r7, #12]
 80022ae:	e00c      	b.n	80022ca <Booster_union_converter+0xda>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+14];
 80022b0:	7b3b      	ldrb	r3, [r7, #12]
 80022b2:	f103 020e 	add.w	r2, r3, #14
 80022b6:	7b3b      	ldrb	r3, [r7, #12]
 80022b8:	4957      	ldr	r1, [pc, #348]	@ (8002418 <Booster_union_converter+0x228>)
 80022ba:	5c8a      	ldrb	r2, [r1, r2]
 80022bc:	3310      	adds	r3, #16
 80022be:	443b      	add	r3, r7
 80022c0:	f803 2c10 	strb.w	r2, [r3, #-16]
					 for(uint8_t i=0;i<4;i++)
 80022c4:	7b3b      	ldrb	r3, [r7, #12]
 80022c6:	3301      	adds	r3, #1
 80022c8:	733b      	strb	r3, [r7, #12]
 80022ca:	7b3b      	ldrb	r3, [r7, #12]
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d9ef      	bls.n	80022b0 <Booster_union_converter+0xc0>
					 }
					 Booster.altitude=f2u8_booster.fVal;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	4a53      	ldr	r2, [pc, #332]	@ (8002420 <Booster_union_converter+0x230>)
 80022d4:	6153      	str	r3, [r2, #20]



					 for(uint8_t i=0;i<4;i++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	72fb      	strb	r3, [r7, #11]
 80022da:	e00c      	b.n	80022f6 <Booster_union_converter+0x106>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+18];
 80022dc:	7afb      	ldrb	r3, [r7, #11]
 80022de:	f103 0212 	add.w	r2, r3, #18
 80022e2:	7afb      	ldrb	r3, [r7, #11]
 80022e4:	494c      	ldr	r1, [pc, #304]	@ (8002418 <Booster_union_converter+0x228>)
 80022e6:	5c8a      	ldrb	r2, [r1, r2]
 80022e8:	3310      	adds	r3, #16
 80022ea:	443b      	add	r3, r7
 80022ec:	f803 2c10 	strb.w	r2, [r3, #-16]
					 for(uint8_t i=0;i<4;i++)
 80022f0:	7afb      	ldrb	r3, [r7, #11]
 80022f2:	3301      	adds	r3, #1
 80022f4:	72fb      	strb	r3, [r7, #11]
 80022f6:	7afb      	ldrb	r3, [r7, #11]
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d9ef      	bls.n	80022dc <Booster_union_converter+0xec>
					 }
					 Booster.speed=f2u8_booster.fVal;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4a48      	ldr	r2, [pc, #288]	@ (8002420 <Booster_union_converter+0x230>)
 8002300:	6113      	str	r3, [r2, #16]


					 for(uint8_t i=0;i<4;i++)
 8002302:	2300      	movs	r3, #0
 8002304:	72bb      	strb	r3, [r7, #10]
 8002306:	e00c      	b.n	8002322 <Booster_union_converter+0x132>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+22];
 8002308:	7abb      	ldrb	r3, [r7, #10]
 800230a:	f103 0216 	add.w	r2, r3, #22
 800230e:	7abb      	ldrb	r3, [r7, #10]
 8002310:	4941      	ldr	r1, [pc, #260]	@ (8002418 <Booster_union_converter+0x228>)
 8002312:	5c8a      	ldrb	r2, [r1, r2]
 8002314:	3310      	adds	r3, #16
 8002316:	443b      	add	r3, r7
 8002318:	f803 2c10 	strb.w	r2, [r3, #-16]
					 for(uint8_t i=0;i<4;i++)
 800231c:	7abb      	ldrb	r3, [r7, #10]
 800231e:	3301      	adds	r3, #1
 8002320:	72bb      	strb	r3, [r7, #10]
 8002322:	7abb      	ldrb	r3, [r7, #10]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d9ef      	bls.n	8002308 <Booster_union_converter+0x118>
					 }
					 Booster.temperature=f2u8_booster.fVal;
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	4a3d      	ldr	r2, [pc, #244]	@ (8002420 <Booster_union_converter+0x230>)
 800232c:	6193      	str	r3, [r2, #24]


					 for(uint8_t i=0;i<4;i++)
 800232e:	2300      	movs	r3, #0
 8002330:	727b      	strb	r3, [r7, #9]
 8002332:	e00c      	b.n	800234e <Booster_union_converter+0x15e>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+26];
 8002334:	7a7b      	ldrb	r3, [r7, #9]
 8002336:	f103 021a 	add.w	r2, r3, #26
 800233a:	7a7b      	ldrb	r3, [r7, #9]
 800233c:	4936      	ldr	r1, [pc, #216]	@ (8002418 <Booster_union_converter+0x228>)
 800233e:	5c8a      	ldrb	r2, [r1, r2]
 8002340:	3310      	adds	r3, #16
 8002342:	443b      	add	r3, r7
 8002344:	f803 2c10 	strb.w	r2, [r3, #-16]
					 for(uint8_t i=0;i<4;i++)
 8002348:	7a7b      	ldrb	r3, [r7, #9]
 800234a:	3301      	adds	r3, #1
 800234c:	727b      	strb	r3, [r7, #9]
 800234e:	7a7b      	ldrb	r3, [r7, #9]
 8002350:	2b03      	cmp	r3, #3
 8002352:	d9ef      	bls.n	8002334 <Booster_union_converter+0x144>
					 }
					 Booster.accx=f2u8_booster.fVal;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	4a32      	ldr	r2, [pc, #200]	@ (8002420 <Booster_union_converter+0x230>)
 8002358:	61d3      	str	r3, [r2, #28]


					 for(uint8_t i=0;i<4;i++)
 800235a:	2300      	movs	r3, #0
 800235c:	723b      	strb	r3, [r7, #8]
 800235e:	e00c      	b.n	800237a <Booster_union_converter+0x18a>
					 {
						 f2u8_booster.array[i]=Lora_Rx_Buffer[i+30];
 8002360:	7a3b      	ldrb	r3, [r7, #8]
 8002362:	f103 021e 	add.w	r2, r3, #30
 8002366:	7a3b      	ldrb	r3, [r7, #8]
 8002368:	492b      	ldr	r1, [pc, #172]	@ (8002418 <Booster_union_converter+0x228>)
 800236a:	5c8a      	ldrb	r2, [r1, r2]
 800236c:	3310      	adds	r3, #16
 800236e:	443b      	add	r3, r7
 8002370:	f803 2c10 	strb.w	r2, [r3, #-16]
					 for(uint8_t i=0;i<4;i++)
 8002374:	7a3b      	ldrb	r3, [r7, #8]
 8002376:	3301      	adds	r3, #1
 8002378:	723b      	strb	r3, [r7, #8]
 800237a:	7a3b      	ldrb	r3, [r7, #8]
 800237c:	2b03      	cmp	r3, #3
 800237e:	d9ef      	bls.n	8002360 <Booster_union_converter+0x170>
					 }
					 Booster.accy=f2u8_booster.fVal;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4a27      	ldr	r2, [pc, #156]	@ (8002420 <Booster_union_converter+0x230>)
 8002384:	6213      	str	r3, [r2, #32]


				      for(uint8_t i=0;i<4;i++)
 8002386:	2300      	movs	r3, #0
 8002388:	71fb      	strb	r3, [r7, #7]
 800238a:	e00c      	b.n	80023a6 <Booster_union_converter+0x1b6>
					 {
				    	  f2u8_booster.array[i]=Lora_Rx_Buffer[i+34];
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4920      	ldr	r1, [pc, #128]	@ (8002418 <Booster_union_converter+0x228>)
 8002396:	5c8a      	ldrb	r2, [r1, r2]
 8002398:	3310      	adds	r3, #16
 800239a:	443b      	add	r3, r7
 800239c:	f803 2c10 	strb.w	r2, [r3, #-16]
				      for(uint8_t i=0;i<4;i++)
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	3301      	adds	r3, #1
 80023a4:	71fb      	strb	r3, [r7, #7]
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d9ef      	bls.n	800238c <Booster_union_converter+0x19c>
					 }
				      Booster.accz=f2u8_booster.fVal;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002420 <Booster_union_converter+0x230>)
 80023b0:	6253      	str	r3, [r2, #36]	@ 0x24

					  for(uint8_t i=0;i<4;i++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	71bb      	strb	r3, [r7, #6]
 80023b6:	e00c      	b.n	80023d2 <Booster_union_converter+0x1e2>
					 {
						  f2u8_booster.array[i]=Lora_Rx_Buffer[i+38];
 80023b8:	79bb      	ldrb	r3, [r7, #6]
 80023ba:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80023be:	79bb      	ldrb	r3, [r7, #6]
 80023c0:	4915      	ldr	r1, [pc, #84]	@ (8002418 <Booster_union_converter+0x228>)
 80023c2:	5c8a      	ldrb	r2, [r1, r2]
 80023c4:	3310      	adds	r3, #16
 80023c6:	443b      	add	r3, r7
 80023c8:	f803 2c10 	strb.w	r2, [r3, #-16]
					  for(uint8_t i=0;i<4;i++)
 80023cc:	79bb      	ldrb	r3, [r7, #6]
 80023ce:	3301      	adds	r3, #1
 80023d0:	71bb      	strb	r3, [r7, #6]
 80023d2:	79bb      	ldrb	r3, [r7, #6]
 80023d4:	2b03      	cmp	r3, #3
 80023d6:	d9ef      	bls.n	80023b8 <Booster_union_converter+0x1c8>
					 }
					  Booster.normal=f2u8_booster.fVal;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	4a11      	ldr	r2, [pc, #68]	@ (8002420 <Booster_union_converter+0x230>)
 80023dc:	6293      	str	r3, [r2, #40]	@ 0x28

					  for(uint8_t i=0;i<4;i++)
 80023de:	2300      	movs	r3, #0
 80023e0:	717b      	strb	r3, [r7, #5]
 80023e2:	e00c      	b.n	80023fe <Booster_union_converter+0x20e>
					 {
						  f2u8_booster.array[i]=Lora_Rx_Buffer[i+42];
 80023e4:	797b      	ldrb	r3, [r7, #5]
 80023e6:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 80023ea:	797b      	ldrb	r3, [r7, #5]
 80023ec:	490a      	ldr	r1, [pc, #40]	@ (8002418 <Booster_union_converter+0x228>)
 80023ee:	5c8a      	ldrb	r2, [r1, r2]
 80023f0:	3310      	adds	r3, #16
 80023f2:	443b      	add	r3, r7
 80023f4:	f803 2c10 	strb.w	r2, [r3, #-16]
					  for(uint8_t i=0;i<4;i++)
 80023f8:	797b      	ldrb	r3, [r7, #5]
 80023fa:	3301      	adds	r3, #1
 80023fc:	717b      	strb	r3, [r7, #5]
 80023fe:	797b      	ldrb	r3, [r7, #5]
 8002400:	2b03      	cmp	r3, #3
 8002402:	d9ef      	bls.n	80023e4 <Booster_union_converter+0x1f4>
					 }
					  Booster.pitch=f2u8_booster.fVal;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4a06      	ldr	r2, [pc, #24]	@ (8002420 <Booster_union_converter+0x230>)
 8002408:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800240a:	bf00      	nop
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	20000540 	.word	0x20000540
 800241c:	20000588 	.word	0x20000588
 8002420:	200006d0 	.word	0x200006d0

08002424 <Sustainer_union_converter>:




void Sustainer_union_converter(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b08f      	sub	sp, #60	@ 0x3c
 8002428:	af00      	add	r7, sp, #0
	 float2unit8 f2u8_gpsalt;
					 for(uint8_t i=0;i<4;i++)
 800242a:	2300      	movs	r3, #0
 800242c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002430:	e019      	b.n	8002466 <Sustainer_union_converter+0x42>
					 {
						 f2u8_gpsalt.array[i]=Lora_Rx_Buffer[i+2];
 8002432:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002436:	1c9a      	adds	r2, r3, #2
 8002438:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800243c:	49ac      	ldr	r1, [pc, #688]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 800243e:	5c8a      	ldrb	r2, [r1, r2]
 8002440:	3338      	adds	r3, #56	@ 0x38
 8002442:	443b      	add	r3, r7
 8002444:	f803 2c10 	strb.w	r2, [r3, #-16]
						 HYI_BUFFER[10+i] =Lora_Rx_Buffer[i+5]; // 10 11 12 13
 8002448:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800244c:	1d5a      	adds	r2, r3, #5
 800244e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002452:	330a      	adds	r3, #10
 8002454:	49a6      	ldr	r1, [pc, #664]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 8002456:	5c89      	ldrb	r1, [r1, r2]
 8002458:	4aa6      	ldr	r2, [pc, #664]	@ (80026f4 <Sustainer_union_converter+0x2d0>)
 800245a:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 800245c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002460:	3301      	adds	r3, #1
 8002462:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002466:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800246a:	2b03      	cmp	r3, #3
 800246c:	d9e1      	bls.n	8002432 <Sustainer_union_converter+0xe>
					 }
					 Sustainer.gpsaltitude=f2u8_gpsalt.fVal;
 800246e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002470:	4aa1      	ldr	r2, [pc, #644]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 8002472:	6053      	str	r3, [r2, #4]
				 float2unit8 f2u8_latitude;

					 for(uint8_t i=0;i<4;i++)
 8002474:	2300      	movs	r3, #0
 8002476:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800247a:	e01a      	b.n	80024b2 <Sustainer_union_converter+0x8e>
					 {
						f2u8_latitude.array[i]=Lora_Rx_Buffer[i+6];
 800247c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002480:	1d9a      	adds	r2, r3, #6
 8002482:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002486:	499a      	ldr	r1, [pc, #616]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 8002488:	5c8a      	ldrb	r2, [r1, r2]
 800248a:	3338      	adds	r3, #56	@ 0x38
 800248c:	443b      	add	r3, r7
 800248e:	f803 2c14 	strb.w	r2, [r3, #-20]
						HYI_BUFFER[14+i] =Lora_Rx_Buffer[i+9]; // 14 15 16 17
 8002492:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002496:	f103 0209 	add.w	r2, r3, #9
 800249a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800249e:	330e      	adds	r3, #14
 80024a0:	4993      	ldr	r1, [pc, #588]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80024a2:	5c89      	ldrb	r1, [r1, r2]
 80024a4:	4a93      	ldr	r2, [pc, #588]	@ (80026f4 <Sustainer_union_converter+0x2d0>)
 80024a6:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 80024a8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80024ac:	3301      	adds	r3, #1
 80024ae:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80024b2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d9e0      	bls.n	800247c <Sustainer_union_converter+0x58>
					 }
					 Sustainer.gpslatitude=f2u8_latitude.fVal;
 80024ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024bc:	4a8e      	ldr	r2, [pc, #568]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 80024be:	6093      	str	r3, [r2, #8]

				 float2unit8 f2u8_longitude;
					 for(uint8_t i=0;i<4;i++)
 80024c0:	2300      	movs	r3, #0
 80024c2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80024c6:	e01b      	b.n	8002500 <Sustainer_union_converter+0xdc>
					 {
						f2u8_longitude.array[i]=Lora_Rx_Buffer[i+10];
 80024c8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024cc:	f103 020a 	add.w	r2, r3, #10
 80024d0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024d4:	4986      	ldr	r1, [pc, #536]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80024d6:	5c8a      	ldrb	r2, [r1, r2]
 80024d8:	3338      	adds	r3, #56	@ 0x38
 80024da:	443b      	add	r3, r7
 80024dc:	f803 2c18 	strb.w	r2, [r3, #-24]
						HYI_BUFFER[18+i] =Lora_Rx_Buffer[i+13]; // 18 19 20 21
 80024e0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024e4:	f103 020d 	add.w	r2, r3, #13
 80024e8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024ec:	3312      	adds	r3, #18
 80024ee:	4980      	ldr	r1, [pc, #512]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80024f0:	5c89      	ldrb	r1, [r1, r2]
 80024f2:	4a80      	ldr	r2, [pc, #512]	@ (80026f4 <Sustainer_union_converter+0x2d0>)
 80024f4:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 80024f6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024fa:	3301      	adds	r3, #1
 80024fc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8002500:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002504:	2b03      	cmp	r3, #3
 8002506:	d9df      	bls.n	80024c8 <Sustainer_union_converter+0xa4>
					 }
					 Sustainer.gpslongitude=f2u8_longitude.fVal;
 8002508:	6a3b      	ldr	r3, [r7, #32]
 800250a:	4a7b      	ldr	r2, [pc, #492]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 800250c:	60d3      	str	r3, [r2, #12]

				 float2unit8 f2u8_altitude;
					 for(uint8_t i=0;i<4;i++)
 800250e:	2300      	movs	r3, #0
 8002510:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8002514:	e01b      	b.n	800254e <Sustainer_union_converter+0x12a>
					 {
						f2u8_altitude.array[i]=Lora_Rx_Buffer[i+14];
 8002516:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800251a:	f103 020e 	add.w	r2, r3, #14
 800251e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002522:	4973      	ldr	r1, [pc, #460]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 8002524:	5c8a      	ldrb	r2, [r1, r2]
 8002526:	3338      	adds	r3, #56	@ 0x38
 8002528:	443b      	add	r3, r7
 800252a:	f803 2c1c 	strb.w	r2, [r3, #-28]
						HYI_BUFFER[6+i] =Lora_Rx_Buffer[i+17]; // 6 7 8 9
 800252e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002532:	f103 0211 	add.w	r2, r3, #17
 8002536:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800253a:	3306      	adds	r3, #6
 800253c:	496c      	ldr	r1, [pc, #432]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 800253e:	5c89      	ldrb	r1, [r1, r2]
 8002540:	4a6c      	ldr	r2, [pc, #432]	@ (80026f4 <Sustainer_union_converter+0x2d0>)
 8002542:	54d1      	strb	r1, [r2, r3]
					 for(uint8_t i=0;i<4;i++)
 8002544:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002548:	3301      	adds	r3, #1
 800254a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800254e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002552:	2b03      	cmp	r3, #3
 8002554:	d9df      	bls.n	8002516 <Sustainer_union_converter+0xf2>
					 }
					 Sustainer.altitude=f2u8_altitude.fVal;
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	4a67      	ldr	r2, [pc, #412]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 800255a:	6153      	str	r3, [r2, #20]

				 float2unit8 f2u8_speed;

					 for(uint8_t i=0;i<4;i++)
 800255c:	2300      	movs	r3, #0
 800255e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002562:	e010      	b.n	8002586 <Sustainer_union_converter+0x162>
					 {
						 f2u8_speed.array[i]=Lora_Rx_Buffer[i+18];
 8002564:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002568:	f103 0212 	add.w	r2, r3, #18
 800256c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002570:	495f      	ldr	r1, [pc, #380]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 8002572:	5c8a      	ldrb	r2, [r1, r2]
 8002574:	3338      	adds	r3, #56	@ 0x38
 8002576:	443b      	add	r3, r7
 8002578:	f803 2c20 	strb.w	r2, [r3, #-32]
					 for(uint8_t i=0;i<4;i++)
 800257c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002580:	3301      	adds	r3, #1
 8002582:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002586:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800258a:	2b03      	cmp	r3, #3
 800258c:	d9ea      	bls.n	8002564 <Sustainer_union_converter+0x140>
					 }
					 Sustainer.speed=f2u8_speed.fVal;
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4a59      	ldr	r2, [pc, #356]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 8002592:	6113      	str	r3, [r2, #16]

				 float2unit8 f2u8_temp;
					 for(uint8_t i=0;i<4;i++)
 8002594:	2300      	movs	r3, #0
 8002596:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800259a:	e010      	b.n	80025be <Sustainer_union_converter+0x19a>
					 {
						 f2u8_temp.array[i]=Lora_Rx_Buffer[i+22];
 800259c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80025a0:	f103 0216 	add.w	r2, r3, #22
 80025a4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80025a8:	4951      	ldr	r1, [pc, #324]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80025aa:	5c8a      	ldrb	r2, [r1, r2]
 80025ac:	3338      	adds	r3, #56	@ 0x38
 80025ae:	443b      	add	r3, r7
 80025b0:	f803 2c24 	strb.w	r2, [r3, #-36]
					 for(uint8_t i=0;i<4;i++)
 80025b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80025b8:	3301      	adds	r3, #1
 80025ba:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80025be:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d9ea      	bls.n	800259c <Sustainer_union_converter+0x178>
					 }
					 Sustainer.temperature=f2u8_temp.fVal;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	4a4b      	ldr	r2, [pc, #300]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 80025ca:	6193      	str	r3, [r2, #24]

				 float2unit8 f2u8_accx;
					 for(uint8_t i=0;i<4;i++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80025d2:	e010      	b.n	80025f6 <Sustainer_union_converter+0x1d2>
					 {
						 f2u8_accx.array[i]=Lora_Rx_Buffer[i+26];
 80025d4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80025d8:	f103 021a 	add.w	r2, r3, #26
 80025dc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80025e0:	4943      	ldr	r1, [pc, #268]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80025e2:	5c8a      	ldrb	r2, [r1, r2]
 80025e4:	3338      	adds	r3, #56	@ 0x38
 80025e6:	443b      	add	r3, r7
 80025e8:	f803 2c28 	strb.w	r2, [r3, #-40]
					 for(uint8_t i=0;i<4;i++)
 80025ec:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80025f0:	3301      	adds	r3, #1
 80025f2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80025f6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d9ea      	bls.n	80025d4 <Sustainer_union_converter+0x1b0>
						// HYI_BUFFER[58+i]=Lora_Rx_Buffer[i+29]; //
					 }
					 Sustainer.accx=f2u8_accx.fVal;
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4a3d      	ldr	r2, [pc, #244]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 8002602:	61d3      	str	r3, [r2, #28]

				float2unit8 f2u8_accy;
					 for(uint8_t i=0;i<4;i++)
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800260a:	e010      	b.n	800262e <Sustainer_union_converter+0x20a>
					 {
						 f2u8_accy.array[i]=Lora_Rx_Buffer[i+30];
 800260c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002610:	f103 021e 	add.w	r2, r3, #30
 8002614:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002618:	4935      	ldr	r1, [pc, #212]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 800261a:	5c8a      	ldrb	r2, [r1, r2]
 800261c:	3338      	adds	r3, #56	@ 0x38
 800261e:	443b      	add	r3, r7
 8002620:	f803 2c2c 	strb.w	r2, [r3, #-44]
					 for(uint8_t i=0;i<4;i++)
 8002624:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002628:	3301      	adds	r3, #1
 800262a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800262e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002632:	2b03      	cmp	r3, #3
 8002634:	d9ea      	bls.n	800260c <Sustainer_union_converter+0x1e8>
						 //HYI_BUFFER[62+i]=Lora_Rx_Buffer[i+33];
					 }
					 Sustainer.accy=f2u8_accy.fVal;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4a2f      	ldr	r2, [pc, #188]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 800263a:	6213      	str	r3, [r2, #32]

				float2unit8 f2u8_accz;
				      for(uint8_t i=0;i<4;i++)
 800263c:	2300      	movs	r3, #0
 800263e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002642:	e010      	b.n	8002666 <Sustainer_union_converter+0x242>
					 {
				    	  f2u8_accz.array[i]=Lora_Rx_Buffer[i+34];
 8002644:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002648:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 800264c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002650:	4927      	ldr	r1, [pc, #156]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 8002652:	5c8a      	ldrb	r2, [r1, r2]
 8002654:	3338      	adds	r3, #56	@ 0x38
 8002656:	443b      	add	r3, r7
 8002658:	f803 2c30 	strb.w	r2, [r3, #-48]
				      for(uint8_t i=0;i<4;i++)
 800265c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002660:	3301      	adds	r3, #1
 8002662:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002666:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800266a:	2b03      	cmp	r3, #3
 800266c:	d9ea      	bls.n	8002644 <Sustainer_union_converter+0x220>
				    	//  HYI_BUFFER[66+i]=Lora_Rx_Buffer[i+37];
					 }
				      Sustainer.accz=f2u8_accz.fVal;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	4a21      	ldr	r2, [pc, #132]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 8002672:	6253      	str	r3, [r2, #36]	@ 0x24

				float2unit8 f2u8_roll;
					  for(uint8_t i=0;i<4;i++)
 8002674:	2300      	movs	r3, #0
 8002676:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800267a:	e010      	b.n	800269e <Sustainer_union_converter+0x27a>
					 {
						  f2u8_roll.array[i]=Lora_Rx_Buffer[i+38];
 800267c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002680:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8002684:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002688:	4919      	ldr	r1, [pc, #100]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 800268a:	5c8a      	ldrb	r2, [r1, r2]
 800268c:	3338      	adds	r3, #56	@ 0x38
 800268e:	443b      	add	r3, r7
 8002690:	f803 2c34 	strb.w	r2, [r3, #-52]
					  for(uint8_t i=0;i<4;i++)
 8002694:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002698:	3301      	adds	r3, #1
 800269a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800269e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	d9ea      	bls.n	800267c <Sustainer_union_converter+0x258>
					 }
					  Sustainer.normal=f2u8_roll.fVal;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a13      	ldr	r2, [pc, #76]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 80026aa:	6293      	str	r3, [r2, #40]	@ 0x28

				float2unit8 f2u8_pitch;
					  for(uint8_t i=0;i<4;i++)
 80026ac:	2300      	movs	r3, #0
 80026ae:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80026b2:	e010      	b.n	80026d6 <Sustainer_union_converter+0x2b2>
					 {
						  f2u8_pitch.array[i]=Lora_Rx_Buffer[i+42];
 80026b4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026b8:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 80026bc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026c0:	490b      	ldr	r1, [pc, #44]	@ (80026f0 <Sustainer_union_converter+0x2cc>)
 80026c2:	5c8a      	ldrb	r2, [r1, r2]
 80026c4:	3338      	adds	r3, #56	@ 0x38
 80026c6:	443b      	add	r3, r7
 80026c8:	f803 2c38 	strb.w	r2, [r3, #-56]
					  for(uint8_t i=0;i<4;i++)
 80026cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026d0:	3301      	adds	r3, #1
 80026d2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80026d6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026da:	2b03      	cmp	r3, #3
 80026dc:	d9ea      	bls.n	80026b4 <Sustainer_union_converter+0x290>
					 }
					  Sustainer.pitch=f2u8_pitch.fVal;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	4a05      	ldr	r2, [pc, #20]	@ (80026f8 <Sustainer_union_converter+0x2d4>)
 80026e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

}
 80026e4:	bf00      	nop
 80026e6:	373c      	adds	r7, #60	@ 0x3c
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	20000540 	.word	0x20000540
 80026f4:	20000588 	.word	0x20000588
 80026f8:	20000708 	.word	0x20000708

080026fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002700:	b672      	cpsid	i
}
 8002702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002704:	bf00      	nop
 8002706:	e7fd      	b.n	8002704 <Error_Handler+0x8>

08002708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_MspInit+0x4c>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	4a0f      	ldr	r2, [pc, #60]	@ (8002754 <HAL_MspInit+0x4c>)
 8002718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800271c:	6453      	str	r3, [r2, #68]	@ 0x44
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <HAL_MspInit+0x4c>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <HAL_MspInit+0x4c>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	4a08      	ldr	r2, [pc, #32]	@ (8002754 <HAL_MspInit+0x4c>)
 8002734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002738:	6413      	str	r3, [r2, #64]	@ 0x40
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_MspInit+0x4c>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800

08002758 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08a      	sub	sp, #40	@ 0x28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	609a      	str	r2, [r3, #8]
 800276c:	60da      	str	r2, [r3, #12]
 800276e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a1b      	ldr	r2, [pc, #108]	@ (80027e4 <HAL_ADC_MspInit+0x8c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d12f      	bne.n	80027da <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	4b1a      	ldr	r3, [pc, #104]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 8002780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002782:	4a19      	ldr	r2, [pc, #100]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002788:	6453      	str	r3, [r2, #68]	@ 0x44
 800278a:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	613b      	str	r3, [r7, #16]
 8002794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	4b13      	ldr	r3, [pc, #76]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	4a12      	ldr	r2, [pc, #72]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 80027a0:	f043 0304 	orr.w	r3, r3, #4
 80027a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027a6:	4b10      	ldr	r3, [pc, #64]	@ (80027e8 <HAL_ADC_MspInit+0x90>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027b2:	2304      	movs	r3, #4
 80027b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027b6:	2303      	movs	r3, #3
 80027b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027be:	f107 0314 	add.w	r3, r7, #20
 80027c2:	4619      	mov	r1, r3
 80027c4:	4809      	ldr	r0, [pc, #36]	@ (80027ec <HAL_ADC_MspInit+0x94>)
 80027c6:	f001 fe21 	bl	800440c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	2012      	movs	r0, #18
 80027d0:	f001 f9e3 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80027d4:	2012      	movs	r0, #18
 80027d6:	f001 f9fc 	bl	8003bd2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80027da:	bf00      	nop
 80027dc:	3728      	adds	r7, #40	@ 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40012000 	.word	0x40012000
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020800 	.word	0x40020800

080027f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	@ 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a19      	ldr	r2, [pc, #100]	@ (8002874 <HAL_I2C_MspInit+0x84>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d12b      	bne.n	800286a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	4b18      	ldr	r3, [pc, #96]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a17      	ldr	r2, [pc, #92]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 800281c:	f043 0302 	orr.w	r3, r3, #2
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b15      	ldr	r3, [pc, #84]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800282e:	23c0      	movs	r3, #192	@ 0xc0
 8002830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002832:	2312      	movs	r3, #18
 8002834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283a:	2303      	movs	r3, #3
 800283c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800283e:	2304      	movs	r3, #4
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	480c      	ldr	r0, [pc, #48]	@ (800287c <HAL_I2C_MspInit+0x8c>)
 800284a:	f001 fddf 	bl	800440c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b09      	ldr	r3, [pc, #36]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	4a08      	ldr	r2, [pc, #32]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 8002858:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <HAL_I2C_MspInit+0x88>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800286a:	bf00      	nop
 800286c:	3728      	adds	r7, #40	@ 0x28
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40005400 	.word	0x40005400
 8002878:	40023800 	.word	0x40023800
 800287c:	40020400 	.word	0x40020400

08002880 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	@ 0x28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a19      	ldr	r2, [pc, #100]	@ (8002904 <HAL_SPI_MspInit+0x84>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d12b      	bne.n	80028fa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	4a17      	ldr	r2, [pc, #92]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a10      	ldr	r2, [pc, #64]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80028da:	23e0      	movs	r3, #224	@ 0xe0
 80028dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e6:	2303      	movs	r3, #3
 80028e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ea:	2305      	movs	r3, #5
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	4619      	mov	r1, r3
 80028f4:	4805      	ldr	r0, [pc, #20]	@ (800290c <HAL_SPI_MspInit+0x8c>)
 80028f6:	f001 fd89 	bl	800440c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80028fa:	bf00      	nop
 80028fc:	3728      	adds	r7, #40	@ 0x28
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40013000 	.word	0x40013000
 8002908:	40023800 	.word	0x40023800
 800290c:	40020000 	.word	0x40020000

08002910 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002920:	d116      	bne.n	8002950 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	4b28      	ldr	r3, [pc, #160]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	4a27      	ldr	r2, [pc, #156]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	6413      	str	r3, [r2, #64]	@ 0x40
 8002932:	4b25      	ldr	r3, [pc, #148]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800293e:	2200      	movs	r2, #0
 8002940:	2100      	movs	r1, #0
 8002942:	201c      	movs	r0, #28
 8002944:	f001 f929 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002948:	201c      	movs	r0, #28
 800294a:	f001 f942 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800294e:	e036      	b.n	80029be <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a1d      	ldr	r2, [pc, #116]	@ (80029cc <HAL_TIM_Base_MspInit+0xbc>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d116      	bne.n	8002988 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	4a19      	ldr	r2, [pc, #100]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	6413      	str	r3, [r2, #64]	@ 0x40
 800296a:	4b17      	ldr	r3, [pc, #92]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	201d      	movs	r0, #29
 800297c:	f001 f90d 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002980:	201d      	movs	r0, #29
 8002982:	f001 f926 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
}
 8002986:	e01a      	b.n	80029be <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a10      	ldr	r2, [pc, #64]	@ (80029d0 <HAL_TIM_Base_MspInit+0xc0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d115      	bne.n	80029be <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	4a0b      	ldr	r2, [pc, #44]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 800299c:	f043 0304 	orr.w	r3, r3, #4
 80029a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a2:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <HAL_TIM_Base_MspInit+0xb8>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	f003 0304 	and.w	r3, r3, #4
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	201e      	movs	r0, #30
 80029b4:	f001 f8f1 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029b8:	201e      	movs	r0, #30
 80029ba:	f001 f90a 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
}
 80029be:	bf00      	nop
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40000400 	.word	0x40000400
 80029d0:	40000800 	.word	0x40000800

080029d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b090      	sub	sp, #64	@ 0x40
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a9b      	ldr	r2, [pc, #620]	@ (8002c60 <HAL_UART_MspInit+0x28c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d134      	bne.n	8002a60 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029fa:	4b9a      	ldr	r3, [pc, #616]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	4a99      	ldr	r2, [pc, #612]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a06:	4b97      	ldr	r3, [pc, #604]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a16:	4b93      	ldr	r3, [pc, #588]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	4a92      	ldr	r2, [pc, #584]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a22:	4b90      	ldr	r3, [pc, #576]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a32:	2302      	movs	r3, #2
 8002a34:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002a3e:	2308      	movs	r3, #8
 8002a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a46:	4619      	mov	r1, r3
 8002a48:	4887      	ldr	r0, [pc, #540]	@ (8002c68 <HAL_UART_MspInit+0x294>)
 8002a4a:	f001 fcdf 	bl	800440c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 1, 0);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2101      	movs	r1, #1
 8002a52:	2034      	movs	r0, #52	@ 0x34
 8002a54:	f001 f8a1 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002a58:	2034      	movs	r0, #52	@ 0x34
 8002a5a:	f001 f8ba 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a5e:	e0fa      	b.n	8002c56 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART2)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a81      	ldr	r2, [pc, #516]	@ (8002c6c <HAL_UART_MspInit+0x298>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d134      	bne.n	8002ad4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	623b      	str	r3, [r7, #32]
 8002a6e:	4b7d      	ldr	r3, [pc, #500]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4a7c      	ldr	r2, [pc, #496]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	623b      	str	r3, [r7, #32]
 8002a84:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	61fb      	str	r3, [r7, #28]
 8002a8a:	4b76      	ldr	r3, [pc, #472]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	4a75      	ldr	r2, [pc, #468]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a96:	4b73      	ldr	r3, [pc, #460]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	61fb      	str	r3, [r7, #28]
 8002aa0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab2:	2307      	movs	r3, #7
 8002ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aba:	4619      	mov	r1, r3
 8002abc:	486a      	ldr	r0, [pc, #424]	@ (8002c68 <HAL_UART_MspInit+0x294>)
 8002abe:	f001 fca5 	bl	800440c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	2026      	movs	r0, #38	@ 0x26
 8002ac8:	f001 f867 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002acc:	2026      	movs	r0, #38	@ 0x26
 8002ace:	f001 f880 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
}
 8002ad2:	e0c0      	b.n	8002c56 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART3)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a65      	ldr	r2, [pc, #404]	@ (8002c70 <HAL_UART_MspInit+0x29c>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	f040 8082 	bne.w	8002be4 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61bb      	str	r3, [r7, #24]
 8002ae4:	4b5f      	ldr	r3, [pc, #380]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	4a5e      	ldr	r2, [pc, #376]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002aea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002aee:	6413      	str	r3, [r2, #64]	@ 0x40
 8002af0:	4b5c      	ldr	r3, [pc, #368]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	4b58      	ldr	r3, [pc, #352]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	4a57      	ldr	r2, [pc, #348]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b06:	f043 0304 	orr.w	r3, r3, #4
 8002b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0c:	4b55      	ldr	r3, [pc, #340]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	617b      	str	r3, [r7, #20]
 8002b16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	4b51      	ldr	r3, [pc, #324]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	4a50      	ldr	r2, [pc, #320]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b22:	f043 0302 	orr.w	r3, r3, #2
 8002b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b28:	4b4e      	ldr	r3, [pc, #312]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b34:	2320      	movs	r3, #32
 8002b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b40:	2303      	movs	r3, #3
 8002b42:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b44:	2307      	movs	r3, #7
 8002b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4849      	ldr	r0, [pc, #292]	@ (8002c74 <HAL_UART_MspInit+0x2a0>)
 8002b50:	f001 fc5c 	bl	800440c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b66:	2307      	movs	r3, #7
 8002b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4841      	ldr	r0, [pc, #260]	@ (8002c78 <HAL_UART_MspInit+0x2a4>)
 8002b72:	f001 fc4b 	bl	800440c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002b76:	4b41      	ldr	r3, [pc, #260]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b78:	4a41      	ldr	r2, [pc, #260]	@ (8002c80 <HAL_UART_MspInit+0x2ac>)
 8002b7a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002b7c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b7e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b82:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b84:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b90:	4b3a      	ldr	r3, [pc, #232]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b96:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b98:	4b38      	ldr	r3, [pc, #224]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b9e:	4b37      	ldr	r3, [pc, #220]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002ba4:	4b35      	ldr	r3, [pc, #212]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002baa:	4b34      	ldr	r3, [pc, #208]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bb0:	4b32      	ldr	r3, [pc, #200]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002bb6:	4831      	ldr	r0, [pc, #196]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002bb8:	f001 f826 	bl	8003c08 <HAL_DMA_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_UART_MspInit+0x1f2>
      Error_Handler();
 8002bc2:	f7ff fd9b 	bl	80026fc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a2c      	ldr	r2, [pc, #176]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002bca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002bcc:	4a2b      	ldr	r2, [pc, #172]	@ (8002c7c <HAL_UART_MspInit+0x2a8>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	2027      	movs	r0, #39	@ 0x27
 8002bd8:	f000 ffdf 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bdc:	2027      	movs	r0, #39	@ 0x27
 8002bde:	f000 fff8 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
}
 8002be2:	e038      	b.n	8002c56 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART6)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a26      	ldr	r2, [pc, #152]	@ (8002c84 <HAL_UART_MspInit+0x2b0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d133      	bne.n	8002c56 <HAL_UART_MspInit+0x282>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002bf8:	f043 0320 	orr.w	r3, r3, #32
 8002bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bfe:	4b19      	ldr	r3, [pc, #100]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c02:	f003 0320 	and.w	r3, r3, #32
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
 8002c0e:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	4a14      	ldr	r2, [pc, #80]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002c14:	f043 0304 	orr.w	r3, r3, #4
 8002c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c1a:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <HAL_UART_MspInit+0x290>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS_Tx_Pin|RS_Rx_Pin;
 8002c26:	23c0      	movs	r3, #192	@ 0xc0
 8002c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c32:	2303      	movs	r3, #3
 8002c34:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002c36:	2308      	movs	r3, #8
 8002c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c3e:	4619      	mov	r1, r3
 8002c40:	480c      	ldr	r0, [pc, #48]	@ (8002c74 <HAL_UART_MspInit+0x2a0>)
 8002c42:	f001 fbe3 	bl	800440c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002c46:	2200      	movs	r2, #0
 8002c48:	2100      	movs	r1, #0
 8002c4a:	2047      	movs	r0, #71	@ 0x47
 8002c4c:	f000 ffa5 	bl	8003b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002c50:	2047      	movs	r0, #71	@ 0x47
 8002c52:	f000 ffbe 	bl	8003bd2 <HAL_NVIC_EnableIRQ>
}
 8002c56:	bf00      	nop
 8002c58:	3740      	adds	r7, #64	@ 0x40
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40004c00 	.word	0x40004c00
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40004400 	.word	0x40004400
 8002c70:	40004800 	.word	0x40004800
 8002c74:	40020800 	.word	0x40020800
 8002c78:	40020400 	.word	0x40020400
 8002c7c:	200004e0 	.word	0x200004e0
 8002c80:	40026028 	.word	0x40026028
 8002c84:	40011400 	.word	0x40011400

08002c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c8c:	bf00      	nop
 8002c8e:	e7fd      	b.n	8002c8c <NMI_Handler+0x4>

08002c90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c94:	bf00      	nop
 8002c96:	e7fd      	b.n	8002c94 <HardFault_Handler+0x4>

08002c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <MemManage_Handler+0x4>

08002ca0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ca4:	bf00      	nop
 8002ca6:	e7fd      	b.n	8002ca4 <BusFault_Handler+0x4>

08002ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cac:	bf00      	nop
 8002cae:	e7fd      	b.n	8002cac <UsageFault_Handler+0x4>

08002cb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cd0:	bf00      	nop
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cde:	f000 f9b1 	bl	8003044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002cec:	4802      	ldr	r0, [pc, #8]	@ (8002cf8 <DMA1_Stream1_IRQHandler+0x10>)
 8002cee:	f001 f923 	bl	8003f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	200004e0 	.word	0x200004e0

08002cfc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d00:	4802      	ldr	r0, [pc, #8]	@ (8002d0c <ADC_IRQHandler+0x10>)
 8002d02:	f000 fb05 	bl	8003310 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	200001f4 	.word	0x200001f4

08002d10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d14:	4802      	ldr	r0, [pc, #8]	@ (8002d20 <TIM2_IRQHandler+0x10>)
 8002d16:	f002 fd9b 	bl	8005850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200002e8 	.word	0x200002e8

08002d24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d28:	4802      	ldr	r0, [pc, #8]	@ (8002d34 <TIM3_IRQHandler+0x10>)
 8002d2a:	f002 fd91 	bl	8005850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000330 	.word	0x20000330

08002d38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d3c:	4802      	ldr	r0, [pc, #8]	@ (8002d48 <TIM4_IRQHandler+0x10>)
 8002d3e:	f002 fd87 	bl	8005850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000378 	.word	0x20000378

08002d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d50:	4802      	ldr	r0, [pc, #8]	@ (8002d5c <USART2_IRQHandler+0x10>)
 8002d52:	f003 facb 	bl	80062ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d56:	bf00      	nop
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000408 	.word	0x20000408

08002d60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d64:	4802      	ldr	r0, [pc, #8]	@ (8002d70 <USART3_IRQHandler+0x10>)
 8002d66:	f003 fac1 	bl	80062ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000450 	.word	0x20000450

08002d74 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002d78:	4802      	ldr	r0, [pc, #8]	@ (8002d84 <UART4_IRQHandler+0x10>)
 8002d7a:	f003 fab7 	bl	80062ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200003c0 	.word	0x200003c0

08002d88 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002d8c:	4802      	ldr	r0, [pc, #8]	@ (8002d98 <USART6_IRQHandler+0x10>)
 8002d8e:	f003 faad 	bl	80062ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000498 	.word	0x20000498

08002d9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return 1;
 8002da0:	2301      	movs	r3, #1
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <_kill>:

int _kill(int pid, int sig)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002db6:	f006 fa47 	bl	8009248 <__errno>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2216      	movs	r2, #22
 8002dbe:	601a      	str	r2, [r3, #0]
  return -1;
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <_exit>:

void _exit (int status)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff ffe7 	bl	8002dac <_kill>
  while (1) {}    /* Make sure we hang here */
 8002dde:	bf00      	nop
 8002de0:	e7fd      	b.n	8002dde <_exit+0x12>

08002de2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	e00a      	b.n	8002e0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002df4:	f3af 8000 	nop.w
 8002df8:	4601      	mov	r1, r0
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	60ba      	str	r2, [r7, #8]
 8002e00:	b2ca      	uxtb	r2, r1
 8002e02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	3301      	adds	r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	dbf0      	blt.n	8002df4 <_read+0x12>
  }

  return len;
 8002e12:	687b      	ldr	r3, [r7, #4]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	e009      	b.n	8002e42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	60ba      	str	r2, [r7, #8]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	dbf1      	blt.n	8002e2e <_write+0x12>
  }
  return len;
 8002e4a:	687b      	ldr	r3, [r7, #4]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_close>:

int _close(int file)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <_isatty>:

int _isatty(int file)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e94:	2301      	movs	r3, #1
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b085      	sub	sp, #20
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ec4:	4a14      	ldr	r2, [pc, #80]	@ (8002f18 <_sbrk+0x5c>)
 8002ec6:	4b15      	ldr	r3, [pc, #84]	@ (8002f1c <_sbrk+0x60>)
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ed0:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <_sbrk+0x64>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ed8:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <_sbrk+0x64>)
 8002eda:	4a12      	ldr	r2, [pc, #72]	@ (8002f24 <_sbrk+0x68>)
 8002edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ede:	4b10      	ldr	r3, [pc, #64]	@ (8002f20 <_sbrk+0x64>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d207      	bcs.n	8002efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eec:	f006 f9ac 	bl	8009248 <__errno>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8002efa:	e009      	b.n	8002f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <_sbrk+0x64>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f02:	4b07      	ldr	r3, [pc, #28]	@ (8002f20 <_sbrk+0x64>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4413      	add	r3, r2
 8002f0a:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <_sbrk+0x64>)
 8002f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	20020000 	.word	0x20020000
 8002f1c:	00000400 	.word	0x00000400
 8002f20:	200007f4 	.word	0x200007f4
 8002f24:	20000948 	.word	0x20000948

08002f28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f2c:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <SystemInit+0x20>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	4a05      	ldr	r2, [pc, #20]	@ (8002f48 <SystemInit+0x20>)
 8002f34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f84 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002f50:	f7ff ffea 	bl	8002f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f54:	480c      	ldr	r0, [pc, #48]	@ (8002f88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f56:	490d      	ldr	r1, [pc, #52]	@ (8002f8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f58:	4a0d      	ldr	r2, [pc, #52]	@ (8002f90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f5c:	e002      	b.n	8002f64 <LoopCopyDataInit>

08002f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f62:	3304      	adds	r3, #4

08002f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f68:	d3f9      	bcc.n	8002f5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002f98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f70:	e001      	b.n	8002f76 <LoopFillZerobss>

08002f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f74:	3204      	adds	r2, #4

08002f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f78:	d3fb      	bcc.n	8002f72 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f7a:	f006 f96b 	bl	8009254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f7e:	f7fe f85f 	bl	8001040 <main>
  bx  lr    
 8002f82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f8c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002f90:	0800c0d8 	.word	0x0800c0d8
  ldr r2, =_sbss
 8002f94:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002f98:	20000948 	.word	0x20000948

08002f9c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f9c:	e7fe      	b.n	8002f9c <CAN1_RX0_IRQHandler>
	...

08002fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <HAL_Init+0x40>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe0 <HAL_Init+0x40>)
 8002faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_Init+0x40>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe0 <HAL_Init+0x40>)
 8002fb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fbc:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_Init+0x40>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a07      	ldr	r2, [pc, #28]	@ (8002fe0 <HAL_Init+0x40>)
 8002fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc8:	2003      	movs	r0, #3
 8002fca:	f000 fddb 	bl	8003b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fce:	200f      	movs	r0, #15
 8002fd0:	f000 f808 	bl	8002fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fd4:	f7ff fb98 	bl	8002708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023c00 	.word	0x40023c00

08002fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fec:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <HAL_InitTick+0x54>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_InitTick+0x58>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003002:	4618      	mov	r0, r3
 8003004:	f000 fdf3 	bl	8003bee <HAL_SYSTICK_Config>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e00e      	b.n	8003030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b0f      	cmp	r3, #15
 8003016:	d80a      	bhi.n	800302e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003018:	2200      	movs	r2, #0
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	f04f 30ff 	mov.w	r0, #4294967295
 8003020:	f000 fdbb 	bl	8003b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003024:	4a06      	ldr	r2, [pc, #24]	@ (8003040 <HAL_InitTick+0x5c>)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	e000      	b.n	8003030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
}
 8003030:	4618      	mov	r0, r3
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000004 	.word	0x20000004
 800303c:	2000000c 	.word	0x2000000c
 8003040:	20000008 	.word	0x20000008

08003044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003048:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_IncTick+0x20>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <HAL_IncTick+0x24>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4413      	add	r3, r2
 8003054:	4a04      	ldr	r2, [pc, #16]	@ (8003068 <HAL_IncTick+0x24>)
 8003056:	6013      	str	r3, [r2, #0]
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	2000000c 	.word	0x2000000c
 8003068:	200007f8 	.word	0x200007f8

0800306c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return uwTick;
 8003070:	4b03      	ldr	r3, [pc, #12]	@ (8003080 <HAL_GetTick+0x14>)
 8003072:	681b      	ldr	r3, [r3, #0]
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	200007f8 	.word	0x200007f8

08003084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800308c:	f7ff ffee 	bl	800306c <HAL_GetTick>
 8003090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309c:	d005      	beq.n	80030aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <HAL_Delay+0x44>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4413      	add	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030aa:	bf00      	nop
 80030ac:	f7ff ffde 	bl	800306c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d8f7      	bhi.n	80030ac <HAL_Delay+0x28>
  {
  }
}
 80030bc:	bf00      	nop
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	2000000c 	.word	0x2000000c

080030cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030d4:	2300      	movs	r3, #0
 80030d6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e033      	b.n	800314a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d109      	bne.n	80030fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff fb34 	bl	8002758 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	f003 0310 	and.w	r3, r3, #16
 8003106:	2b00      	cmp	r3, #0
 8003108:	d118      	bne.n	800313c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003112:	f023 0302 	bic.w	r3, r3, #2
 8003116:	f043 0202 	orr.w	r2, r3, #2
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fb5a 	bl	80037d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	f023 0303 	bic.w	r3, r3, #3
 8003132:	f043 0201 	orr.w	r2, r3, #1
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	641a      	str	r2, [r3, #64]	@ 0x40
 800313a:	e001      	b.n	8003140 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003148:	7bfb      	ldrb	r3, [r7, #15]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_ADC_Start_IT+0x1a>
 800316a:	2302      	movs	r3, #2
 800316c:	e0bd      	b.n	80032ea <HAL_ADC_Start_IT+0x196>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b01      	cmp	r3, #1
 8003182:	d018      	beq.n	80031b6 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003194:	4b58      	ldr	r3, [pc, #352]	@ (80032f8 <HAL_ADC_Start_IT+0x1a4>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a58      	ldr	r2, [pc, #352]	@ (80032fc <HAL_ADC_Start_IT+0x1a8>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	0c9a      	lsrs	r2, r3, #18
 80031a0:	4613      	mov	r3, r2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	4413      	add	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80031a8:	e002      	b.n	80031b0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	3b01      	subs	r3, #1
 80031ae:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f9      	bne.n	80031aa <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	f040 8085 	bne.w	80032d0 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80031ce:	f023 0301 	bic.w	r3, r3, #1
 80031d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d007      	beq.n	80031f8 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003204:	d106      	bne.n	8003214 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320a:	f023 0206 	bic.w	r2, r3, #6
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	645a      	str	r2, [r3, #68]	@ 0x44
 8003212:	e002      	b.n	800321a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003222:	4b37      	ldr	r3, [pc, #220]	@ (8003300 <HAL_ADC_Start_IT+0x1ac>)
 8003224:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800322e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6812      	ldr	r2, [r2, #0]
 800323a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800323e:	f043 0320 	orr.w	r3, r3, #32
 8003242:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2b00      	cmp	r3, #0
 800324e:	d12a      	bne.n	80032a6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a2b      	ldr	r2, [pc, #172]	@ (8003304 <HAL_ADC_Start_IT+0x1b0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d015      	beq.n	8003286 <HAL_ADC_Start_IT+0x132>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a2a      	ldr	r2, [pc, #168]	@ (8003308 <HAL_ADC_Start_IT+0x1b4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d105      	bne.n	8003270 <HAL_ADC_Start_IT+0x11c>
 8003264:	4b26      	ldr	r3, [pc, #152]	@ (8003300 <HAL_ADC_Start_IT+0x1ac>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a25      	ldr	r2, [pc, #148]	@ (800330c <HAL_ADC_Start_IT+0x1b8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d136      	bne.n	80032e8 <HAL_ADC_Start_IT+0x194>
 800327a:	4b21      	ldr	r3, [pc, #132]	@ (8003300 <HAL_ADC_Start_IT+0x1ac>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 0310 	and.w	r3, r3, #16
 8003282:	2b00      	cmp	r3, #0
 8003284:	d130      	bne.n	80032e8 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d129      	bne.n	80032e8 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	e020      	b.n	80032e8 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a16      	ldr	r2, [pc, #88]	@ (8003304 <HAL_ADC_Start_IT+0x1b0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d11b      	bne.n	80032e8 <HAL_ADC_Start_IT+0x194>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d114      	bne.n	80032e8 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80032cc:	609a      	str	r2, [r3, #8]
 80032ce:	e00b      	b.n	80032e8 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	f043 0210 	orr.w	r2, r3, #16
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e0:	f043 0201 	orr.w	r2, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	20000004 	.word	0x20000004
 80032fc:	431bde83 	.word	0x431bde83
 8003300:	40012300 	.word	0x40012300
 8003304:	40012000 	.word	0x40012000
 8003308:	40012100 	.word	0x40012100
 800330c:	40012200 	.word	0x40012200

08003310 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	2300      	movs	r3, #0
 800331e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d049      	beq.n	80033da <HAL_ADC_IRQHandler+0xca>
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d046      	beq.n	80033da <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	f003 0310 	and.w	r3, r3, #16
 8003354:	2b00      	cmp	r3, #0
 8003356:	d105      	bne.n	8003364 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d12b      	bne.n	80033ca <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003376:	2b00      	cmp	r3, #0
 8003378:	d127      	bne.n	80033ca <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003384:	2b00      	cmp	r3, #0
 8003386:	d006      	beq.n	8003396 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003392:	2b00      	cmp	r3, #0
 8003394:	d119      	bne.n	80033ca <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0220 	bic.w	r2, r2, #32
 80033a4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d105      	bne.n	80033ca <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	f043 0201 	orr.w	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7fe fe50 	bl	8002070 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0212 	mvn.w	r2, #18
 80033d8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d057      	beq.n	80034a0 <HAL_ADC_IRQHandler+0x190>
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d054      	beq.n	80034a0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fa:	f003 0310 	and.w	r3, r3, #16
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d105      	bne.n	800340e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d139      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003422:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003426:	2b00      	cmp	r3, #0
 8003428:	d006      	beq.n	8003438 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003434:	2b00      	cmp	r3, #0
 8003436:	d12b      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003442:	2b00      	cmp	r3, #0
 8003444:	d124      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003450:	2b00      	cmp	r3, #0
 8003452:	d11d      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003458:	2b00      	cmp	r3, #0
 800345a:	d119      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800346a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f043 0201 	orr.w	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 fa9d 	bl	80039d0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f06f 020c 	mvn.w	r2, #12
 800349e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ae:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d017      	beq.n	80034e6 <HAL_ADC_IRQHandler+0x1d6>
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d014      	beq.n	80034e6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d10d      	bne.n	80034e6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ce:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f837 	bl	800354a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f06f 0201 	mvn.w	r2, #1
 80034e4:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f003 0320 	and.w	r3, r3, #32
 80034ec:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034f4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d015      	beq.n	8003528 <HAL_ADC_IRQHandler+0x218>
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d012      	beq.n	8003528 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003506:	f043 0202 	orr.w	r2, r3, #2
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f06f 0220 	mvn.w	r2, #32
 8003516:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f820 	bl	800355e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f06f 0220 	mvn.w	r2, #32
 8003526:	601a      	str	r2, [r3, #0]
  }
}
 8003528:	bf00      	nop
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x1c>
 800358c:	2302      	movs	r3, #2
 800358e:	e113      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x244>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b09      	cmp	r3, #9
 800359e:	d925      	bls.n	80035ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68d9      	ldr	r1, [r3, #12]
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	461a      	mov	r2, r3
 80035ae:	4613      	mov	r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	4413      	add	r3, r2
 80035b4:	3b1e      	subs	r3, #30
 80035b6:	2207      	movs	r2, #7
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	43da      	mvns	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	400a      	ands	r2, r1
 80035c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68d9      	ldr	r1, [r3, #12]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	4618      	mov	r0, r3
 80035d8:	4603      	mov	r3, r0
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4403      	add	r3, r0
 80035de:	3b1e      	subs	r3, #30
 80035e0:	409a      	lsls	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	60da      	str	r2, [r3, #12]
 80035ea:	e022      	b.n	8003632 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6919      	ldr	r1, [r3, #16]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	461a      	mov	r2, r3
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	2207      	movs	r2, #7
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43da      	mvns	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	400a      	ands	r2, r1
 800360e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6919      	ldr	r1, [r3, #16]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	b29b      	uxth	r3, r3
 8003620:	4618      	mov	r0, r3
 8003622:	4603      	mov	r3, r0
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4403      	add	r3, r0
 8003628:	409a      	lsls	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	2b06      	cmp	r3, #6
 8003638:	d824      	bhi.n	8003684 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	3b05      	subs	r3, #5
 800364c:	221f      	movs	r2, #31
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43da      	mvns	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	400a      	ands	r2, r1
 800365a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	b29b      	uxth	r3, r3
 8003668:	4618      	mov	r0, r3
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	3b05      	subs	r3, #5
 8003676:	fa00 f203 	lsl.w	r2, r0, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	635a      	str	r2, [r3, #52]	@ 0x34
 8003682:	e04c      	b.n	800371e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b0c      	cmp	r3, #12
 800368a:	d824      	bhi.n	80036d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685a      	ldr	r2, [r3, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4413      	add	r3, r2
 800369c:	3b23      	subs	r3, #35	@ 0x23
 800369e:	221f      	movs	r2, #31
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43da      	mvns	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	400a      	ands	r2, r1
 80036ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	4618      	mov	r0, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	3b23      	subs	r3, #35	@ 0x23
 80036c8:	fa00 f203 	lsl.w	r2, r0, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80036d4:	e023      	b.n	800371e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4413      	add	r3, r2
 80036e6:	3b41      	subs	r3, #65	@ 0x41
 80036e8:	221f      	movs	r2, #31
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43da      	mvns	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	400a      	ands	r2, r1
 80036f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	b29b      	uxth	r3, r3
 8003704:	4618      	mov	r0, r3
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	3b41      	subs	r3, #65	@ 0x41
 8003712:	fa00 f203 	lsl.w	r2, r0, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800371e:	4b29      	ldr	r3, [pc, #164]	@ (80037c4 <HAL_ADC_ConfigChannel+0x250>)
 8003720:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a28      	ldr	r2, [pc, #160]	@ (80037c8 <HAL_ADC_ConfigChannel+0x254>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d10f      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d8>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b12      	cmp	r3, #18
 8003732:	d10b      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a1d      	ldr	r2, [pc, #116]	@ (80037c8 <HAL_ADC_ConfigChannel+0x254>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d12b      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x23a>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a1c      	ldr	r2, [pc, #112]	@ (80037cc <HAL_ADC_ConfigChannel+0x258>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d003      	beq.n	8003768 <HAL_ADC_ConfigChannel+0x1f4>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b11      	cmp	r3, #17
 8003766:	d122      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a11      	ldr	r2, [pc, #68]	@ (80037cc <HAL_ADC_ConfigChannel+0x258>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d111      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800378a:	4b11      	ldr	r3, [pc, #68]	@ (80037d0 <HAL_ADC_ConfigChannel+0x25c>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a11      	ldr	r2, [pc, #68]	@ (80037d4 <HAL_ADC_ConfigChannel+0x260>)
 8003790:	fba2 2303 	umull	r2, r3, r2, r3
 8003794:	0c9a      	lsrs	r2, r3, #18
 8003796:	4613      	mov	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4413      	add	r3, r2
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80037a0:	e002      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3b01      	subs	r3, #1
 80037a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f9      	bne.n	80037a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	40012300 	.word	0x40012300
 80037c8:	40012000 	.word	0x40012000
 80037cc:	10000012 	.word	0x10000012
 80037d0:	20000004 	.word	0x20000004
 80037d4:	431bde83 	.word	0x431bde83

080037d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037e0:	4b79      	ldr	r3, [pc, #484]	@ (80039c8 <ADC_Init+0x1f0>)
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	431a      	orrs	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800380c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6859      	ldr	r1, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	021a      	lsls	r2, r3, #8
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003830:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6859      	ldr	r1, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003852:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6899      	ldr	r1, [r3, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68da      	ldr	r2, [r3, #12]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386a:	4a58      	ldr	r2, [pc, #352]	@ (80039cc <ADC_Init+0x1f4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d022      	beq.n	80038b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800387e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6899      	ldr	r1, [r3, #8]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6899      	ldr	r1, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	e00f      	b.n	80038d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0202 	bic.w	r2, r2, #2
 80038e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6899      	ldr	r1, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	7e1b      	ldrb	r3, [r3, #24]
 80038f0:	005a      	lsls	r2, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d01b      	beq.n	800393c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003912:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003922:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392e:	3b01      	subs	r3, #1
 8003930:	035a      	lsls	r2, r3, #13
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	e007      	b.n	800394c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800394a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800395a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	3b01      	subs	r3, #1
 8003968:	051a      	lsls	r2, r3, #20
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	430a      	orrs	r2, r1
 8003970:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003980:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6899      	ldr	r1, [r3, #8]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800398e:	025a      	lsls	r2, r3, #9
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6899      	ldr	r1, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	029a      	lsls	r2, r3, #10
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	609a      	str	r2, [r3, #8]
}
 80039bc:	bf00      	nop
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	40012300 	.word	0x40012300
 80039cc:	0f000001 	.word	0x0f000001

080039d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a28 <__NVIC_SetPriorityGrouping+0x44>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a00:	4013      	ands	r3, r2
 8003a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a16:	4a04      	ldr	r2, [pc, #16]	@ (8003a28 <__NVIC_SetPriorityGrouping+0x44>)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	60d3      	str	r3, [r2, #12]
}
 8003a1c:	bf00      	nop
 8003a1e:	3714      	adds	r7, #20
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr
 8003a28:	e000ed00 	.word	0xe000ed00

08003a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a30:	4b04      	ldr	r3, [pc, #16]	@ (8003a44 <__NVIC_GetPriorityGrouping+0x18>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	0a1b      	lsrs	r3, r3, #8
 8003a36:	f003 0307 	and.w	r3, r3, #7
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	db0b      	blt.n	8003a72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 021f 	and.w	r2, r3, #31
 8003a60:	4907      	ldr	r1, [pc, #28]	@ (8003a80 <__NVIC_EnableIRQ+0x38>)
 8003a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a66:	095b      	lsrs	r3, r3, #5
 8003a68:	2001      	movs	r0, #1
 8003a6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	e000e100 	.word	0xe000e100

08003a84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	6039      	str	r1, [r7, #0]
 8003a8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	db0a      	blt.n	8003aae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	490c      	ldr	r1, [pc, #48]	@ (8003ad0 <__NVIC_SetPriority+0x4c>)
 8003a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa2:	0112      	lsls	r2, r2, #4
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aac:	e00a      	b.n	8003ac4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	4908      	ldr	r1, [pc, #32]	@ (8003ad4 <__NVIC_SetPriority+0x50>)
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	f003 030f 	and.w	r3, r3, #15
 8003aba:	3b04      	subs	r3, #4
 8003abc:	0112      	lsls	r2, r2, #4
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	761a      	strb	r2, [r3, #24]
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	e000e100 	.word	0xe000e100
 8003ad4:	e000ed00 	.word	0xe000ed00

08003ad8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b089      	sub	sp, #36	@ 0x24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 0307 	and.w	r3, r3, #7
 8003aea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f1c3 0307 	rsb	r3, r3, #7
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	bf28      	it	cs
 8003af6:	2304      	movcs	r3, #4
 8003af8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	3304      	adds	r3, #4
 8003afe:	2b06      	cmp	r3, #6
 8003b00:	d902      	bls.n	8003b08 <NVIC_EncodePriority+0x30>
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	3b03      	subs	r3, #3
 8003b06:	e000      	b.n	8003b0a <NVIC_EncodePriority+0x32>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43da      	mvns	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	401a      	ands	r2, r3
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b20:	f04f 31ff 	mov.w	r1, #4294967295
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	fa01 f303 	lsl.w	r3, r1, r3
 8003b2a:	43d9      	mvns	r1, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b30:	4313      	orrs	r3, r2
         );
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3724      	adds	r7, #36	@ 0x24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
	...

08003b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b50:	d301      	bcc.n	8003b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b52:	2301      	movs	r3, #1
 8003b54:	e00f      	b.n	8003b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b56:	4a0a      	ldr	r2, [pc, #40]	@ (8003b80 <SysTick_Config+0x40>)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b5e:	210f      	movs	r1, #15
 8003b60:	f04f 30ff 	mov.w	r0, #4294967295
 8003b64:	f7ff ff8e 	bl	8003a84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b68:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <SysTick_Config+0x40>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b6e:	4b04      	ldr	r3, [pc, #16]	@ (8003b80 <SysTick_Config+0x40>)
 8003b70:	2207      	movs	r2, #7
 8003b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	e000e010 	.word	0xe000e010

08003b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7ff ff29 	bl	80039e4 <__NVIC_SetPriorityGrouping>
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	60b9      	str	r1, [r7, #8]
 8003ba4:	607a      	str	r2, [r7, #4]
 8003ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bac:	f7ff ff3e 	bl	8003a2c <__NVIC_GetPriorityGrouping>
 8003bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	6978      	ldr	r0, [r7, #20]
 8003bb8:	f7ff ff8e 	bl	8003ad8 <NVIC_EncodePriority>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff ff5d 	bl	8003a84 <__NVIC_SetPriority>
}
 8003bca:	bf00      	nop
 8003bcc:	3718      	adds	r7, #24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b082      	sub	sp, #8
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	4603      	mov	r3, r0
 8003bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff ff31 	bl	8003a48 <__NVIC_EnableIRQ>
}
 8003be6:	bf00      	nop
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7ff ffa2 	bl	8003b40 <SysTick_Config>
 8003bfc:	4603      	mov	r3, r0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c14:	f7ff fa2a 	bl	800306c <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e099      	b.n	8003d58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c44:	e00f      	b.n	8003c66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c46:	f7ff fa11 	bl	800306c <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b05      	cmp	r3, #5
 8003c52:	d908      	bls.n	8003c66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2220      	movs	r2, #32
 8003c58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2203      	movs	r2, #3
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e078      	b.n	8003d58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1e8      	bne.n	8003c46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	4b38      	ldr	r3, [pc, #224]	@ (8003d60 <HAL_DMA_Init+0x158>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003caa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d107      	bne.n	8003cd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f023 0307 	bic.w	r3, r3, #7
 8003ce6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	d117      	bne.n	8003d2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00e      	beq.n	8003d2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 fb01 	bl	8004314 <DMA_CheckFifoParam>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d008      	beq.n	8003d2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2240      	movs	r2, #64	@ 0x40
 8003d1c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d26:	2301      	movs	r3, #1
 8003d28:	e016      	b.n	8003d58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 fab8 	bl	80042a8 <DMA_CalcBaseAndBitshift>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d40:	223f      	movs	r2, #63	@ 0x3f
 8003d42:	409a      	lsls	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	f010803f 	.word	0xf010803f

08003d64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
 8003d70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_DMA_Start_IT+0x26>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e040      	b.n	8003e0c <HAL_DMA_Start_IT+0xa8>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d12f      	bne.n	8003dfe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2202      	movs	r2, #2
 8003da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	68b9      	ldr	r1, [r7, #8]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fa4a 	bl	800424c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbc:	223f      	movs	r2, #63	@ 0x3f
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0216 	orr.w	r2, r2, #22
 8003dd2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d007      	beq.n	8003dec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0208 	orr.w	r2, r2, #8
 8003dea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	e005      	b.n	8003e0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e06:	2302      	movs	r3, #2
 8003e08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3718      	adds	r7, #24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e22:	f7ff f923 	bl	800306c <HAL_GetTick>
 8003e26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d008      	beq.n	8003e46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2280      	movs	r2, #128	@ 0x80
 8003e38:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e052      	b.n	8003eec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0216 	bic.w	r2, r2, #22
 8003e54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695a      	ldr	r2, [r3, #20]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d103      	bne.n	8003e76 <HAL_DMA_Abort+0x62>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0208 	bic.w	r2, r2, #8
 8003e84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0201 	bic.w	r2, r2, #1
 8003e94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e96:	e013      	b.n	8003ec0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e98:	f7ff f8e8 	bl	800306c <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	d90c      	bls.n	8003ec0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2203      	movs	r2, #3
 8003eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e015      	b.n	8003eec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1e4      	bne.n	8003e98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed2:	223f      	movs	r2, #63	@ 0x3f
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d004      	beq.n	8003f12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2280      	movs	r2, #128	@ 0x80
 8003f0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e00c      	b.n	8003f2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2205      	movs	r2, #5
 8003f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0201 	bic.w	r2, r2, #1
 8003f28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f44:	4b8e      	ldr	r3, [pc, #568]	@ (8004180 <HAL_DMA_IRQHandler+0x248>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a8e      	ldr	r2, [pc, #568]	@ (8004184 <HAL_DMA_IRQHandler+0x24c>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	0a9b      	lsrs	r3, r3, #10
 8003f50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f62:	2208      	movs	r2, #8
 8003f64:	409a      	lsls	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01a      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d013      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0204 	bic.w	r2, r2, #4
 8003f8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f90:	2208      	movs	r2, #8
 8003f92:	409a      	lsls	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9c:	f043 0201 	orr.w	r2, r3, #1
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa8:	2201      	movs	r2, #1
 8003faa:	409a      	lsls	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d012      	beq.n	8003fda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00b      	beq.n	8003fda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd2:	f043 0202 	orr.w	r2, r3, #2
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fde:	2204      	movs	r2, #4
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d012      	beq.n	8004010 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00b      	beq.n	8004010 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	409a      	lsls	r2, r3
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004008:	f043 0204 	orr.w	r2, r3, #4
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004014:	2210      	movs	r2, #16
 8004016:	409a      	lsls	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4013      	ands	r3, r2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d043      	beq.n	80040a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0308 	and.w	r3, r3, #8
 800402a:	2b00      	cmp	r3, #0
 800402c:	d03c      	beq.n	80040a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004032:	2210      	movs	r2, #16
 8004034:	409a      	lsls	r2, r3
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d018      	beq.n	800407a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d108      	bne.n	8004068 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d024      	beq.n	80040a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	4798      	blx	r3
 8004066:	e01f      	b.n	80040a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800406c:	2b00      	cmp	r3, #0
 800406e:	d01b      	beq.n	80040a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	4798      	blx	r3
 8004078:	e016      	b.n	80040a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004084:	2b00      	cmp	r3, #0
 8004086:	d107      	bne.n	8004098 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0208 	bic.w	r2, r2, #8
 8004096:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ac:	2220      	movs	r2, #32
 80040ae:	409a      	lsls	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 808f 	beq.w	80041d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0310 	and.w	r3, r3, #16
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f000 8087 	beq.w	80041d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ce:	2220      	movs	r2, #32
 80040d0:	409a      	lsls	r2, r3
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b05      	cmp	r3, #5
 80040e0:	d136      	bne.n	8004150 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0216 	bic.w	r2, r2, #22
 80040f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	695a      	ldr	r2, [r3, #20]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004100:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004106:	2b00      	cmp	r3, #0
 8004108:	d103      	bne.n	8004112 <HAL_DMA_IRQHandler+0x1da>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800410e:	2b00      	cmp	r3, #0
 8004110:	d007      	beq.n	8004122 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 0208 	bic.w	r2, r2, #8
 8004120:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004126:	223f      	movs	r2, #63	@ 0x3f
 8004128:	409a      	lsls	r2, r3
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004142:	2b00      	cmp	r3, #0
 8004144:	d07e      	beq.n	8004244 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	4798      	blx	r3
        }
        return;
 800414e:	e079      	b.n	8004244 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d01d      	beq.n	800419a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10d      	bne.n	8004188 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004170:	2b00      	cmp	r3, #0
 8004172:	d031      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	4798      	blx	r3
 800417c:	e02c      	b.n	80041d8 <HAL_DMA_IRQHandler+0x2a0>
 800417e:	bf00      	nop
 8004180:	20000004 	.word	0x20000004
 8004184:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418c:	2b00      	cmp	r3, #0
 800418e:	d023      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	4798      	blx	r3
 8004198:	e01e      	b.n	80041d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10f      	bne.n	80041c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0210 	bic.w	r2, r2, #16
 80041b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d032      	beq.n	8004246 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d022      	beq.n	8004232 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2205      	movs	r2, #5
 80041f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0201 	bic.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	3301      	adds	r3, #1
 8004208:	60bb      	str	r3, [r7, #8]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	429a      	cmp	r2, r3
 800420e:	d307      	bcc.n	8004220 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1f2      	bne.n	8004204 <HAL_DMA_IRQHandler+0x2cc>
 800421e:	e000      	b.n	8004222 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004220:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
 8004242:	e000      	b.n	8004246 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004244:	bf00      	nop
    }
  }
}
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004268:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	2b40      	cmp	r3, #64	@ 0x40
 8004278:	d108      	bne.n	800428c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800428a:	e007      	b.n	800429c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	60da      	str	r2, [r3, #12]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	3b10      	subs	r3, #16
 80042b8:	4a14      	ldr	r2, [pc, #80]	@ (800430c <DMA_CalcBaseAndBitshift+0x64>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	091b      	lsrs	r3, r3, #4
 80042c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042c2:	4a13      	ldr	r2, [pc, #76]	@ (8004310 <DMA_CalcBaseAndBitshift+0x68>)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4413      	add	r3, r2
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	461a      	mov	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d909      	bls.n	80042ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	1d1a      	adds	r2, r3, #4
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80042e8:	e007      	b.n	80042fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042f2:	f023 0303 	bic.w	r3, r3, #3
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	aaaaaaab 	.word	0xaaaaaaab
 8004310:	0800bc90 	.word	0x0800bc90

08004314 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800431c:	2300      	movs	r3, #0
 800431e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d11f      	bne.n	800436e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b03      	cmp	r3, #3
 8004332:	d856      	bhi.n	80043e2 <DMA_CheckFifoParam+0xce>
 8004334:	a201      	add	r2, pc, #4	@ (adr r2, 800433c <DMA_CheckFifoParam+0x28>)
 8004336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433a:	bf00      	nop
 800433c:	0800434d 	.word	0x0800434d
 8004340:	0800435f 	.word	0x0800435f
 8004344:	0800434d 	.word	0x0800434d
 8004348:	080043e3 	.word	0x080043e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004350:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d046      	beq.n	80043e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800435c:	e043      	b.n	80043e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004362:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004366:	d140      	bne.n	80043ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800436c:	e03d      	b.n	80043ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004376:	d121      	bne.n	80043bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2b03      	cmp	r3, #3
 800437c:	d837      	bhi.n	80043ee <DMA_CheckFifoParam+0xda>
 800437e:	a201      	add	r2, pc, #4	@ (adr r2, 8004384 <DMA_CheckFifoParam+0x70>)
 8004380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004384:	08004395 	.word	0x08004395
 8004388:	0800439b 	.word	0x0800439b
 800438c:	08004395 	.word	0x08004395
 8004390:	080043ad 	.word	0x080043ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
      break;
 8004398:	e030      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d025      	beq.n	80043f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043aa:	e022      	b.n	80043f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043b4:	d11f      	bne.n	80043f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043ba:	e01c      	b.n	80043f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d903      	bls.n	80043ca <DMA_CheckFifoParam+0xb6>
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b03      	cmp	r3, #3
 80043c6:	d003      	beq.n	80043d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043c8:	e018      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	73fb      	strb	r3, [r7, #15]
      break;
 80043ce:	e015      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00e      	beq.n	80043fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	73fb      	strb	r3, [r7, #15]
      break;
 80043e0:	e00b      	b.n	80043fa <DMA_CheckFifoParam+0xe6>
      break;
 80043e2:	bf00      	nop
 80043e4:	e00a      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e008      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043ea:	bf00      	nop
 80043ec:	e006      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
 80043f0:	e004      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043f2:	bf00      	nop
 80043f4:	e002      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;   
 80043f6:	bf00      	nop
 80043f8:	e000      	b.n	80043fc <DMA_CheckFifoParam+0xe8>
      break;
 80043fa:	bf00      	nop
    }
  } 
  
  return status; 
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop

0800440c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800440c:	b480      	push	{r7}
 800440e:	b089      	sub	sp, #36	@ 0x24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800441e:	2300      	movs	r3, #0
 8004420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004422:	2300      	movs	r3, #0
 8004424:	61fb      	str	r3, [r7, #28]
 8004426:	e165      	b.n	80046f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004428:	2201      	movs	r2, #1
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4013      	ands	r3, r2
 800443a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	429a      	cmp	r2, r3
 8004442:	f040 8154 	bne.w	80046ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	2b01      	cmp	r3, #1
 8004450:	d005      	beq.n	800445e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800445a:	2b02      	cmp	r3, #2
 800445c:	d130      	bne.n	80044c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	2203      	movs	r2, #3
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	43db      	mvns	r3, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4013      	ands	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	4313      	orrs	r3, r2
 8004486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004494:	2201      	movs	r2, #1
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	091b      	lsrs	r3, r3, #4
 80044aa:	f003 0201 	and.w	r2, r3, #1
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d017      	beq.n	80044fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	2203      	movs	r2, #3
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	43db      	mvns	r3, r3
 80044de:	69ba      	ldr	r2, [r7, #24]
 80044e0:	4013      	ands	r3, r2
 80044e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d123      	bne.n	8004550 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	08da      	lsrs	r2, r3, #3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3208      	adds	r2, #8
 8004510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004514:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	220f      	movs	r2, #15
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	08da      	lsrs	r2, r3, #3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3208      	adds	r2, #8
 800454a:	69b9      	ldr	r1, [r7, #24]
 800454c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	2203      	movs	r2, #3
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43db      	mvns	r3, r3
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4013      	ands	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 0203 	and.w	r2, r3, #3
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4313      	orrs	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80ae 	beq.w	80046ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	4b5d      	ldr	r3, [pc, #372]	@ (800470c <HAL_GPIO_Init+0x300>)
 8004598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459a:	4a5c      	ldr	r2, [pc, #368]	@ (800470c <HAL_GPIO_Init+0x300>)
 800459c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80045a2:	4b5a      	ldr	r3, [pc, #360]	@ (800470c <HAL_GPIO_Init+0x300>)
 80045a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045aa:	60fb      	str	r3, [r7, #12]
 80045ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045ae:	4a58      	ldr	r2, [pc, #352]	@ (8004710 <HAL_GPIO_Init+0x304>)
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	089b      	lsrs	r3, r3, #2
 80045b4:	3302      	adds	r3, #2
 80045b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	220f      	movs	r2, #15
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004714 <HAL_GPIO_Init+0x308>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d025      	beq.n	8004626 <HAL_GPIO_Init+0x21a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4e      	ldr	r2, [pc, #312]	@ (8004718 <HAL_GPIO_Init+0x30c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d01f      	beq.n	8004622 <HAL_GPIO_Init+0x216>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a4d      	ldr	r2, [pc, #308]	@ (800471c <HAL_GPIO_Init+0x310>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d019      	beq.n	800461e <HAL_GPIO_Init+0x212>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004720 <HAL_GPIO_Init+0x314>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d013      	beq.n	800461a <HAL_GPIO_Init+0x20e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004724 <HAL_GPIO_Init+0x318>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d00d      	beq.n	8004616 <HAL_GPIO_Init+0x20a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004728 <HAL_GPIO_Init+0x31c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d007      	beq.n	8004612 <HAL_GPIO_Init+0x206>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a49      	ldr	r2, [pc, #292]	@ (800472c <HAL_GPIO_Init+0x320>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d101      	bne.n	800460e <HAL_GPIO_Init+0x202>
 800460a:	2306      	movs	r3, #6
 800460c:	e00c      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 800460e:	2307      	movs	r3, #7
 8004610:	e00a      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 8004612:	2305      	movs	r3, #5
 8004614:	e008      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 8004616:	2304      	movs	r3, #4
 8004618:	e006      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 800461a:	2303      	movs	r3, #3
 800461c:	e004      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 800461e:	2302      	movs	r3, #2
 8004620:	e002      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 8004622:	2301      	movs	r3, #1
 8004624:	e000      	b.n	8004628 <HAL_GPIO_Init+0x21c>
 8004626:	2300      	movs	r3, #0
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	f002 0203 	and.w	r2, r2, #3
 800462e:	0092      	lsls	r2, r2, #2
 8004630:	4093      	lsls	r3, r2
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	4313      	orrs	r3, r2
 8004636:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004638:	4935      	ldr	r1, [pc, #212]	@ (8004710 <HAL_GPIO_Init+0x304>)
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	089b      	lsrs	r3, r3, #2
 800463e:	3302      	adds	r3, #2
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004646:	4b3a      	ldr	r3, [pc, #232]	@ (8004730 <HAL_GPIO_Init+0x324>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	43db      	mvns	r3, r3
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	4013      	ands	r3, r2
 8004654:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d003      	beq.n	800466a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	4313      	orrs	r3, r2
 8004668:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800466a:	4a31      	ldr	r2, [pc, #196]	@ (8004730 <HAL_GPIO_Init+0x324>)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004670:	4b2f      	ldr	r3, [pc, #188]	@ (8004730 <HAL_GPIO_Init+0x324>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	43db      	mvns	r3, r3
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	4013      	ands	r3, r2
 800467e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	4313      	orrs	r3, r2
 8004692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004694:	4a26      	ldr	r2, [pc, #152]	@ (8004730 <HAL_GPIO_Init+0x324>)
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800469a:	4b25      	ldr	r3, [pc, #148]	@ (8004730 <HAL_GPIO_Init+0x324>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	43db      	mvns	r3, r3
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4013      	ands	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046be:	4a1c      	ldr	r2, [pc, #112]	@ (8004730 <HAL_GPIO_Init+0x324>)
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004730 <HAL_GPIO_Init+0x324>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046e8:	4a11      	ldr	r2, [pc, #68]	@ (8004730 <HAL_GPIO_Init+0x324>)
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	3301      	adds	r3, #1
 80046f2:	61fb      	str	r3, [r7, #28]
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	2b0f      	cmp	r3, #15
 80046f8:	f67f ae96 	bls.w	8004428 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	3724      	adds	r7, #36	@ 0x24
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40023800 	.word	0x40023800
 8004710:	40013800 	.word	0x40013800
 8004714:	40020000 	.word	0x40020000
 8004718:	40020400 	.word	0x40020400
 800471c:	40020800 	.word	0x40020800
 8004720:	40020c00 	.word	0x40020c00
 8004724:	40021000 	.word	0x40021000
 8004728:	40021400 	.word	0x40021400
 800472c:	40021800 	.word	0x40021800
 8004730:	40013c00 	.word	0x40013c00

08004734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	807b      	strh	r3, [r7, #2]
 8004740:	4613      	mov	r3, r2
 8004742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004744:	787b      	ldrb	r3, [r7, #1]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800474a:	887a      	ldrh	r2, [r7, #2]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004750:	e003      	b.n	800475a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004752:	887b      	ldrh	r3, [r7, #2]
 8004754:	041a      	lsls	r2, r3, #16
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	619a      	str	r2, [r3, #24]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
	...

08004768 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e12b      	b.n	80049d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fe f82e 	bl	80027f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2224      	movs	r2, #36	@ 0x24
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0201 	bic.w	r2, r2, #1
 80047aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047cc:	f000 fa02 	bl	8004bd4 <HAL_RCC_GetPCLK1Freq>
 80047d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4a81      	ldr	r2, [pc, #516]	@ (80049dc <HAL_I2C_Init+0x274>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d807      	bhi.n	80047ec <HAL_I2C_Init+0x84>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a80      	ldr	r2, [pc, #512]	@ (80049e0 <HAL_I2C_Init+0x278>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bf94      	ite	ls
 80047e4:	2301      	movls	r3, #1
 80047e6:	2300      	movhi	r3, #0
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	e006      	b.n	80047fa <HAL_I2C_Init+0x92>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a7d      	ldr	r2, [pc, #500]	@ (80049e4 <HAL_I2C_Init+0x27c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	bf94      	ite	ls
 80047f4:	2301      	movls	r3, #1
 80047f6:	2300      	movhi	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e0e7      	b.n	80049d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	4a78      	ldr	r2, [pc, #480]	@ (80049e8 <HAL_I2C_Init+0x280>)
 8004806:	fba2 2303 	umull	r2, r3, r2, r3
 800480a:	0c9b      	lsrs	r3, r3, #18
 800480c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	430a      	orrs	r2, r1
 8004820:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	4a6a      	ldr	r2, [pc, #424]	@ (80049dc <HAL_I2C_Init+0x274>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d802      	bhi.n	800483c <HAL_I2C_Init+0xd4>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	3301      	adds	r3, #1
 800483a:	e009      	b.n	8004850 <HAL_I2C_Init+0xe8>
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004842:	fb02 f303 	mul.w	r3, r2, r3
 8004846:	4a69      	ldr	r2, [pc, #420]	@ (80049ec <HAL_I2C_Init+0x284>)
 8004848:	fba2 2303 	umull	r2, r3, r2, r3
 800484c:	099b      	lsrs	r3, r3, #6
 800484e:	3301      	adds	r3, #1
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6812      	ldr	r2, [r2, #0]
 8004854:	430b      	orrs	r3, r1
 8004856:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004862:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	495c      	ldr	r1, [pc, #368]	@ (80049dc <HAL_I2C_Init+0x274>)
 800486c:	428b      	cmp	r3, r1
 800486e:	d819      	bhi.n	80048a4 <HAL_I2C_Init+0x13c>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	1e59      	subs	r1, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	fbb1 f3f3 	udiv	r3, r1, r3
 800487e:	1c59      	adds	r1, r3, #1
 8004880:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004884:	400b      	ands	r3, r1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00a      	beq.n	80048a0 <HAL_I2C_Init+0x138>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1e59      	subs	r1, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	fbb1 f3f3 	udiv	r3, r1, r3
 8004898:	3301      	adds	r3, #1
 800489a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800489e:	e051      	b.n	8004944 <HAL_I2C_Init+0x1dc>
 80048a0:	2304      	movs	r3, #4
 80048a2:	e04f      	b.n	8004944 <HAL_I2C_Init+0x1dc>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d111      	bne.n	80048d0 <HAL_I2C_Init+0x168>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1e58      	subs	r0, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6859      	ldr	r1, [r3, #4]
 80048b4:	460b      	mov	r3, r1
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	440b      	add	r3, r1
 80048ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80048be:	3301      	adds	r3, #1
 80048c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	bf0c      	ite	eq
 80048c8:	2301      	moveq	r3, #1
 80048ca:	2300      	movne	r3, #0
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	e012      	b.n	80048f6 <HAL_I2C_Init+0x18e>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	1e58      	subs	r0, r3, #1
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6859      	ldr	r1, [r3, #4]
 80048d8:	460b      	mov	r3, r1
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	440b      	add	r3, r1
 80048de:	0099      	lsls	r1, r3, #2
 80048e0:	440b      	add	r3, r1
 80048e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048e6:	3301      	adds	r3, #1
 80048e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	bf0c      	ite	eq
 80048f0:	2301      	moveq	r3, #1
 80048f2:	2300      	movne	r3, #0
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <HAL_I2C_Init+0x196>
 80048fa:	2301      	movs	r3, #1
 80048fc:	e022      	b.n	8004944 <HAL_I2C_Init+0x1dc>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10e      	bne.n	8004924 <HAL_I2C_Init+0x1bc>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	1e58      	subs	r0, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6859      	ldr	r1, [r3, #4]
 800490e:	460b      	mov	r3, r1
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	440b      	add	r3, r1
 8004914:	fbb0 f3f3 	udiv	r3, r0, r3
 8004918:	3301      	adds	r3, #1
 800491a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800491e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004922:	e00f      	b.n	8004944 <HAL_I2C_Init+0x1dc>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	1e58      	subs	r0, r3, #1
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6859      	ldr	r1, [r3, #4]
 800492c:	460b      	mov	r3, r1
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	440b      	add	r3, r1
 8004932:	0099      	lsls	r1, r3, #2
 8004934:	440b      	add	r3, r1
 8004936:	fbb0 f3f3 	udiv	r3, r0, r3
 800493a:	3301      	adds	r3, #1
 800493c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004940:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	6809      	ldr	r1, [r1, #0]
 8004948:	4313      	orrs	r3, r2
 800494a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69da      	ldr	r2, [r3, #28]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004972:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6911      	ldr	r1, [r2, #16]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68d2      	ldr	r2, [r2, #12]
 800497e:	4311      	orrs	r1, r2
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6812      	ldr	r2, [r2, #0]
 8004984:	430b      	orrs	r3, r1
 8004986:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	695a      	ldr	r2, [r3, #20]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2220      	movs	r2, #32
 80049be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	000186a0 	.word	0x000186a0
 80049e0:	001e847f 	.word	0x001e847f
 80049e4:	003d08ff 	.word	0x003d08ff
 80049e8:	431bde83 	.word	0x431bde83
 80049ec:	10624dd3 	.word	0x10624dd3

080049f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e0cc      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a04:	4b68      	ldr	r3, [pc, #416]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 030f 	and.w	r3, r3, #15
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d90c      	bls.n	8004a2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a12:	4b65      	ldr	r3, [pc, #404]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1a:	4b63      	ldr	r3, [pc, #396]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d001      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0b8      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d020      	beq.n	8004a7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a44:	4b59      	ldr	r3, [pc, #356]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	4a58      	ldr	r2, [pc, #352]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d005      	beq.n	8004a68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a5c:	4b53      	ldr	r3, [pc, #332]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	4a52      	ldr	r2, [pc, #328]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a68:	4b50      	ldr	r3, [pc, #320]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	494d      	ldr	r1, [pc, #308]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d044      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d107      	bne.n	8004a9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8e:	4b47      	ldr	r3, [pc, #284]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d119      	bne.n	8004ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e07f      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d003      	beq.n	8004aae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aaa:	2b03      	cmp	r3, #3
 8004aac:	d107      	bne.n	8004abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aae:	4b3f      	ldr	r3, [pc, #252]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d109      	bne.n	8004ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e06f      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004abe:	4b3b      	ldr	r3, [pc, #236]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e067      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ace:	4b37      	ldr	r3, [pc, #220]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f023 0203 	bic.w	r2, r3, #3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	4934      	ldr	r1, [pc, #208]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ae0:	f7fe fac4 	bl	800306c <HAL_GetTick>
 8004ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae6:	e00a      	b.n	8004afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae8:	f7fe fac0 	bl	800306c <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e04f      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afe:	4b2b      	ldr	r3, [pc, #172]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 020c 	and.w	r2, r3, #12
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d1eb      	bne.n	8004ae8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b10:	4b25      	ldr	r3, [pc, #148]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 030f 	and.w	r3, r3, #15
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d20c      	bcs.n	8004b38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b1e:	4b22      	ldr	r3, [pc, #136]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b26:	4b20      	ldr	r3, [pc, #128]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	683a      	ldr	r2, [r7, #0]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d001      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e032      	b.n	8004b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d008      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b44:	4b19      	ldr	r3, [pc, #100]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	4916      	ldr	r1, [pc, #88]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0308 	and.w	r3, r3, #8
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d009      	beq.n	8004b76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b62:	4b12      	ldr	r3, [pc, #72]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	490e      	ldr	r1, [pc, #56]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b76:	f000 f855 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bac <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	091b      	lsrs	r3, r3, #4
 8004b82:	f003 030f 	and.w	r3, r3, #15
 8004b86:	490a      	ldr	r1, [pc, #40]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8004b88:	5ccb      	ldrb	r3, [r1, r3]
 8004b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8e:	4a09      	ldr	r2, [pc, #36]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b92:	4b09      	ldr	r3, [pc, #36]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7fe fa24 	bl	8002fe4 <HAL_InitTick>

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	40023c00 	.word	0x40023c00
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	0800bc78 	.word	0x0800bc78
 8004bb4:	20000004 	.word	0x20000004
 8004bb8:	20000008 	.word	0x20000008

08004bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc0:	4b03      	ldr	r3, [pc, #12]	@ (8004bd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	20000004 	.word	0x20000004

08004bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bd8:	f7ff fff0 	bl	8004bbc <HAL_RCC_GetHCLKFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b05      	ldr	r3, [pc, #20]	@ (8004bf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	0a9b      	lsrs	r3, r3, #10
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	4903      	ldr	r1, [pc, #12]	@ (8004bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	0800bc88 	.word	0x0800bc88

08004bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c00:	f7ff ffdc 	bl	8004bbc <HAL_RCC_GetHCLKFreq>
 8004c04:	4602      	mov	r2, r0
 8004c06:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	0b5b      	lsrs	r3, r3, #13
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	4903      	ldr	r1, [pc, #12]	@ (8004c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c12:	5ccb      	ldrb	r3, [r1, r3]
 8004c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	0800bc88 	.word	0x0800bc88

08004c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c28:	b0ae      	sub	sp, #184	@ 0xb8
 8004c2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c4a:	4bcb      	ldr	r3, [pc, #812]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 030c 	and.w	r3, r3, #12
 8004c52:	2b0c      	cmp	r3, #12
 8004c54:	f200 8206 	bhi.w	8005064 <HAL_RCC_GetSysClockFreq+0x440>
 8004c58:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5e:	bf00      	nop
 8004c60:	08004c95 	.word	0x08004c95
 8004c64:	08005065 	.word	0x08005065
 8004c68:	08005065 	.word	0x08005065
 8004c6c:	08005065 	.word	0x08005065
 8004c70:	08004c9d 	.word	0x08004c9d
 8004c74:	08005065 	.word	0x08005065
 8004c78:	08005065 	.word	0x08005065
 8004c7c:	08005065 	.word	0x08005065
 8004c80:	08004ca5 	.word	0x08004ca5
 8004c84:	08005065 	.word	0x08005065
 8004c88:	08005065 	.word	0x08005065
 8004c8c:	08005065 	.word	0x08005065
 8004c90:	08004e95 	.word	0x08004e95
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c94:	4bb9      	ldr	r3, [pc, #740]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x358>)
 8004c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8004c9a:	e1e7      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c9c:	4bb8      	ldr	r3, [pc, #736]	@ (8004f80 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ca2:	e1e3      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ca4:	4bb4      	ldr	r3, [pc, #720]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cb0:	4bb1      	ldr	r3, [pc, #708]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d071      	beq.n	8004da0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cbc:	4bae      	ldr	r3, [pc, #696]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	099b      	lsrs	r3, r3, #6
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cc8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	462b      	mov	r3, r5
 8004ce6:	f04f 0000 	mov.w	r0, #0
 8004cea:	f04f 0100 	mov.w	r1, #0
 8004cee:	0159      	lsls	r1, r3, #5
 8004cf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cf4:	0150      	lsls	r0, r2, #5
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	1a51      	subs	r1, r2, r1
 8004cfe:	6439      	str	r1, [r7, #64]	@ 0x40
 8004d00:	4629      	mov	r1, r5
 8004d02:	eb63 0301 	sbc.w	r3, r3, r1
 8004d06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004d14:	4649      	mov	r1, r9
 8004d16:	018b      	lsls	r3, r1, #6
 8004d18:	4641      	mov	r1, r8
 8004d1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d1e:	4641      	mov	r1, r8
 8004d20:	018a      	lsls	r2, r1, #6
 8004d22:	4641      	mov	r1, r8
 8004d24:	1a51      	subs	r1, r2, r1
 8004d26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d28:	4649      	mov	r1, r9
 8004d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004d3c:	4649      	mov	r1, r9
 8004d3e:	00cb      	lsls	r3, r1, #3
 8004d40:	4641      	mov	r1, r8
 8004d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d46:	4641      	mov	r1, r8
 8004d48:	00ca      	lsls	r2, r1, #3
 8004d4a:	4610      	mov	r0, r2
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4622      	mov	r2, r4
 8004d52:	189b      	adds	r3, r3, r2
 8004d54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d56:	462b      	mov	r3, r5
 8004d58:	460a      	mov	r2, r1
 8004d5a:	eb42 0303 	adc.w	r3, r2, r3
 8004d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d60:	f04f 0200 	mov.w	r2, #0
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	024b      	lsls	r3, r1, #9
 8004d70:	4621      	mov	r1, r4
 8004d72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d76:	4621      	mov	r1, r4
 8004d78:	024a      	lsls	r2, r1, #9
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d82:	2200      	movs	r2, #0
 8004d84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d8c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004d90:	f7fb ff9a 	bl	8000cc8 <__aeabi_uldivmod>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4613      	mov	r3, r2
 8004d9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d9e:	e067      	b.n	8004e70 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004da0:	4b75      	ldr	r3, [pc, #468]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	099b      	lsrs	r3, r3, #6
 8004da6:	2200      	movs	r2, #0
 8004da8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004dac:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004db0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004db8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004dba:	2300      	movs	r3, #0
 8004dbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004dbe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004dc2:	4622      	mov	r2, r4
 8004dc4:	462b      	mov	r3, r5
 8004dc6:	f04f 0000 	mov.w	r0, #0
 8004dca:	f04f 0100 	mov.w	r1, #0
 8004dce:	0159      	lsls	r1, r3, #5
 8004dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dd4:	0150      	lsls	r0, r2, #5
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	460b      	mov	r3, r1
 8004dda:	4621      	mov	r1, r4
 8004ddc:	1a51      	subs	r1, r2, r1
 8004dde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004de0:	4629      	mov	r1, r5
 8004de2:	eb63 0301 	sbc.w	r3, r3, r1
 8004de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004df4:	4649      	mov	r1, r9
 8004df6:	018b      	lsls	r3, r1, #6
 8004df8:	4641      	mov	r1, r8
 8004dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004dfe:	4641      	mov	r1, r8
 8004e00:	018a      	lsls	r2, r1, #6
 8004e02:	4641      	mov	r1, r8
 8004e04:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e08:	4649      	mov	r1, r9
 8004e0a:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e0e:	f04f 0200 	mov.w	r2, #0
 8004e12:	f04f 0300 	mov.w	r3, #0
 8004e16:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e1a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e22:	4692      	mov	sl, r2
 8004e24:	469b      	mov	fp, r3
 8004e26:	4623      	mov	r3, r4
 8004e28:	eb1a 0303 	adds.w	r3, sl, r3
 8004e2c:	623b      	str	r3, [r7, #32]
 8004e2e:	462b      	mov	r3, r5
 8004e30:	eb4b 0303 	adc.w	r3, fp, r3
 8004e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004e42:	4629      	mov	r1, r5
 8004e44:	028b      	lsls	r3, r1, #10
 8004e46:	4621      	mov	r1, r4
 8004e48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	028a      	lsls	r2, r1, #10
 8004e50:	4610      	mov	r0, r2
 8004e52:	4619      	mov	r1, r3
 8004e54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e58:	2200      	movs	r2, #0
 8004e5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e5c:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e5e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004e62:	f7fb ff31 	bl	8000cc8 <__aeabi_uldivmod>
 8004e66:	4602      	mov	r2, r0
 8004e68:	460b      	mov	r3, r1
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e70:	4b41      	ldr	r3, [pc, #260]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	0c1b      	lsrs	r3, r3, #16
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8004e82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004e92:	e0eb      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e94:	4b38      	ldr	r3, [pc, #224]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ea0:	4b35      	ldr	r3, [pc, #212]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d06b      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eac:	4b32      	ldr	r3, [pc, #200]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	099b      	lsrs	r3, r3, #6
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004eb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ebe:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ec4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004ec8:	4622      	mov	r2, r4
 8004eca:	462b      	mov	r3, r5
 8004ecc:	f04f 0000 	mov.w	r0, #0
 8004ed0:	f04f 0100 	mov.w	r1, #0
 8004ed4:	0159      	lsls	r1, r3, #5
 8004ed6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eda:	0150      	lsls	r0, r2, #5
 8004edc:	4602      	mov	r2, r0
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	1a51      	subs	r1, r2, r1
 8004ee4:	61b9      	str	r1, [r7, #24]
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	eb63 0301 	sbc.w	r3, r3, r1
 8004eec:	61fb      	str	r3, [r7, #28]
 8004eee:	f04f 0200 	mov.w	r2, #0
 8004ef2:	f04f 0300 	mov.w	r3, #0
 8004ef6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004efa:	4659      	mov	r1, fp
 8004efc:	018b      	lsls	r3, r1, #6
 8004efe:	4651      	mov	r1, sl
 8004f00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f04:	4651      	mov	r1, sl
 8004f06:	018a      	lsls	r2, r1, #6
 8004f08:	4651      	mov	r1, sl
 8004f0a:	ebb2 0801 	subs.w	r8, r2, r1
 8004f0e:	4659      	mov	r1, fp
 8004f10:	eb63 0901 	sbc.w	r9, r3, r1
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	f04f 0300 	mov.w	r3, #0
 8004f1c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f20:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f28:	4690      	mov	r8, r2
 8004f2a:	4699      	mov	r9, r3
 8004f2c:	4623      	mov	r3, r4
 8004f2e:	eb18 0303 	adds.w	r3, r8, r3
 8004f32:	613b      	str	r3, [r7, #16]
 8004f34:	462b      	mov	r3, r5
 8004f36:	eb49 0303 	adc.w	r3, r9, r3
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	f04f 0200 	mov.w	r2, #0
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004f48:	4629      	mov	r1, r5
 8004f4a:	024b      	lsls	r3, r1, #9
 8004f4c:	4621      	mov	r1, r4
 8004f4e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f52:	4621      	mov	r1, r4
 8004f54:	024a      	lsls	r2, r1, #9
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f5e:	2200      	movs	r2, #0
 8004f60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f62:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004f64:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f68:	f7fb feae 	bl	8000cc8 <__aeabi_uldivmod>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4613      	mov	r3, r2
 8004f72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f76:	e065      	b.n	8005044 <HAL_RCC_GetSysClockFreq+0x420>
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	00f42400 	.word	0x00f42400
 8004f80:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f84:	4b3d      	ldr	r3, [pc, #244]	@ (800507c <HAL_RCC_GetSysClockFreq+0x458>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	099b      	lsrs	r3, r3, #6
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	4611      	mov	r1, r2
 8004f90:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f94:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f96:	2300      	movs	r3, #0
 8004f98:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f9a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004f9e:	4642      	mov	r2, r8
 8004fa0:	464b      	mov	r3, r9
 8004fa2:	f04f 0000 	mov.w	r0, #0
 8004fa6:	f04f 0100 	mov.w	r1, #0
 8004faa:	0159      	lsls	r1, r3, #5
 8004fac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fb0:	0150      	lsls	r0, r2, #5
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4641      	mov	r1, r8
 8004fb8:	1a51      	subs	r1, r2, r1
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	4649      	mov	r1, r9
 8004fbe:	eb63 0301 	sbc.w	r3, r3, r1
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	f04f 0300 	mov.w	r3, #0
 8004fcc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004fd0:	4659      	mov	r1, fp
 8004fd2:	018b      	lsls	r3, r1, #6
 8004fd4:	4651      	mov	r1, sl
 8004fd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fda:	4651      	mov	r1, sl
 8004fdc:	018a      	lsls	r2, r1, #6
 8004fde:	4651      	mov	r1, sl
 8004fe0:	1a54      	subs	r4, r2, r1
 8004fe2:	4659      	mov	r1, fp
 8004fe4:	eb63 0501 	sbc.w	r5, r3, r1
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	f04f 0300 	mov.w	r3, #0
 8004ff0:	00eb      	lsls	r3, r5, #3
 8004ff2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ff6:	00e2      	lsls	r2, r4, #3
 8004ff8:	4614      	mov	r4, r2
 8004ffa:	461d      	mov	r5, r3
 8004ffc:	4643      	mov	r3, r8
 8004ffe:	18e3      	adds	r3, r4, r3
 8005000:	603b      	str	r3, [r7, #0]
 8005002:	464b      	mov	r3, r9
 8005004:	eb45 0303 	adc.w	r3, r5, r3
 8005008:	607b      	str	r3, [r7, #4]
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005016:	4629      	mov	r1, r5
 8005018:	028b      	lsls	r3, r1, #10
 800501a:	4621      	mov	r1, r4
 800501c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005020:	4621      	mov	r1, r4
 8005022:	028a      	lsls	r2, r1, #10
 8005024:	4610      	mov	r0, r2
 8005026:	4619      	mov	r1, r3
 8005028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800502c:	2200      	movs	r2, #0
 800502e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005030:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005032:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005036:	f7fb fe47 	bl	8000cc8 <__aeabi_uldivmod>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	4613      	mov	r3, r2
 8005040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005044:	4b0d      	ldr	r3, [pc, #52]	@ (800507c <HAL_RCC_GetSysClockFreq+0x458>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	0f1b      	lsrs	r3, r3, #28
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8005052:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005056:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800505a:	fbb2 f3f3 	udiv	r3, r2, r3
 800505e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005062:	e003      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005064:	4b06      	ldr	r3, [pc, #24]	@ (8005080 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800506a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800506c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005070:	4618      	mov	r0, r3
 8005072:	37b8      	adds	r7, #184	@ 0xb8
 8005074:	46bd      	mov	sp, r7
 8005076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
 8005080:	00f42400 	.word	0x00f42400

08005084 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e28d      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 8083 	beq.w	80051aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80050a4:	4b94      	ldr	r3, [pc, #592]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 030c 	and.w	r3, r3, #12
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d019      	beq.n	80050e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050b0:	4b91      	ldr	r3, [pc, #580]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d106      	bne.n	80050ca <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050bc:	4b8e      	ldr	r3, [pc, #568]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050c8:	d00c      	beq.n	80050e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050ca:	4b8b      	ldr	r3, [pc, #556]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050d2:	2b0c      	cmp	r3, #12
 80050d4:	d112      	bne.n	80050fc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050d6:	4b88      	ldr	r3, [pc, #544]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050e2:	d10b      	bne.n	80050fc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050e4:	4b84      	ldr	r3, [pc, #528]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d05b      	beq.n	80051a8 <HAL_RCC_OscConfig+0x124>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d157      	bne.n	80051a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e25a      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005104:	d106      	bne.n	8005114 <HAL_RCC_OscConfig+0x90>
 8005106:	4b7c      	ldr	r3, [pc, #496]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a7b      	ldr	r2, [pc, #492]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800510c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	e01d      	b.n	8005150 <HAL_RCC_OscConfig+0xcc>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800511c:	d10c      	bne.n	8005138 <HAL_RCC_OscConfig+0xb4>
 800511e:	4b76      	ldr	r3, [pc, #472]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a75      	ldr	r2, [pc, #468]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005128:	6013      	str	r3, [r2, #0]
 800512a:	4b73      	ldr	r3, [pc, #460]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a72      	ldr	r2, [pc, #456]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	e00b      	b.n	8005150 <HAL_RCC_OscConfig+0xcc>
 8005138:	4b6f      	ldr	r3, [pc, #444]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a6e      	ldr	r2, [pc, #440]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800513e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005142:	6013      	str	r3, [r2, #0]
 8005144:	4b6c      	ldr	r3, [pc, #432]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a6b      	ldr	r2, [pc, #428]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800514a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800514e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d013      	beq.n	8005180 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005158:	f7fd ff88 	bl	800306c <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515e:	e008      	b.n	8005172 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005160:	f7fd ff84 	bl	800306c <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b64      	cmp	r3, #100	@ 0x64
 800516c:	d901      	bls.n	8005172 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e21f      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005172:	4b61      	ldr	r3, [pc, #388]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d0f0      	beq.n	8005160 <HAL_RCC_OscConfig+0xdc>
 800517e:	e014      	b.n	80051aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005180:	f7fd ff74 	bl	800306c <HAL_GetTick>
 8005184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005186:	e008      	b.n	800519a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005188:	f7fd ff70 	bl	800306c <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	2b64      	cmp	r3, #100	@ 0x64
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e20b      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800519a:	4b57      	ldr	r3, [pc, #348]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1f0      	bne.n	8005188 <HAL_RCC_OscConfig+0x104>
 80051a6:	e000      	b.n	80051aa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d06f      	beq.n	8005296 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80051b6:	4b50      	ldr	r3, [pc, #320]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 030c 	and.w	r3, r3, #12
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d017      	beq.n	80051f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80051c2:	4b4d      	ldr	r3, [pc, #308]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d105      	bne.n	80051da <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80051ce:	4b4a      	ldr	r3, [pc, #296]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00b      	beq.n	80051f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051da:	4b47      	ldr	r3, [pc, #284]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80051e2:	2b0c      	cmp	r3, #12
 80051e4:	d11c      	bne.n	8005220 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051e6:	4b44      	ldr	r3, [pc, #272]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d116      	bne.n	8005220 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f2:	4b41      	ldr	r3, [pc, #260]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d005      	beq.n	800520a <HAL_RCC_OscConfig+0x186>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d001      	beq.n	800520a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e1d3      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800520a:	4b3b      	ldr	r3, [pc, #236]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	4937      	ldr	r1, [pc, #220]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800521a:	4313      	orrs	r3, r2
 800521c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800521e:	e03a      	b.n	8005296 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d020      	beq.n	800526a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005228:	4b34      	ldr	r3, [pc, #208]	@ (80052fc <HAL_RCC_OscConfig+0x278>)
 800522a:	2201      	movs	r2, #1
 800522c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800522e:	f7fd ff1d 	bl	800306c <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005234:	e008      	b.n	8005248 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005236:	f7fd ff19 	bl	800306c <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d901      	bls.n	8005248 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e1b4      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005248:	4b2b      	ldr	r3, [pc, #172]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d0f0      	beq.n	8005236 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005254:	4b28      	ldr	r3, [pc, #160]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	4925      	ldr	r1, [pc, #148]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 8005264:	4313      	orrs	r3, r2
 8005266:	600b      	str	r3, [r1, #0]
 8005268:	e015      	b.n	8005296 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800526a:	4b24      	ldr	r3, [pc, #144]	@ (80052fc <HAL_RCC_OscConfig+0x278>)
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fd fefc 	bl	800306c <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005278:	f7fd fef8 	bl	800306c <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e193      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800528a:	4b1b      	ldr	r3, [pc, #108]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1f0      	bne.n	8005278 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d036      	beq.n	8005310 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d016      	beq.n	80052d8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052aa:	4b15      	ldr	r3, [pc, #84]	@ (8005300 <HAL_RCC_OscConfig+0x27c>)
 80052ac:	2201      	movs	r2, #1
 80052ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b0:	f7fd fedc 	bl	800306c <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052b6:	e008      	b.n	80052ca <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052b8:	f7fd fed8 	bl	800306c <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e173      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ca:	4b0b      	ldr	r3, [pc, #44]	@ (80052f8 <HAL_RCC_OscConfig+0x274>)
 80052cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d0f0      	beq.n	80052b8 <HAL_RCC_OscConfig+0x234>
 80052d6:	e01b      	b.n	8005310 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052d8:	4b09      	ldr	r3, [pc, #36]	@ (8005300 <HAL_RCC_OscConfig+0x27c>)
 80052da:	2200      	movs	r2, #0
 80052dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052de:	f7fd fec5 	bl	800306c <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052e4:	e00e      	b.n	8005304 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052e6:	f7fd fec1 	bl	800306c <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d907      	bls.n	8005304 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e15c      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
 80052f8:	40023800 	.word	0x40023800
 80052fc:	42470000 	.word	0x42470000
 8005300:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005304:	4b8a      	ldr	r3, [pc, #552]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1ea      	bne.n	80052e6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 8097 	beq.w	800544c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800531e:	2300      	movs	r3, #0
 8005320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005322:	4b83      	ldr	r3, [pc, #524]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10f      	bne.n	800534e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800532e:	2300      	movs	r3, #0
 8005330:	60bb      	str	r3, [r7, #8]
 8005332:	4b7f      	ldr	r3, [pc, #508]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005336:	4a7e      	ldr	r2, [pc, #504]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800533c:	6413      	str	r3, [r2, #64]	@ 0x40
 800533e:	4b7c      	ldr	r3, [pc, #496]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005346:	60bb      	str	r3, [r7, #8]
 8005348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800534a:	2301      	movs	r3, #1
 800534c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800534e:	4b79      	ldr	r3, [pc, #484]	@ (8005534 <HAL_RCC_OscConfig+0x4b0>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005356:	2b00      	cmp	r3, #0
 8005358:	d118      	bne.n	800538c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800535a:	4b76      	ldr	r3, [pc, #472]	@ (8005534 <HAL_RCC_OscConfig+0x4b0>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a75      	ldr	r2, [pc, #468]	@ (8005534 <HAL_RCC_OscConfig+0x4b0>)
 8005360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005364:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005366:	f7fd fe81 	bl	800306c <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800536c:	e008      	b.n	8005380 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800536e:	f7fd fe7d 	bl	800306c <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e118      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005380:	4b6c      	ldr	r3, [pc, #432]	@ (8005534 <HAL_RCC_OscConfig+0x4b0>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0f0      	beq.n	800536e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d106      	bne.n	80053a2 <HAL_RCC_OscConfig+0x31e>
 8005394:	4b66      	ldr	r3, [pc, #408]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005398:	4a65      	ldr	r2, [pc, #404]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 800539a:	f043 0301 	orr.w	r3, r3, #1
 800539e:	6713      	str	r3, [r2, #112]	@ 0x70
 80053a0:	e01c      	b.n	80053dc <HAL_RCC_OscConfig+0x358>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	2b05      	cmp	r3, #5
 80053a8:	d10c      	bne.n	80053c4 <HAL_RCC_OscConfig+0x340>
 80053aa:	4b61      	ldr	r3, [pc, #388]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ae:	4a60      	ldr	r2, [pc, #384]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053b0:	f043 0304 	orr.w	r3, r3, #4
 80053b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80053b6:	4b5e      	ldr	r3, [pc, #376]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ba:	4a5d      	ldr	r2, [pc, #372]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80053c2:	e00b      	b.n	80053dc <HAL_RCC_OscConfig+0x358>
 80053c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c8:	4a59      	ldr	r2, [pc, #356]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053ca:	f023 0301 	bic.w	r3, r3, #1
 80053ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80053d0:	4b57      	ldr	r3, [pc, #348]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d4:	4a56      	ldr	r2, [pc, #344]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80053d6:	f023 0304 	bic.w	r3, r3, #4
 80053da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d015      	beq.n	8005410 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e4:	f7fd fe42 	bl	800306c <HAL_GetTick>
 80053e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ea:	e00a      	b.n	8005402 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053ec:	f7fd fe3e 	bl	800306c <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e0d7      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005402:	4b4b      	ldr	r3, [pc, #300]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0ee      	beq.n	80053ec <HAL_RCC_OscConfig+0x368>
 800540e:	e014      	b.n	800543a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005410:	f7fd fe2c 	bl	800306c <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005416:	e00a      	b.n	800542e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005418:	f7fd fe28 	bl	800306c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005426:	4293      	cmp	r3, r2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e0c1      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800542e:	4b40      	ldr	r3, [pc, #256]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1ee      	bne.n	8005418 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800543a:	7dfb      	ldrb	r3, [r7, #23]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d105      	bne.n	800544c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005440:	4b3b      	ldr	r3, [pc, #236]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005444:	4a3a      	ldr	r2, [pc, #232]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800544a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 80ad 	beq.w	80055b0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005456:	4b36      	ldr	r3, [pc, #216]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 030c 	and.w	r3, r3, #12
 800545e:	2b08      	cmp	r3, #8
 8005460:	d060      	beq.n	8005524 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	2b02      	cmp	r3, #2
 8005468:	d145      	bne.n	80054f6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800546a:	4b33      	ldr	r3, [pc, #204]	@ (8005538 <HAL_RCC_OscConfig+0x4b4>)
 800546c:	2200      	movs	r2, #0
 800546e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005470:	f7fd fdfc 	bl	800306c <HAL_GetTick>
 8005474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005476:	e008      	b.n	800548a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005478:	f7fd fdf8 	bl	800306c <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b02      	cmp	r3, #2
 8005484:	d901      	bls.n	800548a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e093      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800548a:	4b29      	ldr	r3, [pc, #164]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1f0      	bne.n	8005478 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	69da      	ldr	r2, [r3, #28]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	431a      	orrs	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a4:	019b      	lsls	r3, r3, #6
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ac:	085b      	lsrs	r3, r3, #1
 80054ae:	3b01      	subs	r3, #1
 80054b0:	041b      	lsls	r3, r3, #16
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b8:	061b      	lsls	r3, r3, #24
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c0:	071b      	lsls	r3, r3, #28
 80054c2:	491b      	ldr	r1, [pc, #108]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005538 <HAL_RCC_OscConfig+0x4b4>)
 80054ca:	2201      	movs	r2, #1
 80054cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ce:	f7fd fdcd 	bl	800306c <HAL_GetTick>
 80054d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d4:	e008      	b.n	80054e8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d6:	f7fd fdc9 	bl	800306c <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d901      	bls.n	80054e8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e064      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054e8:	4b11      	ldr	r3, [pc, #68]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d0f0      	beq.n	80054d6 <HAL_RCC_OscConfig+0x452>
 80054f4:	e05c      	b.n	80055b0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054f6:	4b10      	ldr	r3, [pc, #64]	@ (8005538 <HAL_RCC_OscConfig+0x4b4>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054fc:	f7fd fdb6 	bl	800306c <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005502:	e008      	b.n	8005516 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005504:	f7fd fdb2 	bl	800306c <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	2b02      	cmp	r3, #2
 8005510:	d901      	bls.n	8005516 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e04d      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005516:	4b06      	ldr	r3, [pc, #24]	@ (8005530 <HAL_RCC_OscConfig+0x4ac>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1f0      	bne.n	8005504 <HAL_RCC_OscConfig+0x480>
 8005522:	e045      	b.n	80055b0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d107      	bne.n	800553c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e040      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
 8005530:	40023800 	.word	0x40023800
 8005534:	40007000 	.word	0x40007000
 8005538:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800553c:	4b1f      	ldr	r3, [pc, #124]	@ (80055bc <HAL_RCC_OscConfig+0x538>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d030      	beq.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005554:	429a      	cmp	r2, r3
 8005556:	d129      	bne.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005562:	429a      	cmp	r2, r3
 8005564:	d122      	bne.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800556c:	4013      	ands	r3, r2
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005572:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005574:	4293      	cmp	r3, r2
 8005576:	d119      	bne.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005582:	085b      	lsrs	r3, r3, #1
 8005584:	3b01      	subs	r3, #1
 8005586:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005588:	429a      	cmp	r2, r3
 800558a:	d10f      	bne.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005596:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005598:	429a      	cmp	r2, r3
 800559a:	d107      	bne.n	80055ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d001      	beq.n	80055b0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e000      	b.n	80055b2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3718      	adds	r7, #24
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	40023800 	.word	0x40023800

080055c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e07b      	b.n	80056ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d108      	bne.n	80055ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055e2:	d009      	beq.n	80055f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	61da      	str	r2, [r3, #28]
 80055ea:	e005      	b.n	80055f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d106      	bne.n	8005618 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fd f934 	bl	8002880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800562e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005640:	431a      	orrs	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	431a      	orrs	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005668:	431a      	orrs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005672:	431a      	orrs	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567c:	ea42 0103 	orr.w	r1, r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005684:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	430a      	orrs	r2, r1
 800568e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	0c1b      	lsrs	r3, r3, #16
 8005696:	f003 0104 	and.w	r1, r3, #4
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569e:	f003 0210 	and.w	r2, r3, #16
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	69da      	ldr	r2, [r3, #28]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3708      	adds	r7, #8
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b082      	sub	sp, #8
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e041      	b.n	8005768 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d106      	bne.n	80056fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7fd f909 	bl	8002910 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2202      	movs	r2, #2
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3304      	adds	r3, #4
 800570e:	4619      	mov	r1, r3
 8005710:	4610      	mov	r0, r2
 8005712:	f000 fa7d 	bl	8005c10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}

08005770 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b01      	cmp	r3, #1
 8005782:	d001      	beq.n	8005788 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e04e      	b.n	8005826 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0201 	orr.w	r2, r2, #1
 800579e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a23      	ldr	r2, [pc, #140]	@ (8005834 <HAL_TIM_Base_Start_IT+0xc4>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d022      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b2:	d01d      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a1f      	ldr	r2, [pc, #124]	@ (8005838 <HAL_TIM_Base_Start_IT+0xc8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d018      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a1e      	ldr	r2, [pc, #120]	@ (800583c <HAL_TIM_Base_Start_IT+0xcc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d013      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a1c      	ldr	r2, [pc, #112]	@ (8005840 <HAL_TIM_Base_Start_IT+0xd0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d00e      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1b      	ldr	r2, [pc, #108]	@ (8005844 <HAL_TIM_Base_Start_IT+0xd4>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d009      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <HAL_TIM_Base_Start_IT+0xd8>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d004      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x80>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a18      	ldr	r2, [pc, #96]	@ (800584c <HAL_TIM_Base_Start_IT+0xdc>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d111      	bne.n	8005814 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2b06      	cmp	r3, #6
 8005800:	d010      	beq.n	8005824 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 0201 	orr.w	r2, r2, #1
 8005810:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005812:	e007      	b.n	8005824 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0201 	orr.w	r2, r2, #1
 8005822:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	40010000 	.word	0x40010000
 8005838:	40000400 	.word	0x40000400
 800583c:	40000800 	.word	0x40000800
 8005840:	40000c00 	.word	0x40000c00
 8005844:	40010400 	.word	0x40010400
 8005848:	40014000 	.word	0x40014000
 800584c:	40001800 	.word	0x40001800

08005850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d020      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d01b      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0202 	mvn.w	r2, #2
 8005884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f999 	bl	8005bd2 <HAL_TIM_IC_CaptureCallback>
 80058a0:	e005      	b.n	80058ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f98b 	bl	8005bbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f99c 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 0304 	and.w	r3, r3, #4
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d020      	beq.n	8005900 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d01b      	beq.n	8005900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0204 	mvn.w	r2, #4
 80058d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2202      	movs	r2, #2
 80058d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f973 	bl	8005bd2 <HAL_TIM_IC_CaptureCallback>
 80058ec:	e005      	b.n	80058fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f965 	bl	8005bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 f976 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d020      	beq.n	800594c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b00      	cmp	r3, #0
 8005912:	d01b      	beq.n	800594c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f06f 0208 	mvn.w	r2, #8
 800591c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2204      	movs	r2, #4
 8005922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d003      	beq.n	800593a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f94d 	bl	8005bd2 <HAL_TIM_IC_CaptureCallback>
 8005938:	e005      	b.n	8005946 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f93f 	bl	8005bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f950 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f003 0310 	and.w	r3, r3, #16
 8005952:	2b00      	cmp	r3, #0
 8005954:	d020      	beq.n	8005998 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f003 0310 	and.w	r3, r3, #16
 800595c:	2b00      	cmp	r3, #0
 800595e:	d01b      	beq.n	8005998 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0210 	mvn.w	r2, #16
 8005968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2208      	movs	r2, #8
 800596e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800597a:	2b00      	cmp	r3, #0
 800597c:	d003      	beq.n	8005986 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f927 	bl	8005bd2 <HAL_TIM_IC_CaptureCallback>
 8005984:	e005      	b.n	8005992 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f919 	bl	8005bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f92a 	bl	8005be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00c      	beq.n	80059bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d007      	beq.n	80059bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f06f 0201 	mvn.w	r2, #1
 80059b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fc faf6 	bl	8001fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00c      	beq.n	80059e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d007      	beq.n	80059e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 fae4 	bl	8005fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00c      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d007      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80059fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f8fb 	bl	8005bfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00c      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f003 0320 	and.w	r3, r3, #32
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d007      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f06f 0220 	mvn.w	r2, #32
 8005a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 fab6 	bl	8005f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a28:	bf00      	nop
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d101      	bne.n	8005a4c <HAL_TIM_ConfigClockSource+0x1c>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	e0b4      	b.n	8005bb6 <HAL_TIM_ConfigClockSource+0x186>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a84:	d03e      	beq.n	8005b04 <HAL_TIM_ConfigClockSource+0xd4>
 8005a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a8a:	f200 8087 	bhi.w	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a92:	f000 8086 	beq.w	8005ba2 <HAL_TIM_ConfigClockSource+0x172>
 8005a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a9a:	d87f      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005a9c:	2b70      	cmp	r3, #112	@ 0x70
 8005a9e:	d01a      	beq.n	8005ad6 <HAL_TIM_ConfigClockSource+0xa6>
 8005aa0:	2b70      	cmp	r3, #112	@ 0x70
 8005aa2:	d87b      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005aa4:	2b60      	cmp	r3, #96	@ 0x60
 8005aa6:	d050      	beq.n	8005b4a <HAL_TIM_ConfigClockSource+0x11a>
 8005aa8:	2b60      	cmp	r3, #96	@ 0x60
 8005aaa:	d877      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005aac:	2b50      	cmp	r3, #80	@ 0x50
 8005aae:	d03c      	beq.n	8005b2a <HAL_TIM_ConfigClockSource+0xfa>
 8005ab0:	2b50      	cmp	r3, #80	@ 0x50
 8005ab2:	d873      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ab4:	2b40      	cmp	r3, #64	@ 0x40
 8005ab6:	d058      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x13a>
 8005ab8:	2b40      	cmp	r3, #64	@ 0x40
 8005aba:	d86f      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005abc:	2b30      	cmp	r3, #48	@ 0x30
 8005abe:	d064      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ac0:	2b30      	cmp	r3, #48	@ 0x30
 8005ac2:	d86b      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d060      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d867      	bhi.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d05c      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ad0:	2b10      	cmp	r3, #16
 8005ad2:	d05a      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ad4:	e062      	b.n	8005b9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ae6:	f000 f9b9 	bl	8005e5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005af8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	609a      	str	r2, [r3, #8]
      break;
 8005b02:	e04f      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b14:	f000 f9a2 	bl	8005e5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b26:	609a      	str	r2, [r3, #8]
      break;
 8005b28:	e03c      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b36:	461a      	mov	r2, r3
 8005b38:	f000 f916 	bl	8005d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2150      	movs	r1, #80	@ 0x50
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 f96f 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005b48:	e02c      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b56:	461a      	mov	r2, r3
 8005b58:	f000 f935 	bl	8005dc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2160      	movs	r1, #96	@ 0x60
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 f95f 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005b68:	e01c      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b76:	461a      	mov	r2, r3
 8005b78:	f000 f8f6 	bl	8005d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2140      	movs	r1, #64	@ 0x40
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 f94f 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005b88:	e00c      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4619      	mov	r1, r3
 8005b94:	4610      	mov	r0, r2
 8005b96:	f000 f946 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005b9a:	e003      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba0:	e000      	b.n	8005ba4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ba2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a46      	ldr	r2, [pc, #280]	@ (8005d3c <TIM_Base_SetConfig+0x12c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d013      	beq.n	8005c50 <TIM_Base_SetConfig+0x40>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c2e:	d00f      	beq.n	8005c50 <TIM_Base_SetConfig+0x40>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a43      	ldr	r2, [pc, #268]	@ (8005d40 <TIM_Base_SetConfig+0x130>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d00b      	beq.n	8005c50 <TIM_Base_SetConfig+0x40>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a42      	ldr	r2, [pc, #264]	@ (8005d44 <TIM_Base_SetConfig+0x134>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d007      	beq.n	8005c50 <TIM_Base_SetConfig+0x40>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a41      	ldr	r2, [pc, #260]	@ (8005d48 <TIM_Base_SetConfig+0x138>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d003      	beq.n	8005c50 <TIM_Base_SetConfig+0x40>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a40      	ldr	r2, [pc, #256]	@ (8005d4c <TIM_Base_SetConfig+0x13c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d108      	bne.n	8005c62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a35      	ldr	r2, [pc, #212]	@ (8005d3c <TIM_Base_SetConfig+0x12c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d02b      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c70:	d027      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a32      	ldr	r2, [pc, #200]	@ (8005d40 <TIM_Base_SetConfig+0x130>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d023      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a31      	ldr	r2, [pc, #196]	@ (8005d44 <TIM_Base_SetConfig+0x134>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d01f      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a30      	ldr	r2, [pc, #192]	@ (8005d48 <TIM_Base_SetConfig+0x138>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d01b      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a2f      	ldr	r2, [pc, #188]	@ (8005d4c <TIM_Base_SetConfig+0x13c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d017      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a2e      	ldr	r2, [pc, #184]	@ (8005d50 <TIM_Base_SetConfig+0x140>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d013      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005d54 <TIM_Base_SetConfig+0x144>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00f      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8005d58 <TIM_Base_SetConfig+0x148>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00b      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a2b      	ldr	r2, [pc, #172]	@ (8005d5c <TIM_Base_SetConfig+0x14c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d007      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8005d60 <TIM_Base_SetConfig+0x150>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d003      	beq.n	8005cc2 <TIM_Base_SetConfig+0xb2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a29      	ldr	r2, [pc, #164]	@ (8005d64 <TIM_Base_SetConfig+0x154>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d108      	bne.n	8005cd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	689a      	ldr	r2, [r3, #8]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a10      	ldr	r2, [pc, #64]	@ (8005d3c <TIM_Base_SetConfig+0x12c>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d003      	beq.n	8005d08 <TIM_Base_SetConfig+0xf8>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a12      	ldr	r2, [pc, #72]	@ (8005d4c <TIM_Base_SetConfig+0x13c>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d103      	bne.n	8005d10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	691a      	ldr	r2, [r3, #16]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d105      	bne.n	8005d2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	f023 0201 	bic.w	r2, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	611a      	str	r2, [r3, #16]
  }
}
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	40010000 	.word	0x40010000
 8005d40:	40000400 	.word	0x40000400
 8005d44:	40000800 	.word	0x40000800
 8005d48:	40000c00 	.word	0x40000c00
 8005d4c:	40010400 	.word	0x40010400
 8005d50:	40014000 	.word	0x40014000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800
 8005d5c:	40001800 	.word	0x40001800
 8005d60:	40001c00 	.word	0x40001c00
 8005d64:	40002000 	.word	0x40002000

08005d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	f023 0201 	bic.w	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f023 030a 	bic.w	r3, r3, #10
 8005da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	621a      	str	r2, [r3, #32]
}
 8005dba:	bf00      	nop
 8005dbc:	371c      	adds	r7, #28
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b087      	sub	sp, #28
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	60f8      	str	r0, [r7, #12]
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a1b      	ldr	r3, [r3, #32]
 8005ddc:	f023 0210 	bic.w	r2, r3, #16
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	031b      	lsls	r3, r3, #12
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e26:	b480      	push	{r7}
 8005e28:	b085      	sub	sp, #20
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
 8005e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f043 0307 	orr.w	r3, r3, #7
 8005e48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	609a      	str	r2, [r3, #8]
}
 8005e50:	bf00      	nop
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	021a      	lsls	r2, r3, #8
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	609a      	str	r2, [r3, #8]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e05a      	b.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a21      	ldr	r2, [pc, #132]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d022      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f00:	d01d      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1d      	ldr	r2, [pc, #116]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d018      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a1b      	ldr	r2, [pc, #108]	@ (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d013      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d00e      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a18      	ldr	r2, [pc, #96]	@ (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d009      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a17      	ldr	r2, [pc, #92]	@ (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d004      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a15      	ldr	r2, [pc, #84]	@ (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d10c      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800
 8005f84:	40000c00 	.word	0x40000c00
 8005f88:	40010400 	.word	0x40010400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40001800 	.word	0x40001800

08005f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e042      	b.n	8006054 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d106      	bne.n	8005fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7fc fcf6 	bl	80029d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2224      	movs	r2, #36	@ 0x24
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 ffe7 	bl	8006fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695a      	ldr	r2, [r3, #20]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68da      	ldr	r2, [r3, #12]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2220      	movs	r2, #32
 8006040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3708      	adds	r7, #8
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08a      	sub	sp, #40	@ 0x28
 8006060:	af02      	add	r7, sp, #8
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	603b      	str	r3, [r7, #0]
 8006068:	4613      	mov	r3, r2
 800606a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b20      	cmp	r3, #32
 800607a:	d175      	bne.n	8006168 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d002      	beq.n	8006088 <HAL_UART_Transmit+0x2c>
 8006082:	88fb      	ldrh	r3, [r7, #6]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e06e      	b.n	800616a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2221      	movs	r2, #33	@ 0x21
 8006096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800609a:	f7fc ffe7 	bl	800306c <HAL_GetTick>
 800609e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	88fa      	ldrh	r2, [r7, #6]
 80060a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	88fa      	ldrh	r2, [r7, #6]
 80060aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060b4:	d108      	bne.n	80060c8 <HAL_UART_Transmit+0x6c>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d104      	bne.n	80060c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	e003      	b.n	80060d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060d0:	e02e      	b.n	8006130 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	2200      	movs	r2, #0
 80060da:	2180      	movs	r1, #128	@ 0x80
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f000 fcbf 	bl	8006a60 <UART_WaitOnFlagUntilTimeout>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d005      	beq.n	80060f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e03a      	b.n	800616a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10b      	bne.n	8006112 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006108:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	3302      	adds	r3, #2
 800610e:	61bb      	str	r3, [r7, #24]
 8006110:	e007      	b.n	8006122 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	781a      	ldrb	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	3301      	adds	r3, #1
 8006120:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006126:	b29b      	uxth	r3, r3
 8006128:	3b01      	subs	r3, #1
 800612a:	b29a      	uxth	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006134:	b29b      	uxth	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1cb      	bne.n	80060d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2200      	movs	r2, #0
 8006142:	2140      	movs	r1, #64	@ 0x40
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 fc8b 	bl	8006a60 <UART_WaitOnFlagUntilTimeout>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d005      	beq.n	800615c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e006      	b.n	800616a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2220      	movs	r2, #32
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006164:	2300      	movs	r3, #0
 8006166:	e000      	b.n	800616a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006168:	2302      	movs	r3, #2
  }
}
 800616a:	4618      	mov	r0, r3
 800616c:	3720      	adds	r7, #32
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b08a      	sub	sp, #40	@ 0x28
 8006176:	af02      	add	r7, sp, #8
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	603b      	str	r3, [r7, #0]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b20      	cmp	r3, #32
 8006190:	f040 8081 	bne.w	8006296 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <HAL_UART_Receive+0x2e>
 800619a:	88fb      	ldrh	r3, [r7, #6]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d101      	bne.n	80061a4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e079      	b.n	8006298 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2222      	movs	r2, #34	@ 0x22
 80061ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061b8:	f7fc ff58 	bl	800306c <HAL_GetTick>
 80061bc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	88fa      	ldrh	r2, [r7, #6]
 80061c2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	88fa      	ldrh	r2, [r7, #6]
 80061c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d2:	d108      	bne.n	80061e6 <HAL_UART_Receive+0x74>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d104      	bne.n	80061e6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80061dc:	2300      	movs	r3, #0
 80061de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	61bb      	str	r3, [r7, #24]
 80061e4:	e003      	b.n	80061ee <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80061ee:	e047      	b.n	8006280 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	2200      	movs	r2, #0
 80061f8:	2120      	movs	r1, #32
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f000 fc30 	bl	8006a60 <UART_WaitOnFlagUntilTimeout>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2220      	movs	r2, #32
 800620a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e042      	b.n	8006298 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10c      	bne.n	8006232 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	b29b      	uxth	r3, r3
 8006220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006224:	b29a      	uxth	r2, r3
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	3302      	adds	r3, #2
 800622e:	61bb      	str	r3, [r7, #24]
 8006230:	e01f      	b.n	8006272 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800623a:	d007      	beq.n	800624c <HAL_UART_Receive+0xda>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10a      	bne.n	800625a <HAL_UART_Receive+0xe8>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d106      	bne.n	800625a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	b2da      	uxtb	r2, r3
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	701a      	strb	r2, [r3, #0]
 8006258:	e008      	b.n	800626c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	b2db      	uxtb	r3, r3
 8006262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006266:	b2da      	uxtb	r2, r3
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	3301      	adds	r3, #1
 8006270:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006284:	b29b      	uxth	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1b2      	bne.n	80061f0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2220      	movs	r2, #32
 800628e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	e000      	b.n	8006298 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006296:	2302      	movs	r3, #2
  }
}
 8006298:	4618      	mov	r0, r3
 800629a:	3720      	adds	r7, #32
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	4613      	mov	r3, r2
 80062ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	d112      	bne.n	80062e0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_Receive_DMA+0x26>
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e00b      	b.n	80062e2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80062d0:	88fb      	ldrh	r3, [r7, #6]
 80062d2:	461a      	mov	r2, r3
 80062d4:	68b9      	ldr	r1, [r7, #8]
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f000 fc1c 	bl	8006b14 <UART_Start_Receive_DMA>
 80062dc:	4603      	mov	r3, r0
 80062de:	e000      	b.n	80062e2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80062e0:	2302      	movs	r3, #2
  }
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b0ba      	sub	sp, #232	@ 0xe8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006312:	2300      	movs	r3, #0
 8006314:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006318:	2300      	movs	r3, #0
 800631a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800631e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800632a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10f      	bne.n	8006352 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d009      	beq.n	8006352 <HAL_UART_IRQHandler+0x66>
 800633e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d003      	beq.n	8006352 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fd83 	bl	8006e56 <UART_Receive_IT>
      return;
 8006350:	e25b      	b.n	800680a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006352:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 80de 	beq.w	8006518 <HAL_UART_IRQHandler+0x22c>
 800635c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	2b00      	cmp	r3, #0
 8006366:	d106      	bne.n	8006376 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800636c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006370:	2b00      	cmp	r3, #0
 8006372:	f000 80d1 	beq.w	8006518 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <HAL_UART_IRQHandler+0xae>
 8006382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0201 	orr.w	r2, r3, #1
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800639a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00b      	beq.n	80063be <HAL_UART_IRQHandler+0xd2>
 80063a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b6:	f043 0202 	orr.w	r2, r3, #2
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00b      	beq.n	80063e2 <HAL_UART_IRQHandler+0xf6>
 80063ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d005      	beq.n	80063e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063da:	f043 0204 	orr.w	r2, r3, #4
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063e6:	f003 0308 	and.w	r3, r3, #8
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d011      	beq.n	8006412 <HAL_UART_IRQHandler+0x126>
 80063ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063f2:	f003 0320 	and.w	r3, r3, #32
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d105      	bne.n	8006406 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	d005      	beq.n	8006412 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640a:	f043 0208 	orr.w	r2, r3, #8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 81f2 	beq.w	8006800 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800641c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d008      	beq.n	800643a <HAL_UART_IRQHandler+0x14e>
 8006428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 fd0e 	bl	8006e56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b40      	cmp	r3, #64	@ 0x40
 8006446:	bf0c      	ite	eq
 8006448:	2301      	moveq	r3, #1
 800644a:	2300      	movne	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006456:	f003 0308 	and.w	r3, r3, #8
 800645a:	2b00      	cmp	r3, #0
 800645c:	d103      	bne.n	8006466 <HAL_UART_IRQHandler+0x17a>
 800645e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006462:	2b00      	cmp	r3, #0
 8006464:	d04f      	beq.n	8006506 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fc16 	bl	8006c98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006476:	2b40      	cmp	r3, #64	@ 0x40
 8006478:	d141      	bne.n	80064fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3314      	adds	r3, #20
 8006480:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006484:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006490:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006494:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006498:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3314      	adds	r3, #20
 80064a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1d9      	bne.n	800647a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d013      	beq.n	80064f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d2:	4a7e      	ldr	r2, [pc, #504]	@ (80066cc <HAL_UART_IRQHandler+0x3e0>)
 80064d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fd fd0a 	bl	8003ef4 <HAL_DMA_Abort_IT>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d016      	beq.n	8006514 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064f0:	4610      	mov	r0, r2
 80064f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f4:	e00e      	b.n	8006514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f99e 	bl	8006838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fc:	e00a      	b.n	8006514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f99a 	bl	8006838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006504:	e006      	b.n	8006514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f996 	bl	8006838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006512:	e175      	b.n	8006800 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006514:	bf00      	nop
    return;
 8006516:	e173      	b.n	8006800 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651c:	2b01      	cmp	r3, #1
 800651e:	f040 814f 	bne.w	80067c0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006526:	f003 0310 	and.w	r3, r3, #16
 800652a:	2b00      	cmp	r3, #0
 800652c:	f000 8148 	beq.w	80067c0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006534:	f003 0310 	and.w	r3, r3, #16
 8006538:	2b00      	cmp	r3, #0
 800653a:	f000 8141 	beq.w	80067c0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800653e:	2300      	movs	r3, #0
 8006540:	60bb      	str	r3, [r7, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	60bb      	str	r3, [r7, #8]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	60bb      	str	r3, [r7, #8]
 8006552:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655e:	2b40      	cmp	r3, #64	@ 0x40
 8006560:	f040 80b6 	bne.w	80066d0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006570:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 8145 	beq.w	8006804 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800657e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006582:	429a      	cmp	r2, r3
 8006584:	f080 813e 	bcs.w	8006804 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800658e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800659a:	f000 8088 	beq.w	80066ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	330c      	adds	r3, #12
 80065a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065ac:	e853 3f00 	ldrex	r3, [r3]
 80065b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	330c      	adds	r3, #12
 80065c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065da:	e841 2300 	strex	r3, r2, [r1]
 80065de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1d9      	bne.n	800659e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3314      	adds	r3, #20
 80065f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065fc:	f023 0301 	bic.w	r3, r3, #1
 8006600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3314      	adds	r3, #20
 800660a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800660e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006612:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006614:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006616:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800661a:	e841 2300 	strex	r3, r2, [r1]
 800661e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1e1      	bne.n	80065ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3314      	adds	r3, #20
 800662c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006630:	e853 3f00 	ldrex	r3, [r3]
 8006634:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800663c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3314      	adds	r3, #20
 8006646:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800664a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800664c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006650:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006652:	e841 2300 	strex	r3, r2, [r1]
 8006656:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1e3      	bne.n	8006626 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	330c      	adds	r3, #12
 8006672:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800667c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800667e:	f023 0310 	bic.w	r3, r3, #16
 8006682:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	330c      	adds	r3, #12
 800668c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006690:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006692:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006694:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006696:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006698:	e841 2300 	strex	r3, r2, [r1]
 800669c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800669e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1e3      	bne.n	800666c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fd fbb3 	bl	8003e14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2202      	movs	r2, #2
 80066b2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066bc:	b29b      	uxth	r3, r3
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	4619      	mov	r1, r3
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 f8c1 	bl	800684c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066ca:	e09b      	b.n	8006804 <HAL_UART_IRQHandler+0x518>
 80066cc:	08006d5f 	.word	0x08006d5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 808e 	beq.w	8006808 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80066ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 8089 	beq.w	8006808 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	330c      	adds	r3, #12
 80066fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006708:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800670c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	330c      	adds	r3, #12
 8006716:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800671a:	647a      	str	r2, [r7, #68]	@ 0x44
 800671c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006720:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e3      	bne.n	80066f6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	623b      	str	r3, [r7, #32]
   return(result);
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	f023 0301 	bic.w	r3, r3, #1
 8006744:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3314      	adds	r3, #20
 800674e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006752:	633a      	str	r2, [r7, #48]	@ 0x30
 8006754:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e3      	bne.n	800672e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	330c      	adds	r3, #12
 800677a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	60fb      	str	r3, [r7, #12]
   return(result);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0310 	bic.w	r3, r3, #16
 800678a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006798:	61fa      	str	r2, [r7, #28]
 800679a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	69b9      	ldr	r1, [r7, #24]
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	617b      	str	r3, [r7, #20]
   return(result);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e3      	bne.n	8006774 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2202      	movs	r2, #2
 80067b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067b6:	4619      	mov	r1, r3
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 f847 	bl	800684c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067be:	e023      	b.n	8006808 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <HAL_UART_IRQHandler+0x4f4>
 80067cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d003      	beq.n	80067e0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 fad4 	bl	8006d86 <UART_Transmit_IT>
    return;
 80067de:	e014      	b.n	800680a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00e      	beq.n	800680a <HAL_UART_IRQHandler+0x51e>
 80067ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d008      	beq.n	800680a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fb14 	bl	8006e26 <UART_EndTransmit_IT>
    return;
 80067fe:	e004      	b.n	800680a <HAL_UART_IRQHandler+0x51e>
    return;
 8006800:	bf00      	nop
 8006802:	e002      	b.n	800680a <HAL_UART_IRQHandler+0x51e>
      return;
 8006804:	bf00      	nop
 8006806:	e000      	b.n	800680a <HAL_UART_IRQHandler+0x51e>
      return;
 8006808:	bf00      	nop
  }
}
 800680a:	37e8      	adds	r7, #232	@ 0xe8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	460b      	mov	r3, r1
 8006856:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b09c      	sub	sp, #112	@ 0x70
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006870:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800687c:	2b00      	cmp	r3, #0
 800687e:	d172      	bne.n	8006966 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006882:	2200      	movs	r2, #0
 8006884:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	330c      	adds	r3, #12
 800688c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006890:	e853 3f00 	ldrex	r3, [r3]
 8006894:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800689c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800689e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	330c      	adds	r3, #12
 80068a4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80068a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068a8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e5      	bne.n	8006886 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	3314      	adds	r3, #20
 80068c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068cc:	f023 0301 	bic.w	r3, r3, #1
 80068d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80068d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3314      	adds	r3, #20
 80068d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80068da:	647a      	str	r2, [r7, #68]	@ 0x44
 80068dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e5      	bne.n	80068ba <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3314      	adds	r3, #20
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f8:	e853 3f00 	ldrex	r3, [r3]
 80068fc:	623b      	str	r3, [r7, #32]
   return(result);
 80068fe:	6a3b      	ldr	r3, [r7, #32]
 8006900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006904:	663b      	str	r3, [r7, #96]	@ 0x60
 8006906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3314      	adds	r3, #20
 800690c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800690e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006910:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006912:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006914:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006916:	e841 2300 	strex	r3, r2, [r1]
 800691a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800691c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1e5      	bne.n	80068ee <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006924:	2220      	movs	r2, #32
 8006926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800692a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800692c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800692e:	2b01      	cmp	r3, #1
 8006930:	d119      	bne.n	8006966 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	330c      	adds	r3, #12
 8006938:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	60fb      	str	r3, [r7, #12]
   return(result);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f023 0310 	bic.w	r3, r3, #16
 8006948:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800694a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	330c      	adds	r3, #12
 8006950:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006952:	61fa      	str	r2, [r7, #28]
 8006954:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	69b9      	ldr	r1, [r7, #24]
 8006958:	69fa      	ldr	r2, [r7, #28]
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	617b      	str	r3, [r7, #20]
   return(result);
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e5      	bne.n	8006932 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006968:	2200      	movs	r2, #0
 800696a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800696c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800696e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006970:	2b01      	cmp	r3, #1
 8006972:	d106      	bne.n	8006982 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006976:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006978:	4619      	mov	r1, r3
 800697a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800697c:	f7ff ff66 	bl	800684c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006980:	e002      	b.n	8006988 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006982:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006984:	f7fb fb5e 	bl	8002044 <HAL_UART_RxCpltCallback>
}
 8006988:	bf00      	nop
 800698a:	3770      	adds	r7, #112	@ 0x70
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2201      	movs	r2, #1
 80069a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d108      	bne.n	80069be <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069b0:	085b      	lsrs	r3, r3, #1
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	4619      	mov	r1, r3
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f7ff ff48 	bl	800684c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069bc:	e002      	b.n	80069c4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f7ff ff30 	bl	8006824 <HAL_UART_RxHalfCpltCallback>
}
 80069c4:	bf00      	nop
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069dc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	695b      	ldr	r3, [r3, #20]
 80069e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e8:	2b80      	cmp	r3, #128	@ 0x80
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b21      	cmp	r3, #33	@ 0x21
 80069fe:	d108      	bne.n	8006a12 <UART_DMAError+0x46>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d005      	beq.n	8006a12 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006a0c:	68b8      	ldr	r0, [r7, #8]
 8006a0e:	f000 f91b 	bl	8006c48 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1c:	2b40      	cmp	r3, #64	@ 0x40
 8006a1e:	bf0c      	ite	eq
 8006a20:	2301      	moveq	r3, #1
 8006a22:	2300      	movne	r3, #0
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b22      	cmp	r3, #34	@ 0x22
 8006a32:	d108      	bne.n	8006a46 <UART_DMAError+0x7a>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d005      	beq.n	8006a46 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006a40:	68b8      	ldr	r0, [r7, #8]
 8006a42:	f000 f929 	bl	8006c98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a4a:	f043 0210 	orr.w	r2, r3, #16
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a52:	68b8      	ldr	r0, [r7, #8]
 8006a54:	f7ff fef0 	bl	8006838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a58:	bf00      	nop
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b086      	sub	sp, #24
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	603b      	str	r3, [r7, #0]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a70:	e03b      	b.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a72:	6a3b      	ldr	r3, [r7, #32]
 8006a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a78:	d037      	beq.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a7a:	f7fc faf7 	bl	800306c <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	6a3a      	ldr	r2, [r7, #32]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d302      	bcc.n	8006a90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e03a      	b.n	8006b0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d023      	beq.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	2b80      	cmp	r3, #128	@ 0x80
 8006aa6:	d020      	beq.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b40      	cmp	r3, #64	@ 0x40
 8006aac:	d01d      	beq.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	d116      	bne.n	8006aea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006abc:	2300      	movs	r3, #0
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	617b      	str	r3, [r7, #20]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	617b      	str	r3, [r7, #20]
 8006ad0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f000 f8e0 	bl	8006c98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2208      	movs	r2, #8
 8006adc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e00f      	b.n	8006b0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4013      	ands	r3, r2
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	bf0c      	ite	eq
 8006afa:	2301      	moveq	r3, #1
 8006afc:	2300      	movne	r3, #0
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	461a      	mov	r2, r3
 8006b02:	79fb      	ldrb	r3, [r7, #7]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d0b4      	beq.n	8006a72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b098      	sub	sp, #96	@ 0x60
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	4613      	mov	r3, r2
 8006b20:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	88fa      	ldrh	r2, [r7, #6]
 8006b2c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2222      	movs	r2, #34	@ 0x22
 8006b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b40:	4a3e      	ldr	r2, [pc, #248]	@ (8006c3c <UART_Start_Receive_DMA+0x128>)
 8006b42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b48:	4a3d      	ldr	r2, [pc, #244]	@ (8006c40 <UART_Start_Receive_DMA+0x12c>)
 8006b4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b50:	4a3c      	ldr	r2, [pc, #240]	@ (8006c44 <UART_Start_Receive_DMA+0x130>)
 8006b52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b58:	2200      	movs	r2, #0
 8006b5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006b5c:	f107 0308 	add.w	r3, r7, #8
 8006b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3304      	adds	r3, #4
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	88fb      	ldrh	r3, [r7, #6]
 8006b74:	f7fd f8f6 	bl	8003d64 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006b78:	2300      	movs	r3, #0
 8006b7a:	613b      	str	r3, [r7, #16]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	613b      	str	r3, [r7, #16]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	613b      	str	r3, [r7, #16]
 8006b8c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d019      	beq.n	8006bca <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ba0:	e853 3f00 	ldrex	r3, [r3]
 8006ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006bb6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006bbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bbe:	e841 2300 	strex	r3, r2, [r1]
 8006bc2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1e5      	bne.n	8006b96 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3314      	adds	r3, #20
 8006bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bdc:	f043 0301 	orr.w	r3, r3, #1
 8006be0:	657b      	str	r3, [r7, #84]	@ 0x54
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3314      	adds	r3, #20
 8006be8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bea:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006bec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006bf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e5      	bne.n	8006bca <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3314      	adds	r3, #20
 8006c04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c14:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3314      	adds	r3, #20
 8006c1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006c1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	6a39      	ldr	r1, [r7, #32]
 8006c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e5      	bne.n	8006bfe <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3760      	adds	r7, #96	@ 0x60
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	08006865 	.word	0x08006865
 8006c40:	08006991 	.word	0x08006991
 8006c44:	080069cd 	.word	0x080069cd

08006c48 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b089      	sub	sp, #36	@ 0x24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	330c      	adds	r3, #12
 8006c56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	e853 3f00 	ldrex	r3, [r3]
 8006c5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006c66:	61fb      	str	r3, [r7, #28]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	330c      	adds	r3, #12
 8006c6e:	69fa      	ldr	r2, [r7, #28]
 8006c70:	61ba      	str	r2, [r7, #24]
 8006c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c74:	6979      	ldr	r1, [r7, #20]
 8006c76:	69ba      	ldr	r2, [r7, #24]
 8006c78:	e841 2300 	strex	r3, r2, [r1]
 8006c7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1e5      	bne.n	8006c50 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2220      	movs	r2, #32
 8006c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006c8c:	bf00      	nop
 8006c8e:	3724      	adds	r7, #36	@ 0x24
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b095      	sub	sp, #84	@ 0x54
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	330c      	adds	r3, #12
 8006ca6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cc0:	643a      	str	r2, [r7, #64]	@ 0x40
 8006cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3314      	adds	r3, #20
 8006cda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cdc:	6a3b      	ldr	r3, [r7, #32]
 8006cde:	e853 3f00 	ldrex	r3, [r3]
 8006ce2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	f023 0301 	bic.w	r3, r3, #1
 8006cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3314      	adds	r3, #20
 8006cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cfc:	e841 2300 	strex	r3, r2, [r1]
 8006d00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1e5      	bne.n	8006cd4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d119      	bne.n	8006d44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	330c      	adds	r3, #12
 8006d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	e853 3f00 	ldrex	r3, [r3]
 8006d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f023 0310 	bic.w	r3, r3, #16
 8006d26:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	330c      	adds	r3, #12
 8006d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d30:	61ba      	str	r2, [r7, #24]
 8006d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	6979      	ldr	r1, [r7, #20]
 8006d36:	69ba      	ldr	r2, [r7, #24]
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e5      	bne.n	8006d10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2220      	movs	r2, #32
 8006d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d52:	bf00      	nop
 8006d54:	3754      	adds	r7, #84	@ 0x54
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr

08006d5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b084      	sub	sp, #16
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f7ff fd5d 	bl	8006838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d7e:	bf00      	nop
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d86:	b480      	push	{r7}
 8006d88:	b085      	sub	sp, #20
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b21      	cmp	r3, #33	@ 0x21
 8006d98:	d13e      	bne.n	8006e18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006da2:	d114      	bne.n	8006dce <UART_Transmit_IT+0x48>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d110      	bne.n	8006dce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	881b      	ldrh	r3, [r3, #0]
 8006db6:	461a      	mov	r2, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dc0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	1c9a      	adds	r2, r3, #2
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	621a      	str	r2, [r3, #32]
 8006dcc:	e008      	b.n	8006de0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	1c59      	adds	r1, r3, #1
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6211      	str	r1, [r2, #32]
 8006dd8:	781a      	ldrb	r2, [r3, #0]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	3b01      	subs	r3, #1
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	4619      	mov	r1, r3
 8006dee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10f      	bne.n	8006e14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68da      	ldr	r2, [r3, #12]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e14:	2300      	movs	r3, #0
 8006e16:	e000      	b.n	8006e1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e18:	2302      	movs	r3, #2
  }
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b082      	sub	sp, #8
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2220      	movs	r2, #32
 8006e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7ff fce2 	bl	8006810 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e4c:	2300      	movs	r3, #0
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3708      	adds	r7, #8
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b08c      	sub	sp, #48	@ 0x30
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b22      	cmp	r3, #34	@ 0x22
 8006e68:	f040 80ae 	bne.w	8006fc8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e74:	d117      	bne.n	8006ea6 <UART_Receive_IT+0x50>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d113      	bne.n	8006ea6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e86:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9e:	1c9a      	adds	r2, r3, #2
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ea4:	e026      	b.n	8006ef4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006eac:	2300      	movs	r3, #0
 8006eae:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb8:	d007      	beq.n	8006eca <UART_Receive_IT+0x74>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10a      	bne.n	8006ed8 <UART_Receive_IT+0x82>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	b2da      	uxtb	r2, r3
 8006ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed4:	701a      	strb	r2, [r3, #0]
 8006ed6:	e008      	b.n	8006eea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	4619      	mov	r1, r3
 8006f02:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d15d      	bne.n	8006fc4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 0220 	bic.w	r2, r2, #32
 8006f16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68da      	ldr	r2, [r3, #12]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	695a      	ldr	r2, [r3, #20]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f022 0201 	bic.w	r2, r2, #1
 8006f36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d135      	bne.n	8006fba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	330c      	adds	r3, #12
 8006f5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	e853 3f00 	ldrex	r3, [r3]
 8006f62:	613b      	str	r3, [r7, #16]
   return(result);
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f023 0310 	bic.w	r3, r3, #16
 8006f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	330c      	adds	r3, #12
 8006f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f74:	623a      	str	r2, [r7, #32]
 8006f76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f78:	69f9      	ldr	r1, [r7, #28]
 8006f7a:	6a3a      	ldr	r2, [r7, #32]
 8006f7c:	e841 2300 	strex	r3, r2, [r1]
 8006f80:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1e5      	bne.n	8006f54 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0310 	and.w	r3, r3, #16
 8006f92:	2b10      	cmp	r3, #16
 8006f94:	d10a      	bne.n	8006fac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f96:	2300      	movs	r3, #0
 8006f98:	60fb      	str	r3, [r7, #12]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	60fb      	str	r3, [r7, #12]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]
 8006faa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7ff fc4a 	bl	800684c <HAL_UARTEx_RxEventCallback>
 8006fb8:	e002      	b.n	8006fc0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7fb f842 	bl	8002044 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	e002      	b.n	8006fca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	e000      	b.n	8006fca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006fc8:	2302      	movs	r3, #2
  }
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3730      	adds	r7, #48	@ 0x30
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
	...

08006fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fd8:	b0c0      	sub	sp, #256	@ 0x100
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff0:	68d9      	ldr	r1, [r3, #12]
 8006ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	ea40 0301 	orr.w	r3, r0, r1
 8006ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	431a      	orrs	r2, r3
 800700c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007010:	695b      	ldr	r3, [r3, #20]
 8007012:	431a      	orrs	r2, r3
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	4313      	orrs	r3, r2
 800701c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800702c:	f021 010c 	bic.w	r1, r1, #12
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800703a:	430b      	orrs	r3, r1
 800703c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800703e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800704a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800704e:	6999      	ldr	r1, [r3, #24]
 8007050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	ea40 0301 	orr.w	r3, r0, r1
 800705a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	4b8f      	ldr	r3, [pc, #572]	@ (80072a0 <UART_SetConfig+0x2cc>)
 8007064:	429a      	cmp	r2, r3
 8007066:	d005      	beq.n	8007074 <UART_SetConfig+0xa0>
 8007068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	4b8d      	ldr	r3, [pc, #564]	@ (80072a4 <UART_SetConfig+0x2d0>)
 8007070:	429a      	cmp	r2, r3
 8007072:	d104      	bne.n	800707e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007074:	f7fd fdc2 	bl	8004bfc <HAL_RCC_GetPCLK2Freq>
 8007078:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800707c:	e003      	b.n	8007086 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800707e:	f7fd fda9 	bl	8004bd4 <HAL_RCC_GetPCLK1Freq>
 8007082:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007090:	f040 810c 	bne.w	80072ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007098:	2200      	movs	r2, #0
 800709a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800709e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80070a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80070a6:	4622      	mov	r2, r4
 80070a8:	462b      	mov	r3, r5
 80070aa:	1891      	adds	r1, r2, r2
 80070ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80070ae:	415b      	adcs	r3, r3
 80070b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070b6:	4621      	mov	r1, r4
 80070b8:	eb12 0801 	adds.w	r8, r2, r1
 80070bc:	4629      	mov	r1, r5
 80070be:	eb43 0901 	adc.w	r9, r3, r1
 80070c2:	f04f 0200 	mov.w	r2, #0
 80070c6:	f04f 0300 	mov.w	r3, #0
 80070ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070d6:	4690      	mov	r8, r2
 80070d8:	4699      	mov	r9, r3
 80070da:	4623      	mov	r3, r4
 80070dc:	eb18 0303 	adds.w	r3, r8, r3
 80070e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070e4:	462b      	mov	r3, r5
 80070e6:	eb49 0303 	adc.w	r3, r9, r3
 80070ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80070fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007102:	460b      	mov	r3, r1
 8007104:	18db      	adds	r3, r3, r3
 8007106:	653b      	str	r3, [r7, #80]	@ 0x50
 8007108:	4613      	mov	r3, r2
 800710a:	eb42 0303 	adc.w	r3, r2, r3
 800710e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007114:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007118:	f7f9 fdd6 	bl	8000cc8 <__aeabi_uldivmod>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4b61      	ldr	r3, [pc, #388]	@ (80072a8 <UART_SetConfig+0x2d4>)
 8007122:	fba3 2302 	umull	r2, r3, r3, r2
 8007126:	095b      	lsrs	r3, r3, #5
 8007128:	011c      	lsls	r4, r3, #4
 800712a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800712e:	2200      	movs	r2, #0
 8007130:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007134:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800713c:	4642      	mov	r2, r8
 800713e:	464b      	mov	r3, r9
 8007140:	1891      	adds	r1, r2, r2
 8007142:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007144:	415b      	adcs	r3, r3
 8007146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800714c:	4641      	mov	r1, r8
 800714e:	eb12 0a01 	adds.w	sl, r2, r1
 8007152:	4649      	mov	r1, r9
 8007154:	eb43 0b01 	adc.w	fp, r3, r1
 8007158:	f04f 0200 	mov.w	r2, #0
 800715c:	f04f 0300 	mov.w	r3, #0
 8007160:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007164:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800716c:	4692      	mov	sl, r2
 800716e:	469b      	mov	fp, r3
 8007170:	4643      	mov	r3, r8
 8007172:	eb1a 0303 	adds.w	r3, sl, r3
 8007176:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800717a:	464b      	mov	r3, r9
 800717c:	eb4b 0303 	adc.w	r3, fp, r3
 8007180:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007190:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007194:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007198:	460b      	mov	r3, r1
 800719a:	18db      	adds	r3, r3, r3
 800719c:	643b      	str	r3, [r7, #64]	@ 0x40
 800719e:	4613      	mov	r3, r2
 80071a0:	eb42 0303 	adc.w	r3, r2, r3
 80071a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80071a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80071aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80071ae:	f7f9 fd8b 	bl	8000cc8 <__aeabi_uldivmod>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	4b3b      	ldr	r3, [pc, #236]	@ (80072a8 <UART_SetConfig+0x2d4>)
 80071ba:	fba3 2301 	umull	r2, r3, r3, r1
 80071be:	095b      	lsrs	r3, r3, #5
 80071c0:	2264      	movs	r2, #100	@ 0x64
 80071c2:	fb02 f303 	mul.w	r3, r2, r3
 80071c6:	1acb      	subs	r3, r1, r3
 80071c8:	00db      	lsls	r3, r3, #3
 80071ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071ce:	4b36      	ldr	r3, [pc, #216]	@ (80072a8 <UART_SetConfig+0x2d4>)
 80071d0:	fba3 2302 	umull	r2, r3, r3, r2
 80071d4:	095b      	lsrs	r3, r3, #5
 80071d6:	005b      	lsls	r3, r3, #1
 80071d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071dc:	441c      	add	r4, r3
 80071de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071e2:	2200      	movs	r2, #0
 80071e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80071f0:	4642      	mov	r2, r8
 80071f2:	464b      	mov	r3, r9
 80071f4:	1891      	adds	r1, r2, r2
 80071f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80071f8:	415b      	adcs	r3, r3
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007200:	4641      	mov	r1, r8
 8007202:	1851      	adds	r1, r2, r1
 8007204:	6339      	str	r1, [r7, #48]	@ 0x30
 8007206:	4649      	mov	r1, r9
 8007208:	414b      	adcs	r3, r1
 800720a:	637b      	str	r3, [r7, #52]	@ 0x34
 800720c:	f04f 0200 	mov.w	r2, #0
 8007210:	f04f 0300 	mov.w	r3, #0
 8007214:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007218:	4659      	mov	r1, fp
 800721a:	00cb      	lsls	r3, r1, #3
 800721c:	4651      	mov	r1, sl
 800721e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007222:	4651      	mov	r1, sl
 8007224:	00ca      	lsls	r2, r1, #3
 8007226:	4610      	mov	r0, r2
 8007228:	4619      	mov	r1, r3
 800722a:	4603      	mov	r3, r0
 800722c:	4642      	mov	r2, r8
 800722e:	189b      	adds	r3, r3, r2
 8007230:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007234:	464b      	mov	r3, r9
 8007236:	460a      	mov	r2, r1
 8007238:	eb42 0303 	adc.w	r3, r2, r3
 800723c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800724c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007254:	460b      	mov	r3, r1
 8007256:	18db      	adds	r3, r3, r3
 8007258:	62bb      	str	r3, [r7, #40]	@ 0x28
 800725a:	4613      	mov	r3, r2
 800725c:	eb42 0303 	adc.w	r3, r2, r3
 8007260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007266:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800726a:	f7f9 fd2d 	bl	8000cc8 <__aeabi_uldivmod>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	4b0d      	ldr	r3, [pc, #52]	@ (80072a8 <UART_SetConfig+0x2d4>)
 8007274:	fba3 1302 	umull	r1, r3, r3, r2
 8007278:	095b      	lsrs	r3, r3, #5
 800727a:	2164      	movs	r1, #100	@ 0x64
 800727c:	fb01 f303 	mul.w	r3, r1, r3
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	00db      	lsls	r3, r3, #3
 8007284:	3332      	adds	r3, #50	@ 0x32
 8007286:	4a08      	ldr	r2, [pc, #32]	@ (80072a8 <UART_SetConfig+0x2d4>)
 8007288:	fba2 2303 	umull	r2, r3, r2, r3
 800728c:	095b      	lsrs	r3, r3, #5
 800728e:	f003 0207 	and.w	r2, r3, #7
 8007292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4422      	add	r2, r4
 800729a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800729c:	e106      	b.n	80074ac <UART_SetConfig+0x4d8>
 800729e:	bf00      	nop
 80072a0:	40011000 	.word	0x40011000
 80072a4:	40011400 	.word	0x40011400
 80072a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072b0:	2200      	movs	r2, #0
 80072b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072be:	4642      	mov	r2, r8
 80072c0:	464b      	mov	r3, r9
 80072c2:	1891      	adds	r1, r2, r2
 80072c4:	6239      	str	r1, [r7, #32]
 80072c6:	415b      	adcs	r3, r3
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072ce:	4641      	mov	r1, r8
 80072d0:	1854      	adds	r4, r2, r1
 80072d2:	4649      	mov	r1, r9
 80072d4:	eb43 0501 	adc.w	r5, r3, r1
 80072d8:	f04f 0200 	mov.w	r2, #0
 80072dc:	f04f 0300 	mov.w	r3, #0
 80072e0:	00eb      	lsls	r3, r5, #3
 80072e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072e6:	00e2      	lsls	r2, r4, #3
 80072e8:	4614      	mov	r4, r2
 80072ea:	461d      	mov	r5, r3
 80072ec:	4643      	mov	r3, r8
 80072ee:	18e3      	adds	r3, r4, r3
 80072f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072f4:	464b      	mov	r3, r9
 80072f6:	eb45 0303 	adc.w	r3, r5, r3
 80072fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800730a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800730e:	f04f 0200 	mov.w	r2, #0
 8007312:	f04f 0300 	mov.w	r3, #0
 8007316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800731a:	4629      	mov	r1, r5
 800731c:	008b      	lsls	r3, r1, #2
 800731e:	4621      	mov	r1, r4
 8007320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007324:	4621      	mov	r1, r4
 8007326:	008a      	lsls	r2, r1, #2
 8007328:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800732c:	f7f9 fccc 	bl	8000cc8 <__aeabi_uldivmod>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4b60      	ldr	r3, [pc, #384]	@ (80074b8 <UART_SetConfig+0x4e4>)
 8007336:	fba3 2302 	umull	r2, r3, r3, r2
 800733a:	095b      	lsrs	r3, r3, #5
 800733c:	011c      	lsls	r4, r3, #4
 800733e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007342:	2200      	movs	r2, #0
 8007344:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007348:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800734c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007350:	4642      	mov	r2, r8
 8007352:	464b      	mov	r3, r9
 8007354:	1891      	adds	r1, r2, r2
 8007356:	61b9      	str	r1, [r7, #24]
 8007358:	415b      	adcs	r3, r3
 800735a:	61fb      	str	r3, [r7, #28]
 800735c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007360:	4641      	mov	r1, r8
 8007362:	1851      	adds	r1, r2, r1
 8007364:	6139      	str	r1, [r7, #16]
 8007366:	4649      	mov	r1, r9
 8007368:	414b      	adcs	r3, r1
 800736a:	617b      	str	r3, [r7, #20]
 800736c:	f04f 0200 	mov.w	r2, #0
 8007370:	f04f 0300 	mov.w	r3, #0
 8007374:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007378:	4659      	mov	r1, fp
 800737a:	00cb      	lsls	r3, r1, #3
 800737c:	4651      	mov	r1, sl
 800737e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007382:	4651      	mov	r1, sl
 8007384:	00ca      	lsls	r2, r1, #3
 8007386:	4610      	mov	r0, r2
 8007388:	4619      	mov	r1, r3
 800738a:	4603      	mov	r3, r0
 800738c:	4642      	mov	r2, r8
 800738e:	189b      	adds	r3, r3, r2
 8007390:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007394:	464b      	mov	r3, r9
 8007396:	460a      	mov	r2, r1
 8007398:	eb42 0303 	adc.w	r3, r2, r3
 800739c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80073ac:	f04f 0200 	mov.w	r2, #0
 80073b0:	f04f 0300 	mov.w	r3, #0
 80073b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073b8:	4649      	mov	r1, r9
 80073ba:	008b      	lsls	r3, r1, #2
 80073bc:	4641      	mov	r1, r8
 80073be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073c2:	4641      	mov	r1, r8
 80073c4:	008a      	lsls	r2, r1, #2
 80073c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073ca:	f7f9 fc7d 	bl	8000cc8 <__aeabi_uldivmod>
 80073ce:	4602      	mov	r2, r0
 80073d0:	460b      	mov	r3, r1
 80073d2:	4611      	mov	r1, r2
 80073d4:	4b38      	ldr	r3, [pc, #224]	@ (80074b8 <UART_SetConfig+0x4e4>)
 80073d6:	fba3 2301 	umull	r2, r3, r3, r1
 80073da:	095b      	lsrs	r3, r3, #5
 80073dc:	2264      	movs	r2, #100	@ 0x64
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	1acb      	subs	r3, r1, r3
 80073e4:	011b      	lsls	r3, r3, #4
 80073e6:	3332      	adds	r3, #50	@ 0x32
 80073e8:	4a33      	ldr	r2, [pc, #204]	@ (80074b8 <UART_SetConfig+0x4e4>)
 80073ea:	fba2 2303 	umull	r2, r3, r2, r3
 80073ee:	095b      	lsrs	r3, r3, #5
 80073f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073f4:	441c      	add	r4, r3
 80073f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073fa:	2200      	movs	r2, #0
 80073fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80073fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8007400:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007404:	4642      	mov	r2, r8
 8007406:	464b      	mov	r3, r9
 8007408:	1891      	adds	r1, r2, r2
 800740a:	60b9      	str	r1, [r7, #8]
 800740c:	415b      	adcs	r3, r3
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007414:	4641      	mov	r1, r8
 8007416:	1851      	adds	r1, r2, r1
 8007418:	6039      	str	r1, [r7, #0]
 800741a:	4649      	mov	r1, r9
 800741c:	414b      	adcs	r3, r1
 800741e:	607b      	str	r3, [r7, #4]
 8007420:	f04f 0200 	mov.w	r2, #0
 8007424:	f04f 0300 	mov.w	r3, #0
 8007428:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800742c:	4659      	mov	r1, fp
 800742e:	00cb      	lsls	r3, r1, #3
 8007430:	4651      	mov	r1, sl
 8007432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007436:	4651      	mov	r1, sl
 8007438:	00ca      	lsls	r2, r1, #3
 800743a:	4610      	mov	r0, r2
 800743c:	4619      	mov	r1, r3
 800743e:	4603      	mov	r3, r0
 8007440:	4642      	mov	r2, r8
 8007442:	189b      	adds	r3, r3, r2
 8007444:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007446:	464b      	mov	r3, r9
 8007448:	460a      	mov	r2, r1
 800744a:	eb42 0303 	adc.w	r3, r2, r3
 800744e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	663b      	str	r3, [r7, #96]	@ 0x60
 800745a:	667a      	str	r2, [r7, #100]	@ 0x64
 800745c:	f04f 0200 	mov.w	r2, #0
 8007460:	f04f 0300 	mov.w	r3, #0
 8007464:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007468:	4649      	mov	r1, r9
 800746a:	008b      	lsls	r3, r1, #2
 800746c:	4641      	mov	r1, r8
 800746e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007472:	4641      	mov	r1, r8
 8007474:	008a      	lsls	r2, r1, #2
 8007476:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800747a:	f7f9 fc25 	bl	8000cc8 <__aeabi_uldivmod>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <UART_SetConfig+0x4e4>)
 8007484:	fba3 1302 	umull	r1, r3, r3, r2
 8007488:	095b      	lsrs	r3, r3, #5
 800748a:	2164      	movs	r1, #100	@ 0x64
 800748c:	fb01 f303 	mul.w	r3, r1, r3
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	011b      	lsls	r3, r3, #4
 8007494:	3332      	adds	r3, #50	@ 0x32
 8007496:	4a08      	ldr	r2, [pc, #32]	@ (80074b8 <UART_SetConfig+0x4e4>)
 8007498:	fba2 2303 	umull	r2, r3, r2, r3
 800749c:	095b      	lsrs	r3, r3, #5
 800749e:	f003 020f 	and.w	r2, r3, #15
 80074a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4422      	add	r2, r4
 80074aa:	609a      	str	r2, [r3, #8]
}
 80074ac:	bf00      	nop
 80074ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074b2:	46bd      	mov	sp, r7
 80074b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074b8:	51eb851f 	.word	0x51eb851f

080074bc <malloc>:
 80074bc:	4b02      	ldr	r3, [pc, #8]	@ (80074c8 <malloc+0xc>)
 80074be:	4601      	mov	r1, r0
 80074c0:	6818      	ldr	r0, [r3, #0]
 80074c2:	f000 b825 	b.w	8007510 <_malloc_r>
 80074c6:	bf00      	nop
 80074c8:	20000188 	.word	0x20000188

080074cc <sbrk_aligned>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	4e0f      	ldr	r6, [pc, #60]	@ (800750c <sbrk_aligned+0x40>)
 80074d0:	460c      	mov	r4, r1
 80074d2:	6831      	ldr	r1, [r6, #0]
 80074d4:	4605      	mov	r5, r0
 80074d6:	b911      	cbnz	r1, 80074de <sbrk_aligned+0x12>
 80074d8:	f001 fe94 	bl	8009204 <_sbrk_r>
 80074dc:	6030      	str	r0, [r6, #0]
 80074de:	4621      	mov	r1, r4
 80074e0:	4628      	mov	r0, r5
 80074e2:	f001 fe8f 	bl	8009204 <_sbrk_r>
 80074e6:	1c43      	adds	r3, r0, #1
 80074e8:	d103      	bne.n	80074f2 <sbrk_aligned+0x26>
 80074ea:	f04f 34ff 	mov.w	r4, #4294967295
 80074ee:	4620      	mov	r0, r4
 80074f0:	bd70      	pop	{r4, r5, r6, pc}
 80074f2:	1cc4      	adds	r4, r0, #3
 80074f4:	f024 0403 	bic.w	r4, r4, #3
 80074f8:	42a0      	cmp	r0, r4
 80074fa:	d0f8      	beq.n	80074ee <sbrk_aligned+0x22>
 80074fc:	1a21      	subs	r1, r4, r0
 80074fe:	4628      	mov	r0, r5
 8007500:	f001 fe80 	bl	8009204 <_sbrk_r>
 8007504:	3001      	adds	r0, #1
 8007506:	d1f2      	bne.n	80074ee <sbrk_aligned+0x22>
 8007508:	e7ef      	b.n	80074ea <sbrk_aligned+0x1e>
 800750a:	bf00      	nop
 800750c:	200007fc 	.word	0x200007fc

08007510 <_malloc_r>:
 8007510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007514:	1ccd      	adds	r5, r1, #3
 8007516:	f025 0503 	bic.w	r5, r5, #3
 800751a:	3508      	adds	r5, #8
 800751c:	2d0c      	cmp	r5, #12
 800751e:	bf38      	it	cc
 8007520:	250c      	movcc	r5, #12
 8007522:	2d00      	cmp	r5, #0
 8007524:	4606      	mov	r6, r0
 8007526:	db01      	blt.n	800752c <_malloc_r+0x1c>
 8007528:	42a9      	cmp	r1, r5
 800752a:	d904      	bls.n	8007536 <_malloc_r+0x26>
 800752c:	230c      	movs	r3, #12
 800752e:	6033      	str	r3, [r6, #0]
 8007530:	2000      	movs	r0, #0
 8007532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800760c <_malloc_r+0xfc>
 800753a:	f000 f869 	bl	8007610 <__malloc_lock>
 800753e:	f8d8 3000 	ldr.w	r3, [r8]
 8007542:	461c      	mov	r4, r3
 8007544:	bb44      	cbnz	r4, 8007598 <_malloc_r+0x88>
 8007546:	4629      	mov	r1, r5
 8007548:	4630      	mov	r0, r6
 800754a:	f7ff ffbf 	bl	80074cc <sbrk_aligned>
 800754e:	1c43      	adds	r3, r0, #1
 8007550:	4604      	mov	r4, r0
 8007552:	d158      	bne.n	8007606 <_malloc_r+0xf6>
 8007554:	f8d8 4000 	ldr.w	r4, [r8]
 8007558:	4627      	mov	r7, r4
 800755a:	2f00      	cmp	r7, #0
 800755c:	d143      	bne.n	80075e6 <_malloc_r+0xd6>
 800755e:	2c00      	cmp	r4, #0
 8007560:	d04b      	beq.n	80075fa <_malloc_r+0xea>
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	4639      	mov	r1, r7
 8007566:	4630      	mov	r0, r6
 8007568:	eb04 0903 	add.w	r9, r4, r3
 800756c:	f001 fe4a 	bl	8009204 <_sbrk_r>
 8007570:	4581      	cmp	r9, r0
 8007572:	d142      	bne.n	80075fa <_malloc_r+0xea>
 8007574:	6821      	ldr	r1, [r4, #0]
 8007576:	1a6d      	subs	r5, r5, r1
 8007578:	4629      	mov	r1, r5
 800757a:	4630      	mov	r0, r6
 800757c:	f7ff ffa6 	bl	80074cc <sbrk_aligned>
 8007580:	3001      	adds	r0, #1
 8007582:	d03a      	beq.n	80075fa <_malloc_r+0xea>
 8007584:	6823      	ldr	r3, [r4, #0]
 8007586:	442b      	add	r3, r5
 8007588:	6023      	str	r3, [r4, #0]
 800758a:	f8d8 3000 	ldr.w	r3, [r8]
 800758e:	685a      	ldr	r2, [r3, #4]
 8007590:	bb62      	cbnz	r2, 80075ec <_malloc_r+0xdc>
 8007592:	f8c8 7000 	str.w	r7, [r8]
 8007596:	e00f      	b.n	80075b8 <_malloc_r+0xa8>
 8007598:	6822      	ldr	r2, [r4, #0]
 800759a:	1b52      	subs	r2, r2, r5
 800759c:	d420      	bmi.n	80075e0 <_malloc_r+0xd0>
 800759e:	2a0b      	cmp	r2, #11
 80075a0:	d917      	bls.n	80075d2 <_malloc_r+0xc2>
 80075a2:	1961      	adds	r1, r4, r5
 80075a4:	42a3      	cmp	r3, r4
 80075a6:	6025      	str	r5, [r4, #0]
 80075a8:	bf18      	it	ne
 80075aa:	6059      	strne	r1, [r3, #4]
 80075ac:	6863      	ldr	r3, [r4, #4]
 80075ae:	bf08      	it	eq
 80075b0:	f8c8 1000 	streq.w	r1, [r8]
 80075b4:	5162      	str	r2, [r4, r5]
 80075b6:	604b      	str	r3, [r1, #4]
 80075b8:	4630      	mov	r0, r6
 80075ba:	f000 f82f 	bl	800761c <__malloc_unlock>
 80075be:	f104 000b 	add.w	r0, r4, #11
 80075c2:	1d23      	adds	r3, r4, #4
 80075c4:	f020 0007 	bic.w	r0, r0, #7
 80075c8:	1ac2      	subs	r2, r0, r3
 80075ca:	bf1c      	itt	ne
 80075cc:	1a1b      	subne	r3, r3, r0
 80075ce:	50a3      	strne	r3, [r4, r2]
 80075d0:	e7af      	b.n	8007532 <_malloc_r+0x22>
 80075d2:	6862      	ldr	r2, [r4, #4]
 80075d4:	42a3      	cmp	r3, r4
 80075d6:	bf0c      	ite	eq
 80075d8:	f8c8 2000 	streq.w	r2, [r8]
 80075dc:	605a      	strne	r2, [r3, #4]
 80075de:	e7eb      	b.n	80075b8 <_malloc_r+0xa8>
 80075e0:	4623      	mov	r3, r4
 80075e2:	6864      	ldr	r4, [r4, #4]
 80075e4:	e7ae      	b.n	8007544 <_malloc_r+0x34>
 80075e6:	463c      	mov	r4, r7
 80075e8:	687f      	ldr	r7, [r7, #4]
 80075ea:	e7b6      	b.n	800755a <_malloc_r+0x4a>
 80075ec:	461a      	mov	r2, r3
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	42a3      	cmp	r3, r4
 80075f2:	d1fb      	bne.n	80075ec <_malloc_r+0xdc>
 80075f4:	2300      	movs	r3, #0
 80075f6:	6053      	str	r3, [r2, #4]
 80075f8:	e7de      	b.n	80075b8 <_malloc_r+0xa8>
 80075fa:	230c      	movs	r3, #12
 80075fc:	6033      	str	r3, [r6, #0]
 80075fe:	4630      	mov	r0, r6
 8007600:	f000 f80c 	bl	800761c <__malloc_unlock>
 8007604:	e794      	b.n	8007530 <_malloc_r+0x20>
 8007606:	6005      	str	r5, [r0, #0]
 8007608:	e7d6      	b.n	80075b8 <_malloc_r+0xa8>
 800760a:	bf00      	nop
 800760c:	20000800 	.word	0x20000800

08007610 <__malloc_lock>:
 8007610:	4801      	ldr	r0, [pc, #4]	@ (8007618 <__malloc_lock+0x8>)
 8007612:	f001 be44 	b.w	800929e <__retarget_lock_acquire_recursive>
 8007616:	bf00      	nop
 8007618:	20000944 	.word	0x20000944

0800761c <__malloc_unlock>:
 800761c:	4801      	ldr	r0, [pc, #4]	@ (8007624 <__malloc_unlock+0x8>)
 800761e:	f001 be3f 	b.w	80092a0 <__retarget_lock_release_recursive>
 8007622:	bf00      	nop
 8007624:	20000944 	.word	0x20000944

08007628 <sulp>:
 8007628:	b570      	push	{r4, r5, r6, lr}
 800762a:	4604      	mov	r4, r0
 800762c:	460d      	mov	r5, r1
 800762e:	ec45 4b10 	vmov	d0, r4, r5
 8007632:	4616      	mov	r6, r2
 8007634:	f003 fbaa 	bl	800ad8c <__ulp>
 8007638:	ec51 0b10 	vmov	r0, r1, d0
 800763c:	b17e      	cbz	r6, 800765e <sulp+0x36>
 800763e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007642:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007646:	2b00      	cmp	r3, #0
 8007648:	dd09      	ble.n	800765e <sulp+0x36>
 800764a:	051b      	lsls	r3, r3, #20
 800764c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007650:	2400      	movs	r4, #0
 8007652:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007656:	4622      	mov	r2, r4
 8007658:	462b      	mov	r3, r5
 800765a:	f7f8 ffed 	bl	8000638 <__aeabi_dmul>
 800765e:	ec41 0b10 	vmov	d0, r0, r1
 8007662:	bd70      	pop	{r4, r5, r6, pc}
 8007664:	0000      	movs	r0, r0
	...

08007668 <_strtod_l>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	b09f      	sub	sp, #124	@ 0x7c
 800766e:	460c      	mov	r4, r1
 8007670:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007672:	2200      	movs	r2, #0
 8007674:	921a      	str	r2, [sp, #104]	@ 0x68
 8007676:	9005      	str	r0, [sp, #20]
 8007678:	f04f 0a00 	mov.w	sl, #0
 800767c:	f04f 0b00 	mov.w	fp, #0
 8007680:	460a      	mov	r2, r1
 8007682:	9219      	str	r2, [sp, #100]	@ 0x64
 8007684:	7811      	ldrb	r1, [r2, #0]
 8007686:	292b      	cmp	r1, #43	@ 0x2b
 8007688:	d04a      	beq.n	8007720 <_strtod_l+0xb8>
 800768a:	d838      	bhi.n	80076fe <_strtod_l+0x96>
 800768c:	290d      	cmp	r1, #13
 800768e:	d832      	bhi.n	80076f6 <_strtod_l+0x8e>
 8007690:	2908      	cmp	r1, #8
 8007692:	d832      	bhi.n	80076fa <_strtod_l+0x92>
 8007694:	2900      	cmp	r1, #0
 8007696:	d03b      	beq.n	8007710 <_strtod_l+0xa8>
 8007698:	2200      	movs	r2, #0
 800769a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800769c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800769e:	782a      	ldrb	r2, [r5, #0]
 80076a0:	2a30      	cmp	r2, #48	@ 0x30
 80076a2:	f040 80b3 	bne.w	800780c <_strtod_l+0x1a4>
 80076a6:	786a      	ldrb	r2, [r5, #1]
 80076a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80076ac:	2a58      	cmp	r2, #88	@ 0x58
 80076ae:	d16e      	bne.n	800778e <_strtod_l+0x126>
 80076b0:	9302      	str	r3, [sp, #8]
 80076b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	4a8e      	ldr	r2, [pc, #568]	@ (80078f4 <_strtod_l+0x28c>)
 80076bc:	9805      	ldr	r0, [sp, #20]
 80076be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80076c0:	a919      	add	r1, sp, #100	@ 0x64
 80076c2:	f002 fd0b 	bl	800a0dc <__gethex>
 80076c6:	f010 060f 	ands.w	r6, r0, #15
 80076ca:	4604      	mov	r4, r0
 80076cc:	d005      	beq.n	80076da <_strtod_l+0x72>
 80076ce:	2e06      	cmp	r6, #6
 80076d0:	d128      	bne.n	8007724 <_strtod_l+0xbc>
 80076d2:	3501      	adds	r5, #1
 80076d4:	2300      	movs	r3, #0
 80076d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80076d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f040 858e 	bne.w	80081fe <_strtod_l+0xb96>
 80076e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e4:	b1cb      	cbz	r3, 800771a <_strtod_l+0xb2>
 80076e6:	4652      	mov	r2, sl
 80076e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80076ec:	ec43 2b10 	vmov	d0, r2, r3
 80076f0:	b01f      	add	sp, #124	@ 0x7c
 80076f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f6:	2920      	cmp	r1, #32
 80076f8:	d1ce      	bne.n	8007698 <_strtod_l+0x30>
 80076fa:	3201      	adds	r2, #1
 80076fc:	e7c1      	b.n	8007682 <_strtod_l+0x1a>
 80076fe:	292d      	cmp	r1, #45	@ 0x2d
 8007700:	d1ca      	bne.n	8007698 <_strtod_l+0x30>
 8007702:	2101      	movs	r1, #1
 8007704:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007706:	1c51      	adds	r1, r2, #1
 8007708:	9119      	str	r1, [sp, #100]	@ 0x64
 800770a:	7852      	ldrb	r2, [r2, #1]
 800770c:	2a00      	cmp	r2, #0
 800770e:	d1c5      	bne.n	800769c <_strtod_l+0x34>
 8007710:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007712:	9419      	str	r4, [sp, #100]	@ 0x64
 8007714:	2b00      	cmp	r3, #0
 8007716:	f040 8570 	bne.w	80081fa <_strtod_l+0xb92>
 800771a:	4652      	mov	r2, sl
 800771c:	465b      	mov	r3, fp
 800771e:	e7e5      	b.n	80076ec <_strtod_l+0x84>
 8007720:	2100      	movs	r1, #0
 8007722:	e7ef      	b.n	8007704 <_strtod_l+0x9c>
 8007724:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007726:	b13a      	cbz	r2, 8007738 <_strtod_l+0xd0>
 8007728:	2135      	movs	r1, #53	@ 0x35
 800772a:	a81c      	add	r0, sp, #112	@ 0x70
 800772c:	f003 fc28 	bl	800af80 <__copybits>
 8007730:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007732:	9805      	ldr	r0, [sp, #20]
 8007734:	f002 fff6 	bl	800a724 <_Bfree>
 8007738:	3e01      	subs	r6, #1
 800773a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800773c:	2e04      	cmp	r6, #4
 800773e:	d806      	bhi.n	800774e <_strtod_l+0xe6>
 8007740:	e8df f006 	tbb	[pc, r6]
 8007744:	201d0314 	.word	0x201d0314
 8007748:	14          	.byte	0x14
 8007749:	00          	.byte	0x00
 800774a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800774e:	05e1      	lsls	r1, r4, #23
 8007750:	bf48      	it	mi
 8007752:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007756:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800775a:	0d1b      	lsrs	r3, r3, #20
 800775c:	051b      	lsls	r3, r3, #20
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1bb      	bne.n	80076da <_strtod_l+0x72>
 8007762:	f001 fd71 	bl	8009248 <__errno>
 8007766:	2322      	movs	r3, #34	@ 0x22
 8007768:	6003      	str	r3, [r0, #0]
 800776a:	e7b6      	b.n	80076da <_strtod_l+0x72>
 800776c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007770:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007774:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007778:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800777c:	e7e7      	b.n	800774e <_strtod_l+0xe6>
 800777e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80078fc <_strtod_l+0x294>
 8007782:	e7e4      	b.n	800774e <_strtod_l+0xe6>
 8007784:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007788:	f04f 3aff 	mov.w	sl, #4294967295
 800778c:	e7df      	b.n	800774e <_strtod_l+0xe6>
 800778e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	9219      	str	r2, [sp, #100]	@ 0x64
 8007794:	785b      	ldrb	r3, [r3, #1]
 8007796:	2b30      	cmp	r3, #48	@ 0x30
 8007798:	d0f9      	beq.n	800778e <_strtod_l+0x126>
 800779a:	2b00      	cmp	r3, #0
 800779c:	d09d      	beq.n	80076da <_strtod_l+0x72>
 800779e:	2301      	movs	r3, #1
 80077a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80077a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80077a6:	2300      	movs	r3, #0
 80077a8:	9308      	str	r3, [sp, #32]
 80077aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80077ac:	461f      	mov	r7, r3
 80077ae:	220a      	movs	r2, #10
 80077b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80077b2:	7805      	ldrb	r5, [r0, #0]
 80077b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80077b8:	b2d9      	uxtb	r1, r3
 80077ba:	2909      	cmp	r1, #9
 80077bc:	d928      	bls.n	8007810 <_strtod_l+0x1a8>
 80077be:	494e      	ldr	r1, [pc, #312]	@ (80078f8 <_strtod_l+0x290>)
 80077c0:	2201      	movs	r2, #1
 80077c2:	f001 fcd4 	bl	800916e <strncmp>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d032      	beq.n	8007830 <_strtod_l+0x1c8>
 80077ca:	2000      	movs	r0, #0
 80077cc:	462a      	mov	r2, r5
 80077ce:	4681      	mov	r9, r0
 80077d0:	463d      	mov	r5, r7
 80077d2:	4603      	mov	r3, r0
 80077d4:	2a65      	cmp	r2, #101	@ 0x65
 80077d6:	d001      	beq.n	80077dc <_strtod_l+0x174>
 80077d8:	2a45      	cmp	r2, #69	@ 0x45
 80077da:	d114      	bne.n	8007806 <_strtod_l+0x19e>
 80077dc:	b91d      	cbnz	r5, 80077e6 <_strtod_l+0x17e>
 80077de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077e0:	4302      	orrs	r2, r0
 80077e2:	d095      	beq.n	8007710 <_strtod_l+0xa8>
 80077e4:	2500      	movs	r5, #0
 80077e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80077e8:	1c62      	adds	r2, r4, #1
 80077ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80077ec:	7862      	ldrb	r2, [r4, #1]
 80077ee:	2a2b      	cmp	r2, #43	@ 0x2b
 80077f0:	d077      	beq.n	80078e2 <_strtod_l+0x27a>
 80077f2:	2a2d      	cmp	r2, #45	@ 0x2d
 80077f4:	d07b      	beq.n	80078ee <_strtod_l+0x286>
 80077f6:	f04f 0c00 	mov.w	ip, #0
 80077fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80077fe:	2909      	cmp	r1, #9
 8007800:	f240 8082 	bls.w	8007908 <_strtod_l+0x2a0>
 8007804:	9419      	str	r4, [sp, #100]	@ 0x64
 8007806:	f04f 0800 	mov.w	r8, #0
 800780a:	e0a2      	b.n	8007952 <_strtod_l+0x2ea>
 800780c:	2300      	movs	r3, #0
 800780e:	e7c7      	b.n	80077a0 <_strtod_l+0x138>
 8007810:	2f08      	cmp	r7, #8
 8007812:	bfd5      	itete	le
 8007814:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007816:	9908      	ldrgt	r1, [sp, #32]
 8007818:	fb02 3301 	mlale	r3, r2, r1, r3
 800781c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007820:	f100 0001 	add.w	r0, r0, #1
 8007824:	bfd4      	ite	le
 8007826:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007828:	9308      	strgt	r3, [sp, #32]
 800782a:	3701      	adds	r7, #1
 800782c:	9019      	str	r0, [sp, #100]	@ 0x64
 800782e:	e7bf      	b.n	80077b0 <_strtod_l+0x148>
 8007830:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	9219      	str	r2, [sp, #100]	@ 0x64
 8007836:	785a      	ldrb	r2, [r3, #1]
 8007838:	b37f      	cbz	r7, 800789a <_strtod_l+0x232>
 800783a:	4681      	mov	r9, r0
 800783c:	463d      	mov	r5, r7
 800783e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007842:	2b09      	cmp	r3, #9
 8007844:	d912      	bls.n	800786c <_strtod_l+0x204>
 8007846:	2301      	movs	r3, #1
 8007848:	e7c4      	b.n	80077d4 <_strtod_l+0x16c>
 800784a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007850:	785a      	ldrb	r2, [r3, #1]
 8007852:	3001      	adds	r0, #1
 8007854:	2a30      	cmp	r2, #48	@ 0x30
 8007856:	d0f8      	beq.n	800784a <_strtod_l+0x1e2>
 8007858:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800785c:	2b08      	cmp	r3, #8
 800785e:	f200 84d3 	bhi.w	8008208 <_strtod_l+0xba0>
 8007862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007864:	930c      	str	r3, [sp, #48]	@ 0x30
 8007866:	4681      	mov	r9, r0
 8007868:	2000      	movs	r0, #0
 800786a:	4605      	mov	r5, r0
 800786c:	3a30      	subs	r2, #48	@ 0x30
 800786e:	f100 0301 	add.w	r3, r0, #1
 8007872:	d02a      	beq.n	80078ca <_strtod_l+0x262>
 8007874:	4499      	add	r9, r3
 8007876:	eb00 0c05 	add.w	ip, r0, r5
 800787a:	462b      	mov	r3, r5
 800787c:	210a      	movs	r1, #10
 800787e:	4563      	cmp	r3, ip
 8007880:	d10d      	bne.n	800789e <_strtod_l+0x236>
 8007882:	1c69      	adds	r1, r5, #1
 8007884:	4401      	add	r1, r0
 8007886:	4428      	add	r0, r5
 8007888:	2808      	cmp	r0, #8
 800788a:	dc16      	bgt.n	80078ba <_strtod_l+0x252>
 800788c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800788e:	230a      	movs	r3, #10
 8007890:	fb03 2300 	mla	r3, r3, r0, r2
 8007894:	930a      	str	r3, [sp, #40]	@ 0x28
 8007896:	2300      	movs	r3, #0
 8007898:	e018      	b.n	80078cc <_strtod_l+0x264>
 800789a:	4638      	mov	r0, r7
 800789c:	e7da      	b.n	8007854 <_strtod_l+0x1ec>
 800789e:	2b08      	cmp	r3, #8
 80078a0:	f103 0301 	add.w	r3, r3, #1
 80078a4:	dc03      	bgt.n	80078ae <_strtod_l+0x246>
 80078a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80078a8:	434e      	muls	r6, r1
 80078aa:	960a      	str	r6, [sp, #40]	@ 0x28
 80078ac:	e7e7      	b.n	800787e <_strtod_l+0x216>
 80078ae:	2b10      	cmp	r3, #16
 80078b0:	bfde      	ittt	le
 80078b2:	9e08      	ldrle	r6, [sp, #32]
 80078b4:	434e      	mulle	r6, r1
 80078b6:	9608      	strle	r6, [sp, #32]
 80078b8:	e7e1      	b.n	800787e <_strtod_l+0x216>
 80078ba:	280f      	cmp	r0, #15
 80078bc:	dceb      	bgt.n	8007896 <_strtod_l+0x22e>
 80078be:	9808      	ldr	r0, [sp, #32]
 80078c0:	230a      	movs	r3, #10
 80078c2:	fb03 2300 	mla	r3, r3, r0, r2
 80078c6:	9308      	str	r3, [sp, #32]
 80078c8:	e7e5      	b.n	8007896 <_strtod_l+0x22e>
 80078ca:	4629      	mov	r1, r5
 80078cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078ce:	1c50      	adds	r0, r2, #1
 80078d0:	9019      	str	r0, [sp, #100]	@ 0x64
 80078d2:	7852      	ldrb	r2, [r2, #1]
 80078d4:	4618      	mov	r0, r3
 80078d6:	460d      	mov	r5, r1
 80078d8:	e7b1      	b.n	800783e <_strtod_l+0x1d6>
 80078da:	f04f 0900 	mov.w	r9, #0
 80078de:	2301      	movs	r3, #1
 80078e0:	e77d      	b.n	80077de <_strtod_l+0x176>
 80078e2:	f04f 0c00 	mov.w	ip, #0
 80078e6:	1ca2      	adds	r2, r4, #2
 80078e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80078ea:	78a2      	ldrb	r2, [r4, #2]
 80078ec:	e785      	b.n	80077fa <_strtod_l+0x192>
 80078ee:	f04f 0c01 	mov.w	ip, #1
 80078f2:	e7f8      	b.n	80078e6 <_strtod_l+0x27e>
 80078f4:	0800bcb0 	.word	0x0800bcb0
 80078f8:	0800bc98 	.word	0x0800bc98
 80078fc:	7ff00000 	.word	0x7ff00000
 8007900:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007902:	1c51      	adds	r1, r2, #1
 8007904:	9119      	str	r1, [sp, #100]	@ 0x64
 8007906:	7852      	ldrb	r2, [r2, #1]
 8007908:	2a30      	cmp	r2, #48	@ 0x30
 800790a:	d0f9      	beq.n	8007900 <_strtod_l+0x298>
 800790c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007910:	2908      	cmp	r1, #8
 8007912:	f63f af78 	bhi.w	8007806 <_strtod_l+0x19e>
 8007916:	3a30      	subs	r2, #48	@ 0x30
 8007918:	920e      	str	r2, [sp, #56]	@ 0x38
 800791a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800791c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800791e:	f04f 080a 	mov.w	r8, #10
 8007922:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007924:	1c56      	adds	r6, r2, #1
 8007926:	9619      	str	r6, [sp, #100]	@ 0x64
 8007928:	7852      	ldrb	r2, [r2, #1]
 800792a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800792e:	f1be 0f09 	cmp.w	lr, #9
 8007932:	d939      	bls.n	80079a8 <_strtod_l+0x340>
 8007934:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007936:	1a76      	subs	r6, r6, r1
 8007938:	2e08      	cmp	r6, #8
 800793a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800793e:	dc03      	bgt.n	8007948 <_strtod_l+0x2e0>
 8007940:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007942:	4588      	cmp	r8, r1
 8007944:	bfa8      	it	ge
 8007946:	4688      	movge	r8, r1
 8007948:	f1bc 0f00 	cmp.w	ip, #0
 800794c:	d001      	beq.n	8007952 <_strtod_l+0x2ea>
 800794e:	f1c8 0800 	rsb	r8, r8, #0
 8007952:	2d00      	cmp	r5, #0
 8007954:	d14e      	bne.n	80079f4 <_strtod_l+0x38c>
 8007956:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007958:	4308      	orrs	r0, r1
 800795a:	f47f aebe 	bne.w	80076da <_strtod_l+0x72>
 800795e:	2b00      	cmp	r3, #0
 8007960:	f47f aed6 	bne.w	8007710 <_strtod_l+0xa8>
 8007964:	2a69      	cmp	r2, #105	@ 0x69
 8007966:	d028      	beq.n	80079ba <_strtod_l+0x352>
 8007968:	dc25      	bgt.n	80079b6 <_strtod_l+0x34e>
 800796a:	2a49      	cmp	r2, #73	@ 0x49
 800796c:	d025      	beq.n	80079ba <_strtod_l+0x352>
 800796e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007970:	f47f aece 	bne.w	8007710 <_strtod_l+0xa8>
 8007974:	499b      	ldr	r1, [pc, #620]	@ (8007be4 <_strtod_l+0x57c>)
 8007976:	a819      	add	r0, sp, #100	@ 0x64
 8007978:	f002 fdd2 	bl	800a520 <__match>
 800797c:	2800      	cmp	r0, #0
 800797e:	f43f aec7 	beq.w	8007710 <_strtod_l+0xa8>
 8007982:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	2b28      	cmp	r3, #40	@ 0x28
 8007988:	d12e      	bne.n	80079e8 <_strtod_l+0x380>
 800798a:	4997      	ldr	r1, [pc, #604]	@ (8007be8 <_strtod_l+0x580>)
 800798c:	aa1c      	add	r2, sp, #112	@ 0x70
 800798e:	a819      	add	r0, sp, #100	@ 0x64
 8007990:	f002 fdda 	bl	800a548 <__hexnan>
 8007994:	2805      	cmp	r0, #5
 8007996:	d127      	bne.n	80079e8 <_strtod_l+0x380>
 8007998:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800799a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800799e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80079a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80079a6:	e698      	b.n	80076da <_strtod_l+0x72>
 80079a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80079aa:	fb08 2101 	mla	r1, r8, r1, r2
 80079ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80079b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80079b4:	e7b5      	b.n	8007922 <_strtod_l+0x2ba>
 80079b6:	2a6e      	cmp	r2, #110	@ 0x6e
 80079b8:	e7da      	b.n	8007970 <_strtod_l+0x308>
 80079ba:	498c      	ldr	r1, [pc, #560]	@ (8007bec <_strtod_l+0x584>)
 80079bc:	a819      	add	r0, sp, #100	@ 0x64
 80079be:	f002 fdaf 	bl	800a520 <__match>
 80079c2:	2800      	cmp	r0, #0
 80079c4:	f43f aea4 	beq.w	8007710 <_strtod_l+0xa8>
 80079c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079ca:	4989      	ldr	r1, [pc, #548]	@ (8007bf0 <_strtod_l+0x588>)
 80079cc:	3b01      	subs	r3, #1
 80079ce:	a819      	add	r0, sp, #100	@ 0x64
 80079d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80079d2:	f002 fda5 	bl	800a520 <__match>
 80079d6:	b910      	cbnz	r0, 80079de <_strtod_l+0x376>
 80079d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079da:	3301      	adds	r3, #1
 80079dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80079de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007c00 <_strtod_l+0x598>
 80079e2:	f04f 0a00 	mov.w	sl, #0
 80079e6:	e678      	b.n	80076da <_strtod_l+0x72>
 80079e8:	4882      	ldr	r0, [pc, #520]	@ (8007bf4 <_strtod_l+0x58c>)
 80079ea:	f001 fc69 	bl	80092c0 <nan>
 80079ee:	ec5b ab10 	vmov	sl, fp, d0
 80079f2:	e672      	b.n	80076da <_strtod_l+0x72>
 80079f4:	eba8 0309 	sub.w	r3, r8, r9
 80079f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80079fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80079fc:	2f00      	cmp	r7, #0
 80079fe:	bf08      	it	eq
 8007a00:	462f      	moveq	r7, r5
 8007a02:	2d10      	cmp	r5, #16
 8007a04:	462c      	mov	r4, r5
 8007a06:	bfa8      	it	ge
 8007a08:	2410      	movge	r4, #16
 8007a0a:	f7f8 fd9b 	bl	8000544 <__aeabi_ui2d>
 8007a0e:	2d09      	cmp	r5, #9
 8007a10:	4682      	mov	sl, r0
 8007a12:	468b      	mov	fp, r1
 8007a14:	dc13      	bgt.n	8007a3e <_strtod_l+0x3d6>
 8007a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f43f ae5e 	beq.w	80076da <_strtod_l+0x72>
 8007a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a20:	dd78      	ble.n	8007b14 <_strtod_l+0x4ac>
 8007a22:	2b16      	cmp	r3, #22
 8007a24:	dc5f      	bgt.n	8007ae6 <_strtod_l+0x47e>
 8007a26:	4974      	ldr	r1, [pc, #464]	@ (8007bf8 <_strtod_l+0x590>)
 8007a28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a30:	4652      	mov	r2, sl
 8007a32:	465b      	mov	r3, fp
 8007a34:	f7f8 fe00 	bl	8000638 <__aeabi_dmul>
 8007a38:	4682      	mov	sl, r0
 8007a3a:	468b      	mov	fp, r1
 8007a3c:	e64d      	b.n	80076da <_strtod_l+0x72>
 8007a3e:	4b6e      	ldr	r3, [pc, #440]	@ (8007bf8 <_strtod_l+0x590>)
 8007a40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007a48:	f7f8 fdf6 	bl	8000638 <__aeabi_dmul>
 8007a4c:	4682      	mov	sl, r0
 8007a4e:	9808      	ldr	r0, [sp, #32]
 8007a50:	468b      	mov	fp, r1
 8007a52:	f7f8 fd77 	bl	8000544 <__aeabi_ui2d>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4650      	mov	r0, sl
 8007a5c:	4659      	mov	r1, fp
 8007a5e:	f7f8 fc35 	bl	80002cc <__adddf3>
 8007a62:	2d0f      	cmp	r5, #15
 8007a64:	4682      	mov	sl, r0
 8007a66:	468b      	mov	fp, r1
 8007a68:	ddd5      	ble.n	8007a16 <_strtod_l+0x3ae>
 8007a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6c:	1b2c      	subs	r4, r5, r4
 8007a6e:	441c      	add	r4, r3
 8007a70:	2c00      	cmp	r4, #0
 8007a72:	f340 8096 	ble.w	8007ba2 <_strtod_l+0x53a>
 8007a76:	f014 030f 	ands.w	r3, r4, #15
 8007a7a:	d00a      	beq.n	8007a92 <_strtod_l+0x42a>
 8007a7c:	495e      	ldr	r1, [pc, #376]	@ (8007bf8 <_strtod_l+0x590>)
 8007a7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a82:	4652      	mov	r2, sl
 8007a84:	465b      	mov	r3, fp
 8007a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a8a:	f7f8 fdd5 	bl	8000638 <__aeabi_dmul>
 8007a8e:	4682      	mov	sl, r0
 8007a90:	468b      	mov	fp, r1
 8007a92:	f034 040f 	bics.w	r4, r4, #15
 8007a96:	d073      	beq.n	8007b80 <_strtod_l+0x518>
 8007a98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007a9c:	dd48      	ble.n	8007b30 <_strtod_l+0x4c8>
 8007a9e:	2400      	movs	r4, #0
 8007aa0:	46a0      	mov	r8, r4
 8007aa2:	940a      	str	r4, [sp, #40]	@ 0x28
 8007aa4:	46a1      	mov	r9, r4
 8007aa6:	9a05      	ldr	r2, [sp, #20]
 8007aa8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007c00 <_strtod_l+0x598>
 8007aac:	2322      	movs	r3, #34	@ 0x22
 8007aae:	6013      	str	r3, [r2, #0]
 8007ab0:	f04f 0a00 	mov.w	sl, #0
 8007ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f43f ae0f 	beq.w	80076da <_strtod_l+0x72>
 8007abc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007abe:	9805      	ldr	r0, [sp, #20]
 8007ac0:	f002 fe30 	bl	800a724 <_Bfree>
 8007ac4:	9805      	ldr	r0, [sp, #20]
 8007ac6:	4649      	mov	r1, r9
 8007ac8:	f002 fe2c 	bl	800a724 <_Bfree>
 8007acc:	9805      	ldr	r0, [sp, #20]
 8007ace:	4641      	mov	r1, r8
 8007ad0:	f002 fe28 	bl	800a724 <_Bfree>
 8007ad4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ad6:	9805      	ldr	r0, [sp, #20]
 8007ad8:	f002 fe24 	bl	800a724 <_Bfree>
 8007adc:	9805      	ldr	r0, [sp, #20]
 8007ade:	4621      	mov	r1, r4
 8007ae0:	f002 fe20 	bl	800a724 <_Bfree>
 8007ae4:	e5f9      	b.n	80076da <_strtod_l+0x72>
 8007ae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ae8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007aec:	4293      	cmp	r3, r2
 8007aee:	dbbc      	blt.n	8007a6a <_strtod_l+0x402>
 8007af0:	4c41      	ldr	r4, [pc, #260]	@ (8007bf8 <_strtod_l+0x590>)
 8007af2:	f1c5 050f 	rsb	r5, r5, #15
 8007af6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007afa:	4652      	mov	r2, sl
 8007afc:	465b      	mov	r3, fp
 8007afe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b02:	f7f8 fd99 	bl	8000638 <__aeabi_dmul>
 8007b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b08:	1b5d      	subs	r5, r3, r5
 8007b0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007b0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b12:	e78f      	b.n	8007a34 <_strtod_l+0x3cc>
 8007b14:	3316      	adds	r3, #22
 8007b16:	dba8      	blt.n	8007a6a <_strtod_l+0x402>
 8007b18:	4b37      	ldr	r3, [pc, #220]	@ (8007bf8 <_strtod_l+0x590>)
 8007b1a:	eba9 0808 	sub.w	r8, r9, r8
 8007b1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007b22:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007b26:	4650      	mov	r0, sl
 8007b28:	4659      	mov	r1, fp
 8007b2a:	f7f8 feaf 	bl	800088c <__aeabi_ddiv>
 8007b2e:	e783      	b.n	8007a38 <_strtod_l+0x3d0>
 8007b30:	4b32      	ldr	r3, [pc, #200]	@ (8007bfc <_strtod_l+0x594>)
 8007b32:	9308      	str	r3, [sp, #32]
 8007b34:	2300      	movs	r3, #0
 8007b36:	1124      	asrs	r4, r4, #4
 8007b38:	4650      	mov	r0, sl
 8007b3a:	4659      	mov	r1, fp
 8007b3c:	461e      	mov	r6, r3
 8007b3e:	2c01      	cmp	r4, #1
 8007b40:	dc21      	bgt.n	8007b86 <_strtod_l+0x51e>
 8007b42:	b10b      	cbz	r3, 8007b48 <_strtod_l+0x4e0>
 8007b44:	4682      	mov	sl, r0
 8007b46:	468b      	mov	fp, r1
 8007b48:	492c      	ldr	r1, [pc, #176]	@ (8007bfc <_strtod_l+0x594>)
 8007b4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007b4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007b52:	4652      	mov	r2, sl
 8007b54:	465b      	mov	r3, fp
 8007b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b5a:	f7f8 fd6d 	bl	8000638 <__aeabi_dmul>
 8007b5e:	4b28      	ldr	r3, [pc, #160]	@ (8007c00 <_strtod_l+0x598>)
 8007b60:	460a      	mov	r2, r1
 8007b62:	400b      	ands	r3, r1
 8007b64:	4927      	ldr	r1, [pc, #156]	@ (8007c04 <_strtod_l+0x59c>)
 8007b66:	428b      	cmp	r3, r1
 8007b68:	4682      	mov	sl, r0
 8007b6a:	d898      	bhi.n	8007a9e <_strtod_l+0x436>
 8007b6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007b70:	428b      	cmp	r3, r1
 8007b72:	bf86      	itte	hi
 8007b74:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007c08 <_strtod_l+0x5a0>
 8007b78:	f04f 3aff 	movhi.w	sl, #4294967295
 8007b7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007b80:	2300      	movs	r3, #0
 8007b82:	9308      	str	r3, [sp, #32]
 8007b84:	e07a      	b.n	8007c7c <_strtod_l+0x614>
 8007b86:	07e2      	lsls	r2, r4, #31
 8007b88:	d505      	bpl.n	8007b96 <_strtod_l+0x52e>
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b90:	f7f8 fd52 	bl	8000638 <__aeabi_dmul>
 8007b94:	2301      	movs	r3, #1
 8007b96:	9a08      	ldr	r2, [sp, #32]
 8007b98:	3208      	adds	r2, #8
 8007b9a:	3601      	adds	r6, #1
 8007b9c:	1064      	asrs	r4, r4, #1
 8007b9e:	9208      	str	r2, [sp, #32]
 8007ba0:	e7cd      	b.n	8007b3e <_strtod_l+0x4d6>
 8007ba2:	d0ed      	beq.n	8007b80 <_strtod_l+0x518>
 8007ba4:	4264      	negs	r4, r4
 8007ba6:	f014 020f 	ands.w	r2, r4, #15
 8007baa:	d00a      	beq.n	8007bc2 <_strtod_l+0x55a>
 8007bac:	4b12      	ldr	r3, [pc, #72]	@ (8007bf8 <_strtod_l+0x590>)
 8007bae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bb2:	4650      	mov	r0, sl
 8007bb4:	4659      	mov	r1, fp
 8007bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bba:	f7f8 fe67 	bl	800088c <__aeabi_ddiv>
 8007bbe:	4682      	mov	sl, r0
 8007bc0:	468b      	mov	fp, r1
 8007bc2:	1124      	asrs	r4, r4, #4
 8007bc4:	d0dc      	beq.n	8007b80 <_strtod_l+0x518>
 8007bc6:	2c1f      	cmp	r4, #31
 8007bc8:	dd20      	ble.n	8007c0c <_strtod_l+0x5a4>
 8007bca:	2400      	movs	r4, #0
 8007bcc:	46a0      	mov	r8, r4
 8007bce:	940a      	str	r4, [sp, #40]	@ 0x28
 8007bd0:	46a1      	mov	r9, r4
 8007bd2:	9a05      	ldr	r2, [sp, #20]
 8007bd4:	2322      	movs	r3, #34	@ 0x22
 8007bd6:	f04f 0a00 	mov.w	sl, #0
 8007bda:	f04f 0b00 	mov.w	fp, #0
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	e768      	b.n	8007ab4 <_strtod_l+0x44c>
 8007be2:	bf00      	nop
 8007be4:	0800bcfd 	.word	0x0800bcfd
 8007be8:	0800bc9c 	.word	0x0800bc9c
 8007bec:	0800bcf5 	.word	0x0800bcf5
 8007bf0:	0800bd34 	.word	0x0800bd34
 8007bf4:	0800c0c5 	.word	0x0800c0c5
 8007bf8:	0800beb0 	.word	0x0800beb0
 8007bfc:	0800be88 	.word	0x0800be88
 8007c00:	7ff00000 	.word	0x7ff00000
 8007c04:	7ca00000 	.word	0x7ca00000
 8007c08:	7fefffff 	.word	0x7fefffff
 8007c0c:	f014 0310 	ands.w	r3, r4, #16
 8007c10:	bf18      	it	ne
 8007c12:	236a      	movne	r3, #106	@ 0x6a
 8007c14:	4ea9      	ldr	r6, [pc, #676]	@ (8007ebc <_strtod_l+0x854>)
 8007c16:	9308      	str	r3, [sp, #32]
 8007c18:	4650      	mov	r0, sl
 8007c1a:	4659      	mov	r1, fp
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	07e2      	lsls	r2, r4, #31
 8007c20:	d504      	bpl.n	8007c2c <_strtod_l+0x5c4>
 8007c22:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c26:	f7f8 fd07 	bl	8000638 <__aeabi_dmul>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	1064      	asrs	r4, r4, #1
 8007c2e:	f106 0608 	add.w	r6, r6, #8
 8007c32:	d1f4      	bne.n	8007c1e <_strtod_l+0x5b6>
 8007c34:	b10b      	cbz	r3, 8007c3a <_strtod_l+0x5d2>
 8007c36:	4682      	mov	sl, r0
 8007c38:	468b      	mov	fp, r1
 8007c3a:	9b08      	ldr	r3, [sp, #32]
 8007c3c:	b1b3      	cbz	r3, 8007c6c <_strtod_l+0x604>
 8007c3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007c42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	4659      	mov	r1, fp
 8007c4a:	dd0f      	ble.n	8007c6c <_strtod_l+0x604>
 8007c4c:	2b1f      	cmp	r3, #31
 8007c4e:	dd55      	ble.n	8007cfc <_strtod_l+0x694>
 8007c50:	2b34      	cmp	r3, #52	@ 0x34
 8007c52:	bfde      	ittt	le
 8007c54:	f04f 33ff 	movle.w	r3, #4294967295
 8007c58:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007c5c:	4093      	lslle	r3, r2
 8007c5e:	f04f 0a00 	mov.w	sl, #0
 8007c62:	bfcc      	ite	gt
 8007c64:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007c68:	ea03 0b01 	andle.w	fp, r3, r1
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	2300      	movs	r3, #0
 8007c70:	4650      	mov	r0, sl
 8007c72:	4659      	mov	r1, fp
 8007c74:	f7f8 ff48 	bl	8000b08 <__aeabi_dcmpeq>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d1a6      	bne.n	8007bca <_strtod_l+0x562>
 8007c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007c82:	9805      	ldr	r0, [sp, #20]
 8007c84:	462b      	mov	r3, r5
 8007c86:	463a      	mov	r2, r7
 8007c88:	f002 fdb4 	bl	800a7f4 <__s2b>
 8007c8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	f43f af05 	beq.w	8007a9e <_strtod_l+0x436>
 8007c94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c96:	2a00      	cmp	r2, #0
 8007c98:	eba9 0308 	sub.w	r3, r9, r8
 8007c9c:	bfa8      	it	ge
 8007c9e:	2300      	movge	r3, #0
 8007ca0:	9312      	str	r3, [sp, #72]	@ 0x48
 8007ca2:	2400      	movs	r4, #0
 8007ca4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007ca8:	9316      	str	r3, [sp, #88]	@ 0x58
 8007caa:	46a0      	mov	r8, r4
 8007cac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cae:	9805      	ldr	r0, [sp, #20]
 8007cb0:	6859      	ldr	r1, [r3, #4]
 8007cb2:	f002 fcf7 	bl	800a6a4 <_Balloc>
 8007cb6:	4681      	mov	r9, r0
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	f43f aef4 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007cbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cc0:	691a      	ldr	r2, [r3, #16]
 8007cc2:	3202      	adds	r2, #2
 8007cc4:	f103 010c 	add.w	r1, r3, #12
 8007cc8:	0092      	lsls	r2, r2, #2
 8007cca:	300c      	adds	r0, #12
 8007ccc:	f001 fae9 	bl	80092a2 <memcpy>
 8007cd0:	ec4b ab10 	vmov	d0, sl, fp
 8007cd4:	9805      	ldr	r0, [sp, #20]
 8007cd6:	aa1c      	add	r2, sp, #112	@ 0x70
 8007cd8:	a91b      	add	r1, sp, #108	@ 0x6c
 8007cda:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007cde:	f003 f8c5 	bl	800ae6c <__d2b>
 8007ce2:	901a      	str	r0, [sp, #104]	@ 0x68
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	f43f aede 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007cea:	9805      	ldr	r0, [sp, #20]
 8007cec:	2101      	movs	r1, #1
 8007cee:	f002 fe17 	bl	800a920 <__i2b>
 8007cf2:	4680      	mov	r8, r0
 8007cf4:	b948      	cbnz	r0, 8007d0a <_strtod_l+0x6a2>
 8007cf6:	f04f 0800 	mov.w	r8, #0
 8007cfa:	e6d4      	b.n	8007aa6 <_strtod_l+0x43e>
 8007cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	ea03 0a0a 	and.w	sl, r3, sl
 8007d08:	e7b0      	b.n	8007c6c <_strtod_l+0x604>
 8007d0a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007d0c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007d0e:	2d00      	cmp	r5, #0
 8007d10:	bfab      	itete	ge
 8007d12:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007d14:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007d16:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007d18:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007d1a:	bfac      	ite	ge
 8007d1c:	18ef      	addge	r7, r5, r3
 8007d1e:	1b5e      	sublt	r6, r3, r5
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	1aed      	subs	r5, r5, r3
 8007d24:	4415      	add	r5, r2
 8007d26:	4b66      	ldr	r3, [pc, #408]	@ (8007ec0 <_strtod_l+0x858>)
 8007d28:	3d01      	subs	r5, #1
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007d30:	da50      	bge.n	8007dd4 <_strtod_l+0x76c>
 8007d32:	1b5b      	subs	r3, r3, r5
 8007d34:	2b1f      	cmp	r3, #31
 8007d36:	eba2 0203 	sub.w	r2, r2, r3
 8007d3a:	f04f 0101 	mov.w	r1, #1
 8007d3e:	dc3d      	bgt.n	8007dbc <_strtod_l+0x754>
 8007d40:	fa01 f303 	lsl.w	r3, r1, r3
 8007d44:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d46:	2300      	movs	r3, #0
 8007d48:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d4a:	18bd      	adds	r5, r7, r2
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	42af      	cmp	r7, r5
 8007d50:	4416      	add	r6, r2
 8007d52:	441e      	add	r6, r3
 8007d54:	463b      	mov	r3, r7
 8007d56:	bfa8      	it	ge
 8007d58:	462b      	movge	r3, r5
 8007d5a:	42b3      	cmp	r3, r6
 8007d5c:	bfa8      	it	ge
 8007d5e:	4633      	movge	r3, r6
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfc2      	ittt	gt
 8007d64:	1aed      	subgt	r5, r5, r3
 8007d66:	1af6      	subgt	r6, r6, r3
 8007d68:	1aff      	subgt	r7, r7, r3
 8007d6a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	dd16      	ble.n	8007d9e <_strtod_l+0x736>
 8007d70:	4641      	mov	r1, r8
 8007d72:	9805      	ldr	r0, [sp, #20]
 8007d74:	461a      	mov	r2, r3
 8007d76:	f002 fe93 	bl	800aaa0 <__pow5mult>
 8007d7a:	4680      	mov	r8, r0
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d0ba      	beq.n	8007cf6 <_strtod_l+0x68e>
 8007d80:	4601      	mov	r1, r0
 8007d82:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007d84:	9805      	ldr	r0, [sp, #20]
 8007d86:	f002 fde1 	bl	800a94c <__multiply>
 8007d8a:	900e      	str	r0, [sp, #56]	@ 0x38
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f43f ae8a 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007d92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d94:	9805      	ldr	r0, [sp, #20]
 8007d96:	f002 fcc5 	bl	800a724 <_Bfree>
 8007d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d9e:	2d00      	cmp	r5, #0
 8007da0:	dc1d      	bgt.n	8007dde <_strtod_l+0x776>
 8007da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	dd23      	ble.n	8007df0 <_strtod_l+0x788>
 8007da8:	4649      	mov	r1, r9
 8007daa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007dac:	9805      	ldr	r0, [sp, #20]
 8007dae:	f002 fe77 	bl	800aaa0 <__pow5mult>
 8007db2:	4681      	mov	r9, r0
 8007db4:	b9e0      	cbnz	r0, 8007df0 <_strtod_l+0x788>
 8007db6:	f04f 0900 	mov.w	r9, #0
 8007dba:	e674      	b.n	8007aa6 <_strtod_l+0x43e>
 8007dbc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007dc0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007dc4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007dc8:	35e2      	adds	r5, #226	@ 0xe2
 8007dca:	fa01 f305 	lsl.w	r3, r1, r5
 8007dce:	9310      	str	r3, [sp, #64]	@ 0x40
 8007dd0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007dd2:	e7ba      	b.n	8007d4a <_strtod_l+0x6e2>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007dd8:	2301      	movs	r3, #1
 8007dda:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ddc:	e7b5      	b.n	8007d4a <_strtod_l+0x6e2>
 8007dde:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007de0:	9805      	ldr	r0, [sp, #20]
 8007de2:	462a      	mov	r2, r5
 8007de4:	f002 feb6 	bl	800ab54 <__lshift>
 8007de8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d1d9      	bne.n	8007da2 <_strtod_l+0x73a>
 8007dee:	e65a      	b.n	8007aa6 <_strtod_l+0x43e>
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	dd07      	ble.n	8007e04 <_strtod_l+0x79c>
 8007df4:	4649      	mov	r1, r9
 8007df6:	9805      	ldr	r0, [sp, #20]
 8007df8:	4632      	mov	r2, r6
 8007dfa:	f002 feab 	bl	800ab54 <__lshift>
 8007dfe:	4681      	mov	r9, r0
 8007e00:	2800      	cmp	r0, #0
 8007e02:	d0d8      	beq.n	8007db6 <_strtod_l+0x74e>
 8007e04:	2f00      	cmp	r7, #0
 8007e06:	dd08      	ble.n	8007e1a <_strtod_l+0x7b2>
 8007e08:	4641      	mov	r1, r8
 8007e0a:	9805      	ldr	r0, [sp, #20]
 8007e0c:	463a      	mov	r2, r7
 8007e0e:	f002 fea1 	bl	800ab54 <__lshift>
 8007e12:	4680      	mov	r8, r0
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f43f ae46 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007e1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e1c:	9805      	ldr	r0, [sp, #20]
 8007e1e:	464a      	mov	r2, r9
 8007e20:	f002 ff20 	bl	800ac64 <__mdiff>
 8007e24:	4604      	mov	r4, r0
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f43f ae3d 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007e2c:	68c3      	ldr	r3, [r0, #12]
 8007e2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e30:	2300      	movs	r3, #0
 8007e32:	60c3      	str	r3, [r0, #12]
 8007e34:	4641      	mov	r1, r8
 8007e36:	f002 fef9 	bl	800ac2c <__mcmp>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	da46      	bge.n	8007ecc <_strtod_l+0x864>
 8007e3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e40:	ea53 030a 	orrs.w	r3, r3, sl
 8007e44:	d16c      	bne.n	8007f20 <_strtod_l+0x8b8>
 8007e46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d168      	bne.n	8007f20 <_strtod_l+0x8b8>
 8007e4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e52:	0d1b      	lsrs	r3, r3, #20
 8007e54:	051b      	lsls	r3, r3, #20
 8007e56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e5a:	d961      	bls.n	8007f20 <_strtod_l+0x8b8>
 8007e5c:	6963      	ldr	r3, [r4, #20]
 8007e5e:	b913      	cbnz	r3, 8007e66 <_strtod_l+0x7fe>
 8007e60:	6923      	ldr	r3, [r4, #16]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	dd5c      	ble.n	8007f20 <_strtod_l+0x8b8>
 8007e66:	4621      	mov	r1, r4
 8007e68:	2201      	movs	r2, #1
 8007e6a:	9805      	ldr	r0, [sp, #20]
 8007e6c:	f002 fe72 	bl	800ab54 <__lshift>
 8007e70:	4641      	mov	r1, r8
 8007e72:	4604      	mov	r4, r0
 8007e74:	f002 feda 	bl	800ac2c <__mcmp>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	dd51      	ble.n	8007f20 <_strtod_l+0x8b8>
 8007e7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e80:	9a08      	ldr	r2, [sp, #32]
 8007e82:	0d1b      	lsrs	r3, r3, #20
 8007e84:	051b      	lsls	r3, r3, #20
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	d06b      	beq.n	8007f62 <_strtod_l+0x8fa>
 8007e8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e8e:	d868      	bhi.n	8007f62 <_strtod_l+0x8fa>
 8007e90:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007e94:	f67f ae9d 	bls.w	8007bd2 <_strtod_l+0x56a>
 8007e98:	4b0a      	ldr	r3, [pc, #40]	@ (8007ec4 <_strtod_l+0x85c>)
 8007e9a:	4650      	mov	r0, sl
 8007e9c:	4659      	mov	r1, fp
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f7f8 fbca 	bl	8000638 <__aeabi_dmul>
 8007ea4:	4b08      	ldr	r3, [pc, #32]	@ (8007ec8 <_strtod_l+0x860>)
 8007ea6:	400b      	ands	r3, r1
 8007ea8:	4682      	mov	sl, r0
 8007eaa:	468b      	mov	fp, r1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	f47f ae05 	bne.w	8007abc <_strtod_l+0x454>
 8007eb2:	9a05      	ldr	r2, [sp, #20]
 8007eb4:	2322      	movs	r3, #34	@ 0x22
 8007eb6:	6013      	str	r3, [r2, #0]
 8007eb8:	e600      	b.n	8007abc <_strtod_l+0x454>
 8007eba:	bf00      	nop
 8007ebc:	0800bcc8 	.word	0x0800bcc8
 8007ec0:	fffffc02 	.word	0xfffffc02
 8007ec4:	39500000 	.word	0x39500000
 8007ec8:	7ff00000 	.word	0x7ff00000
 8007ecc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007ed0:	d165      	bne.n	8007f9e <_strtod_l+0x936>
 8007ed2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007ed4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ed8:	b35a      	cbz	r2, 8007f32 <_strtod_l+0x8ca>
 8007eda:	4a9f      	ldr	r2, [pc, #636]	@ (8008158 <_strtod_l+0xaf0>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d12b      	bne.n	8007f38 <_strtod_l+0x8d0>
 8007ee0:	9b08      	ldr	r3, [sp, #32]
 8007ee2:	4651      	mov	r1, sl
 8007ee4:	b303      	cbz	r3, 8007f28 <_strtod_l+0x8c0>
 8007ee6:	4b9d      	ldr	r3, [pc, #628]	@ (800815c <_strtod_l+0xaf4>)
 8007ee8:	465a      	mov	r2, fp
 8007eea:	4013      	ands	r3, r2
 8007eec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef4:	d81b      	bhi.n	8007f2e <_strtod_l+0x8c6>
 8007ef6:	0d1b      	lsrs	r3, r3, #20
 8007ef8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007efc:	fa02 f303 	lsl.w	r3, r2, r3
 8007f00:	4299      	cmp	r1, r3
 8007f02:	d119      	bne.n	8007f38 <_strtod_l+0x8d0>
 8007f04:	4b96      	ldr	r3, [pc, #600]	@ (8008160 <_strtod_l+0xaf8>)
 8007f06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d102      	bne.n	8007f12 <_strtod_l+0x8aa>
 8007f0c:	3101      	adds	r1, #1
 8007f0e:	f43f adca 	beq.w	8007aa6 <_strtod_l+0x43e>
 8007f12:	4b92      	ldr	r3, [pc, #584]	@ (800815c <_strtod_l+0xaf4>)
 8007f14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f16:	401a      	ands	r2, r3
 8007f18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007f1c:	f04f 0a00 	mov.w	sl, #0
 8007f20:	9b08      	ldr	r3, [sp, #32]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1b8      	bne.n	8007e98 <_strtod_l+0x830>
 8007f26:	e5c9      	b.n	8007abc <_strtod_l+0x454>
 8007f28:	f04f 33ff 	mov.w	r3, #4294967295
 8007f2c:	e7e8      	b.n	8007f00 <_strtod_l+0x898>
 8007f2e:	4613      	mov	r3, r2
 8007f30:	e7e6      	b.n	8007f00 <_strtod_l+0x898>
 8007f32:	ea53 030a 	orrs.w	r3, r3, sl
 8007f36:	d0a1      	beq.n	8007e7c <_strtod_l+0x814>
 8007f38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f3a:	b1db      	cbz	r3, 8007f74 <_strtod_l+0x90c>
 8007f3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f3e:	4213      	tst	r3, r2
 8007f40:	d0ee      	beq.n	8007f20 <_strtod_l+0x8b8>
 8007f42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f44:	9a08      	ldr	r2, [sp, #32]
 8007f46:	4650      	mov	r0, sl
 8007f48:	4659      	mov	r1, fp
 8007f4a:	b1bb      	cbz	r3, 8007f7c <_strtod_l+0x914>
 8007f4c:	f7ff fb6c 	bl	8007628 <sulp>
 8007f50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f54:	ec53 2b10 	vmov	r2, r3, d0
 8007f58:	f7f8 f9b8 	bl	80002cc <__adddf3>
 8007f5c:	4682      	mov	sl, r0
 8007f5e:	468b      	mov	fp, r1
 8007f60:	e7de      	b.n	8007f20 <_strtod_l+0x8b8>
 8007f62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007f66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007f6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007f6e:	f04f 3aff 	mov.w	sl, #4294967295
 8007f72:	e7d5      	b.n	8007f20 <_strtod_l+0x8b8>
 8007f74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007f76:	ea13 0f0a 	tst.w	r3, sl
 8007f7a:	e7e1      	b.n	8007f40 <_strtod_l+0x8d8>
 8007f7c:	f7ff fb54 	bl	8007628 <sulp>
 8007f80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f84:	ec53 2b10 	vmov	r2, r3, d0
 8007f88:	f7f8 f99e 	bl	80002c8 <__aeabi_dsub>
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2300      	movs	r3, #0
 8007f90:	4682      	mov	sl, r0
 8007f92:	468b      	mov	fp, r1
 8007f94:	f7f8 fdb8 	bl	8000b08 <__aeabi_dcmpeq>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d0c1      	beq.n	8007f20 <_strtod_l+0x8b8>
 8007f9c:	e619      	b.n	8007bd2 <_strtod_l+0x56a>
 8007f9e:	4641      	mov	r1, r8
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	f002 ffbb 	bl	800af1c <__ratio>
 8007fa6:	ec57 6b10 	vmov	r6, r7, d0
 8007faa:	2200      	movs	r2, #0
 8007fac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	f7f8 fdbc 	bl	8000b30 <__aeabi_dcmple>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	d06f      	beq.n	800809c <_strtod_l+0xa34>
 8007fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d17a      	bne.n	80080b8 <_strtod_l+0xa50>
 8007fc2:	f1ba 0f00 	cmp.w	sl, #0
 8007fc6:	d158      	bne.n	800807a <_strtod_l+0xa12>
 8007fc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d15a      	bne.n	8008088 <_strtod_l+0xa20>
 8007fd2:	4b64      	ldr	r3, [pc, #400]	@ (8008164 <_strtod_l+0xafc>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	4639      	mov	r1, r7
 8007fda:	f7f8 fd9f 	bl	8000b1c <__aeabi_dcmplt>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	d159      	bne.n	8008096 <_strtod_l+0xa2e>
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	4b60      	ldr	r3, [pc, #384]	@ (8008168 <_strtod_l+0xb00>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f7f8 fb25 	bl	8000638 <__aeabi_dmul>
 8007fee:	4606      	mov	r6, r0
 8007ff0:	460f      	mov	r7, r1
 8007ff2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007ff6:	9606      	str	r6, [sp, #24]
 8007ff8:	9307      	str	r3, [sp, #28]
 8007ffa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ffe:	4d57      	ldr	r5, [pc, #348]	@ (800815c <_strtod_l+0xaf4>)
 8008000:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008004:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008006:	401d      	ands	r5, r3
 8008008:	4b58      	ldr	r3, [pc, #352]	@ (800816c <_strtod_l+0xb04>)
 800800a:	429d      	cmp	r5, r3
 800800c:	f040 80b2 	bne.w	8008174 <_strtod_l+0xb0c>
 8008010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008012:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008016:	ec4b ab10 	vmov	d0, sl, fp
 800801a:	f002 feb7 	bl	800ad8c <__ulp>
 800801e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008022:	ec51 0b10 	vmov	r0, r1, d0
 8008026:	f7f8 fb07 	bl	8000638 <__aeabi_dmul>
 800802a:	4652      	mov	r2, sl
 800802c:	465b      	mov	r3, fp
 800802e:	f7f8 f94d 	bl	80002cc <__adddf3>
 8008032:	460b      	mov	r3, r1
 8008034:	4949      	ldr	r1, [pc, #292]	@ (800815c <_strtod_l+0xaf4>)
 8008036:	4a4e      	ldr	r2, [pc, #312]	@ (8008170 <_strtod_l+0xb08>)
 8008038:	4019      	ands	r1, r3
 800803a:	4291      	cmp	r1, r2
 800803c:	4682      	mov	sl, r0
 800803e:	d942      	bls.n	80080c6 <_strtod_l+0xa5e>
 8008040:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008042:	4b47      	ldr	r3, [pc, #284]	@ (8008160 <_strtod_l+0xaf8>)
 8008044:	429a      	cmp	r2, r3
 8008046:	d103      	bne.n	8008050 <_strtod_l+0x9e8>
 8008048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800804a:	3301      	adds	r3, #1
 800804c:	f43f ad2b 	beq.w	8007aa6 <_strtod_l+0x43e>
 8008050:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008160 <_strtod_l+0xaf8>
 8008054:	f04f 3aff 	mov.w	sl, #4294967295
 8008058:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800805a:	9805      	ldr	r0, [sp, #20]
 800805c:	f002 fb62 	bl	800a724 <_Bfree>
 8008060:	9805      	ldr	r0, [sp, #20]
 8008062:	4649      	mov	r1, r9
 8008064:	f002 fb5e 	bl	800a724 <_Bfree>
 8008068:	9805      	ldr	r0, [sp, #20]
 800806a:	4641      	mov	r1, r8
 800806c:	f002 fb5a 	bl	800a724 <_Bfree>
 8008070:	9805      	ldr	r0, [sp, #20]
 8008072:	4621      	mov	r1, r4
 8008074:	f002 fb56 	bl	800a724 <_Bfree>
 8008078:	e618      	b.n	8007cac <_strtod_l+0x644>
 800807a:	f1ba 0f01 	cmp.w	sl, #1
 800807e:	d103      	bne.n	8008088 <_strtod_l+0xa20>
 8008080:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008082:	2b00      	cmp	r3, #0
 8008084:	f43f ada5 	beq.w	8007bd2 <_strtod_l+0x56a>
 8008088:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008138 <_strtod_l+0xad0>
 800808c:	4f35      	ldr	r7, [pc, #212]	@ (8008164 <_strtod_l+0xafc>)
 800808e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008092:	2600      	movs	r6, #0
 8008094:	e7b1      	b.n	8007ffa <_strtod_l+0x992>
 8008096:	4f34      	ldr	r7, [pc, #208]	@ (8008168 <_strtod_l+0xb00>)
 8008098:	2600      	movs	r6, #0
 800809a:	e7aa      	b.n	8007ff2 <_strtod_l+0x98a>
 800809c:	4b32      	ldr	r3, [pc, #200]	@ (8008168 <_strtod_l+0xb00>)
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	2200      	movs	r2, #0
 80080a4:	f7f8 fac8 	bl	8000638 <__aeabi_dmul>
 80080a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080aa:	4606      	mov	r6, r0
 80080ac:	460f      	mov	r7, r1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d09f      	beq.n	8007ff2 <_strtod_l+0x98a>
 80080b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80080b6:	e7a0      	b.n	8007ffa <_strtod_l+0x992>
 80080b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008140 <_strtod_l+0xad8>
 80080bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80080c0:	ec57 6b17 	vmov	r6, r7, d7
 80080c4:	e799      	b.n	8007ffa <_strtod_l+0x992>
 80080c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80080ca:	9b08      	ldr	r3, [sp, #32]
 80080cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1c1      	bne.n	8008058 <_strtod_l+0x9f0>
 80080d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80080d8:	0d1b      	lsrs	r3, r3, #20
 80080da:	051b      	lsls	r3, r3, #20
 80080dc:	429d      	cmp	r5, r3
 80080de:	d1bb      	bne.n	8008058 <_strtod_l+0x9f0>
 80080e0:	4630      	mov	r0, r6
 80080e2:	4639      	mov	r1, r7
 80080e4:	f7f8 fe08 	bl	8000cf8 <__aeabi_d2lz>
 80080e8:	f7f8 fa78 	bl	80005dc <__aeabi_l2d>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4630      	mov	r0, r6
 80080f2:	4639      	mov	r1, r7
 80080f4:	f7f8 f8e8 	bl	80002c8 <__aeabi_dsub>
 80080f8:	460b      	mov	r3, r1
 80080fa:	4602      	mov	r2, r0
 80080fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008100:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008104:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008106:	ea46 060a 	orr.w	r6, r6, sl
 800810a:	431e      	orrs	r6, r3
 800810c:	d06f      	beq.n	80081ee <_strtod_l+0xb86>
 800810e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008148 <_strtod_l+0xae0>)
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f7f8 fd02 	bl	8000b1c <__aeabi_dcmplt>
 8008118:	2800      	cmp	r0, #0
 800811a:	f47f accf 	bne.w	8007abc <_strtod_l+0x454>
 800811e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008150 <_strtod_l+0xae8>)
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008128:	f7f8 fd16 	bl	8000b58 <__aeabi_dcmpgt>
 800812c:	2800      	cmp	r0, #0
 800812e:	d093      	beq.n	8008058 <_strtod_l+0x9f0>
 8008130:	e4c4      	b.n	8007abc <_strtod_l+0x454>
 8008132:	bf00      	nop
 8008134:	f3af 8000 	nop.w
 8008138:	00000000 	.word	0x00000000
 800813c:	bff00000 	.word	0xbff00000
 8008140:	00000000 	.word	0x00000000
 8008144:	3ff00000 	.word	0x3ff00000
 8008148:	94a03595 	.word	0x94a03595
 800814c:	3fdfffff 	.word	0x3fdfffff
 8008150:	35afe535 	.word	0x35afe535
 8008154:	3fe00000 	.word	0x3fe00000
 8008158:	000fffff 	.word	0x000fffff
 800815c:	7ff00000 	.word	0x7ff00000
 8008160:	7fefffff 	.word	0x7fefffff
 8008164:	3ff00000 	.word	0x3ff00000
 8008168:	3fe00000 	.word	0x3fe00000
 800816c:	7fe00000 	.word	0x7fe00000
 8008170:	7c9fffff 	.word	0x7c9fffff
 8008174:	9b08      	ldr	r3, [sp, #32]
 8008176:	b323      	cbz	r3, 80081c2 <_strtod_l+0xb5a>
 8008178:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800817c:	d821      	bhi.n	80081c2 <_strtod_l+0xb5a>
 800817e:	a328      	add	r3, pc, #160	@ (adr r3, 8008220 <_strtod_l+0xbb8>)
 8008180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008184:	4630      	mov	r0, r6
 8008186:	4639      	mov	r1, r7
 8008188:	f7f8 fcd2 	bl	8000b30 <__aeabi_dcmple>
 800818c:	b1a0      	cbz	r0, 80081b8 <_strtod_l+0xb50>
 800818e:	4639      	mov	r1, r7
 8008190:	4630      	mov	r0, r6
 8008192:	f7f8 fd29 	bl	8000be8 <__aeabi_d2uiz>
 8008196:	2801      	cmp	r0, #1
 8008198:	bf38      	it	cc
 800819a:	2001      	movcc	r0, #1
 800819c:	f7f8 f9d2 	bl	8000544 <__aeabi_ui2d>
 80081a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081a2:	4606      	mov	r6, r0
 80081a4:	460f      	mov	r7, r1
 80081a6:	b9fb      	cbnz	r3, 80081e8 <_strtod_l+0xb80>
 80081a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80081ac:	9014      	str	r0, [sp, #80]	@ 0x50
 80081ae:	9315      	str	r3, [sp, #84]	@ 0x54
 80081b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80081b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80081b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80081ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80081be:	1b5b      	subs	r3, r3, r5
 80081c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80081c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80081c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80081ca:	f002 fddf 	bl	800ad8c <__ulp>
 80081ce:	4650      	mov	r0, sl
 80081d0:	ec53 2b10 	vmov	r2, r3, d0
 80081d4:	4659      	mov	r1, fp
 80081d6:	f7f8 fa2f 	bl	8000638 <__aeabi_dmul>
 80081da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80081de:	f7f8 f875 	bl	80002cc <__adddf3>
 80081e2:	4682      	mov	sl, r0
 80081e4:	468b      	mov	fp, r1
 80081e6:	e770      	b.n	80080ca <_strtod_l+0xa62>
 80081e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80081ec:	e7e0      	b.n	80081b0 <_strtod_l+0xb48>
 80081ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8008228 <_strtod_l+0xbc0>)
 80081f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f4:	f7f8 fc92 	bl	8000b1c <__aeabi_dcmplt>
 80081f8:	e798      	b.n	800812c <_strtod_l+0xac4>
 80081fa:	2300      	movs	r3, #0
 80081fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008200:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	f7ff ba6d 	b.w	80076e2 <_strtod_l+0x7a>
 8008208:	2a65      	cmp	r2, #101	@ 0x65
 800820a:	f43f ab66 	beq.w	80078da <_strtod_l+0x272>
 800820e:	2a45      	cmp	r2, #69	@ 0x45
 8008210:	f43f ab63 	beq.w	80078da <_strtod_l+0x272>
 8008214:	2301      	movs	r3, #1
 8008216:	f7ff bb9e 	b.w	8007956 <_strtod_l+0x2ee>
 800821a:	bf00      	nop
 800821c:	f3af 8000 	nop.w
 8008220:	ffc00000 	.word	0xffc00000
 8008224:	41dfffff 	.word	0x41dfffff
 8008228:	94a03595 	.word	0x94a03595
 800822c:	3fcfffff 	.word	0x3fcfffff

08008230 <_strtod_r>:
 8008230:	4b01      	ldr	r3, [pc, #4]	@ (8008238 <_strtod_r+0x8>)
 8008232:	f7ff ba19 	b.w	8007668 <_strtod_l>
 8008236:	bf00      	nop
 8008238:	2000001c 	.word	0x2000001c

0800823c <__cvt>:
 800823c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008240:	ec57 6b10 	vmov	r6, r7, d0
 8008244:	2f00      	cmp	r7, #0
 8008246:	460c      	mov	r4, r1
 8008248:	4619      	mov	r1, r3
 800824a:	463b      	mov	r3, r7
 800824c:	bfbb      	ittet	lt
 800824e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008252:	461f      	movlt	r7, r3
 8008254:	2300      	movge	r3, #0
 8008256:	232d      	movlt	r3, #45	@ 0x2d
 8008258:	700b      	strb	r3, [r1, #0]
 800825a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800825c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008260:	4691      	mov	r9, r2
 8008262:	f023 0820 	bic.w	r8, r3, #32
 8008266:	bfbc      	itt	lt
 8008268:	4632      	movlt	r2, r6
 800826a:	4616      	movlt	r6, r2
 800826c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008270:	d005      	beq.n	800827e <__cvt+0x42>
 8008272:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008276:	d100      	bne.n	800827a <__cvt+0x3e>
 8008278:	3401      	adds	r4, #1
 800827a:	2102      	movs	r1, #2
 800827c:	e000      	b.n	8008280 <__cvt+0x44>
 800827e:	2103      	movs	r1, #3
 8008280:	ab03      	add	r3, sp, #12
 8008282:	9301      	str	r3, [sp, #4]
 8008284:	ab02      	add	r3, sp, #8
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	ec47 6b10 	vmov	d0, r6, r7
 800828c:	4653      	mov	r3, sl
 800828e:	4622      	mov	r2, r4
 8008290:	f001 f8ae 	bl	80093f0 <_dtoa_r>
 8008294:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008298:	4605      	mov	r5, r0
 800829a:	d119      	bne.n	80082d0 <__cvt+0x94>
 800829c:	f019 0f01 	tst.w	r9, #1
 80082a0:	d00e      	beq.n	80082c0 <__cvt+0x84>
 80082a2:	eb00 0904 	add.w	r9, r0, r4
 80082a6:	2200      	movs	r2, #0
 80082a8:	2300      	movs	r3, #0
 80082aa:	4630      	mov	r0, r6
 80082ac:	4639      	mov	r1, r7
 80082ae:	f7f8 fc2b 	bl	8000b08 <__aeabi_dcmpeq>
 80082b2:	b108      	cbz	r0, 80082b8 <__cvt+0x7c>
 80082b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80082b8:	2230      	movs	r2, #48	@ 0x30
 80082ba:	9b03      	ldr	r3, [sp, #12]
 80082bc:	454b      	cmp	r3, r9
 80082be:	d31e      	bcc.n	80082fe <__cvt+0xc2>
 80082c0:	9b03      	ldr	r3, [sp, #12]
 80082c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082c4:	1b5b      	subs	r3, r3, r5
 80082c6:	4628      	mov	r0, r5
 80082c8:	6013      	str	r3, [r2, #0]
 80082ca:	b004      	add	sp, #16
 80082cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80082d4:	eb00 0904 	add.w	r9, r0, r4
 80082d8:	d1e5      	bne.n	80082a6 <__cvt+0x6a>
 80082da:	7803      	ldrb	r3, [r0, #0]
 80082dc:	2b30      	cmp	r3, #48	@ 0x30
 80082de:	d10a      	bne.n	80082f6 <__cvt+0xba>
 80082e0:	2200      	movs	r2, #0
 80082e2:	2300      	movs	r3, #0
 80082e4:	4630      	mov	r0, r6
 80082e6:	4639      	mov	r1, r7
 80082e8:	f7f8 fc0e 	bl	8000b08 <__aeabi_dcmpeq>
 80082ec:	b918      	cbnz	r0, 80082f6 <__cvt+0xba>
 80082ee:	f1c4 0401 	rsb	r4, r4, #1
 80082f2:	f8ca 4000 	str.w	r4, [sl]
 80082f6:	f8da 3000 	ldr.w	r3, [sl]
 80082fa:	4499      	add	r9, r3
 80082fc:	e7d3      	b.n	80082a6 <__cvt+0x6a>
 80082fe:	1c59      	adds	r1, r3, #1
 8008300:	9103      	str	r1, [sp, #12]
 8008302:	701a      	strb	r2, [r3, #0]
 8008304:	e7d9      	b.n	80082ba <__cvt+0x7e>

08008306 <__exponent>:
 8008306:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008308:	2900      	cmp	r1, #0
 800830a:	bfba      	itte	lt
 800830c:	4249      	neglt	r1, r1
 800830e:	232d      	movlt	r3, #45	@ 0x2d
 8008310:	232b      	movge	r3, #43	@ 0x2b
 8008312:	2909      	cmp	r1, #9
 8008314:	7002      	strb	r2, [r0, #0]
 8008316:	7043      	strb	r3, [r0, #1]
 8008318:	dd29      	ble.n	800836e <__exponent+0x68>
 800831a:	f10d 0307 	add.w	r3, sp, #7
 800831e:	461d      	mov	r5, r3
 8008320:	270a      	movs	r7, #10
 8008322:	461a      	mov	r2, r3
 8008324:	fbb1 f6f7 	udiv	r6, r1, r7
 8008328:	fb07 1416 	mls	r4, r7, r6, r1
 800832c:	3430      	adds	r4, #48	@ 0x30
 800832e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008332:	460c      	mov	r4, r1
 8008334:	2c63      	cmp	r4, #99	@ 0x63
 8008336:	f103 33ff 	add.w	r3, r3, #4294967295
 800833a:	4631      	mov	r1, r6
 800833c:	dcf1      	bgt.n	8008322 <__exponent+0x1c>
 800833e:	3130      	adds	r1, #48	@ 0x30
 8008340:	1e94      	subs	r4, r2, #2
 8008342:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008346:	1c41      	adds	r1, r0, #1
 8008348:	4623      	mov	r3, r4
 800834a:	42ab      	cmp	r3, r5
 800834c:	d30a      	bcc.n	8008364 <__exponent+0x5e>
 800834e:	f10d 0309 	add.w	r3, sp, #9
 8008352:	1a9b      	subs	r3, r3, r2
 8008354:	42ac      	cmp	r4, r5
 8008356:	bf88      	it	hi
 8008358:	2300      	movhi	r3, #0
 800835a:	3302      	adds	r3, #2
 800835c:	4403      	add	r3, r0
 800835e:	1a18      	subs	r0, r3, r0
 8008360:	b003      	add	sp, #12
 8008362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008364:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008368:	f801 6f01 	strb.w	r6, [r1, #1]!
 800836c:	e7ed      	b.n	800834a <__exponent+0x44>
 800836e:	2330      	movs	r3, #48	@ 0x30
 8008370:	3130      	adds	r1, #48	@ 0x30
 8008372:	7083      	strb	r3, [r0, #2]
 8008374:	70c1      	strb	r1, [r0, #3]
 8008376:	1d03      	adds	r3, r0, #4
 8008378:	e7f1      	b.n	800835e <__exponent+0x58>
	...

0800837c <_printf_float>:
 800837c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008380:	b08d      	sub	sp, #52	@ 0x34
 8008382:	460c      	mov	r4, r1
 8008384:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008388:	4616      	mov	r6, r2
 800838a:	461f      	mov	r7, r3
 800838c:	4605      	mov	r5, r0
 800838e:	f000 ff01 	bl	8009194 <_localeconv_r>
 8008392:	6803      	ldr	r3, [r0, #0]
 8008394:	9304      	str	r3, [sp, #16]
 8008396:	4618      	mov	r0, r3
 8008398:	f7f7 ff8a 	bl	80002b0 <strlen>
 800839c:	2300      	movs	r3, #0
 800839e:	930a      	str	r3, [sp, #40]	@ 0x28
 80083a0:	f8d8 3000 	ldr.w	r3, [r8]
 80083a4:	9005      	str	r0, [sp, #20]
 80083a6:	3307      	adds	r3, #7
 80083a8:	f023 0307 	bic.w	r3, r3, #7
 80083ac:	f103 0208 	add.w	r2, r3, #8
 80083b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80083b4:	f8d4 b000 	ldr.w	fp, [r4]
 80083b8:	f8c8 2000 	str.w	r2, [r8]
 80083bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80083c4:	9307      	str	r3, [sp, #28]
 80083c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80083ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80083ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083d2:	4b9c      	ldr	r3, [pc, #624]	@ (8008644 <_printf_float+0x2c8>)
 80083d4:	f04f 32ff 	mov.w	r2, #4294967295
 80083d8:	f7f8 fbc8 	bl	8000b6c <__aeabi_dcmpun>
 80083dc:	bb70      	cbnz	r0, 800843c <_printf_float+0xc0>
 80083de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083e2:	4b98      	ldr	r3, [pc, #608]	@ (8008644 <_printf_float+0x2c8>)
 80083e4:	f04f 32ff 	mov.w	r2, #4294967295
 80083e8:	f7f8 fba2 	bl	8000b30 <__aeabi_dcmple>
 80083ec:	bb30      	cbnz	r0, 800843c <_printf_float+0xc0>
 80083ee:	2200      	movs	r2, #0
 80083f0:	2300      	movs	r3, #0
 80083f2:	4640      	mov	r0, r8
 80083f4:	4649      	mov	r1, r9
 80083f6:	f7f8 fb91 	bl	8000b1c <__aeabi_dcmplt>
 80083fa:	b110      	cbz	r0, 8008402 <_printf_float+0x86>
 80083fc:	232d      	movs	r3, #45	@ 0x2d
 80083fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008402:	4a91      	ldr	r2, [pc, #580]	@ (8008648 <_printf_float+0x2cc>)
 8008404:	4b91      	ldr	r3, [pc, #580]	@ (800864c <_printf_float+0x2d0>)
 8008406:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800840a:	bf94      	ite	ls
 800840c:	4690      	movls	r8, r2
 800840e:	4698      	movhi	r8, r3
 8008410:	2303      	movs	r3, #3
 8008412:	6123      	str	r3, [r4, #16]
 8008414:	f02b 0304 	bic.w	r3, fp, #4
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	f04f 0900 	mov.w	r9, #0
 800841e:	9700      	str	r7, [sp, #0]
 8008420:	4633      	mov	r3, r6
 8008422:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008424:	4621      	mov	r1, r4
 8008426:	4628      	mov	r0, r5
 8008428:	f000 f9d2 	bl	80087d0 <_printf_common>
 800842c:	3001      	adds	r0, #1
 800842e:	f040 808d 	bne.w	800854c <_printf_float+0x1d0>
 8008432:	f04f 30ff 	mov.w	r0, #4294967295
 8008436:	b00d      	add	sp, #52	@ 0x34
 8008438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843c:	4642      	mov	r2, r8
 800843e:	464b      	mov	r3, r9
 8008440:	4640      	mov	r0, r8
 8008442:	4649      	mov	r1, r9
 8008444:	f7f8 fb92 	bl	8000b6c <__aeabi_dcmpun>
 8008448:	b140      	cbz	r0, 800845c <_printf_float+0xe0>
 800844a:	464b      	mov	r3, r9
 800844c:	2b00      	cmp	r3, #0
 800844e:	bfbc      	itt	lt
 8008450:	232d      	movlt	r3, #45	@ 0x2d
 8008452:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008456:	4a7e      	ldr	r2, [pc, #504]	@ (8008650 <_printf_float+0x2d4>)
 8008458:	4b7e      	ldr	r3, [pc, #504]	@ (8008654 <_printf_float+0x2d8>)
 800845a:	e7d4      	b.n	8008406 <_printf_float+0x8a>
 800845c:	6863      	ldr	r3, [r4, #4]
 800845e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008462:	9206      	str	r2, [sp, #24]
 8008464:	1c5a      	adds	r2, r3, #1
 8008466:	d13b      	bne.n	80084e0 <_printf_float+0x164>
 8008468:	2306      	movs	r3, #6
 800846a:	6063      	str	r3, [r4, #4]
 800846c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008470:	2300      	movs	r3, #0
 8008472:	6022      	str	r2, [r4, #0]
 8008474:	9303      	str	r3, [sp, #12]
 8008476:	ab0a      	add	r3, sp, #40	@ 0x28
 8008478:	e9cd a301 	strd	sl, r3, [sp, #4]
 800847c:	ab09      	add	r3, sp, #36	@ 0x24
 800847e:	9300      	str	r3, [sp, #0]
 8008480:	6861      	ldr	r1, [r4, #4]
 8008482:	ec49 8b10 	vmov	d0, r8, r9
 8008486:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800848a:	4628      	mov	r0, r5
 800848c:	f7ff fed6 	bl	800823c <__cvt>
 8008490:	9b06      	ldr	r3, [sp, #24]
 8008492:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008494:	2b47      	cmp	r3, #71	@ 0x47
 8008496:	4680      	mov	r8, r0
 8008498:	d129      	bne.n	80084ee <_printf_float+0x172>
 800849a:	1cc8      	adds	r0, r1, #3
 800849c:	db02      	blt.n	80084a4 <_printf_float+0x128>
 800849e:	6863      	ldr	r3, [r4, #4]
 80084a0:	4299      	cmp	r1, r3
 80084a2:	dd41      	ble.n	8008528 <_printf_float+0x1ac>
 80084a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80084a8:	fa5f fa8a 	uxtb.w	sl, sl
 80084ac:	3901      	subs	r1, #1
 80084ae:	4652      	mov	r2, sl
 80084b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80084b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80084b6:	f7ff ff26 	bl	8008306 <__exponent>
 80084ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80084bc:	1813      	adds	r3, r2, r0
 80084be:	2a01      	cmp	r2, #1
 80084c0:	4681      	mov	r9, r0
 80084c2:	6123      	str	r3, [r4, #16]
 80084c4:	dc02      	bgt.n	80084cc <_printf_float+0x150>
 80084c6:	6822      	ldr	r2, [r4, #0]
 80084c8:	07d2      	lsls	r2, r2, #31
 80084ca:	d501      	bpl.n	80084d0 <_printf_float+0x154>
 80084cc:	3301      	adds	r3, #1
 80084ce:	6123      	str	r3, [r4, #16]
 80084d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0a2      	beq.n	800841e <_printf_float+0xa2>
 80084d8:	232d      	movs	r3, #45	@ 0x2d
 80084da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084de:	e79e      	b.n	800841e <_printf_float+0xa2>
 80084e0:	9a06      	ldr	r2, [sp, #24]
 80084e2:	2a47      	cmp	r2, #71	@ 0x47
 80084e4:	d1c2      	bne.n	800846c <_printf_float+0xf0>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1c0      	bne.n	800846c <_printf_float+0xf0>
 80084ea:	2301      	movs	r3, #1
 80084ec:	e7bd      	b.n	800846a <_printf_float+0xee>
 80084ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80084f2:	d9db      	bls.n	80084ac <_printf_float+0x130>
 80084f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80084f8:	d118      	bne.n	800852c <_printf_float+0x1b0>
 80084fa:	2900      	cmp	r1, #0
 80084fc:	6863      	ldr	r3, [r4, #4]
 80084fe:	dd0b      	ble.n	8008518 <_printf_float+0x19c>
 8008500:	6121      	str	r1, [r4, #16]
 8008502:	b913      	cbnz	r3, 800850a <_printf_float+0x18e>
 8008504:	6822      	ldr	r2, [r4, #0]
 8008506:	07d0      	lsls	r0, r2, #31
 8008508:	d502      	bpl.n	8008510 <_printf_float+0x194>
 800850a:	3301      	adds	r3, #1
 800850c:	440b      	add	r3, r1
 800850e:	6123      	str	r3, [r4, #16]
 8008510:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008512:	f04f 0900 	mov.w	r9, #0
 8008516:	e7db      	b.n	80084d0 <_printf_float+0x154>
 8008518:	b913      	cbnz	r3, 8008520 <_printf_float+0x1a4>
 800851a:	6822      	ldr	r2, [r4, #0]
 800851c:	07d2      	lsls	r2, r2, #31
 800851e:	d501      	bpl.n	8008524 <_printf_float+0x1a8>
 8008520:	3302      	adds	r3, #2
 8008522:	e7f4      	b.n	800850e <_printf_float+0x192>
 8008524:	2301      	movs	r3, #1
 8008526:	e7f2      	b.n	800850e <_printf_float+0x192>
 8008528:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800852c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800852e:	4299      	cmp	r1, r3
 8008530:	db05      	blt.n	800853e <_printf_float+0x1c2>
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	6121      	str	r1, [r4, #16]
 8008536:	07d8      	lsls	r0, r3, #31
 8008538:	d5ea      	bpl.n	8008510 <_printf_float+0x194>
 800853a:	1c4b      	adds	r3, r1, #1
 800853c:	e7e7      	b.n	800850e <_printf_float+0x192>
 800853e:	2900      	cmp	r1, #0
 8008540:	bfd4      	ite	le
 8008542:	f1c1 0202 	rsble	r2, r1, #2
 8008546:	2201      	movgt	r2, #1
 8008548:	4413      	add	r3, r2
 800854a:	e7e0      	b.n	800850e <_printf_float+0x192>
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	055a      	lsls	r2, r3, #21
 8008550:	d407      	bmi.n	8008562 <_printf_float+0x1e6>
 8008552:	6923      	ldr	r3, [r4, #16]
 8008554:	4642      	mov	r2, r8
 8008556:	4631      	mov	r1, r6
 8008558:	4628      	mov	r0, r5
 800855a:	47b8      	blx	r7
 800855c:	3001      	adds	r0, #1
 800855e:	d12b      	bne.n	80085b8 <_printf_float+0x23c>
 8008560:	e767      	b.n	8008432 <_printf_float+0xb6>
 8008562:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008566:	f240 80dd 	bls.w	8008724 <_printf_float+0x3a8>
 800856a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800856e:	2200      	movs	r2, #0
 8008570:	2300      	movs	r3, #0
 8008572:	f7f8 fac9 	bl	8000b08 <__aeabi_dcmpeq>
 8008576:	2800      	cmp	r0, #0
 8008578:	d033      	beq.n	80085e2 <_printf_float+0x266>
 800857a:	4a37      	ldr	r2, [pc, #220]	@ (8008658 <_printf_float+0x2dc>)
 800857c:	2301      	movs	r3, #1
 800857e:	4631      	mov	r1, r6
 8008580:	4628      	mov	r0, r5
 8008582:	47b8      	blx	r7
 8008584:	3001      	adds	r0, #1
 8008586:	f43f af54 	beq.w	8008432 <_printf_float+0xb6>
 800858a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800858e:	4543      	cmp	r3, r8
 8008590:	db02      	blt.n	8008598 <_printf_float+0x21c>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	07d8      	lsls	r0, r3, #31
 8008596:	d50f      	bpl.n	80085b8 <_printf_float+0x23c>
 8008598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800859c:	4631      	mov	r1, r6
 800859e:	4628      	mov	r0, r5
 80085a0:	47b8      	blx	r7
 80085a2:	3001      	adds	r0, #1
 80085a4:	f43f af45 	beq.w	8008432 <_printf_float+0xb6>
 80085a8:	f04f 0900 	mov.w	r9, #0
 80085ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80085b0:	f104 0a1a 	add.w	sl, r4, #26
 80085b4:	45c8      	cmp	r8, r9
 80085b6:	dc09      	bgt.n	80085cc <_printf_float+0x250>
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	079b      	lsls	r3, r3, #30
 80085bc:	f100 8103 	bmi.w	80087c6 <_printf_float+0x44a>
 80085c0:	68e0      	ldr	r0, [r4, #12]
 80085c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085c4:	4298      	cmp	r0, r3
 80085c6:	bfb8      	it	lt
 80085c8:	4618      	movlt	r0, r3
 80085ca:	e734      	b.n	8008436 <_printf_float+0xba>
 80085cc:	2301      	movs	r3, #1
 80085ce:	4652      	mov	r2, sl
 80085d0:	4631      	mov	r1, r6
 80085d2:	4628      	mov	r0, r5
 80085d4:	47b8      	blx	r7
 80085d6:	3001      	adds	r0, #1
 80085d8:	f43f af2b 	beq.w	8008432 <_printf_float+0xb6>
 80085dc:	f109 0901 	add.w	r9, r9, #1
 80085e0:	e7e8      	b.n	80085b4 <_printf_float+0x238>
 80085e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	dc39      	bgt.n	800865c <_printf_float+0x2e0>
 80085e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008658 <_printf_float+0x2dc>)
 80085ea:	2301      	movs	r3, #1
 80085ec:	4631      	mov	r1, r6
 80085ee:	4628      	mov	r0, r5
 80085f0:	47b8      	blx	r7
 80085f2:	3001      	adds	r0, #1
 80085f4:	f43f af1d 	beq.w	8008432 <_printf_float+0xb6>
 80085f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80085fc:	ea59 0303 	orrs.w	r3, r9, r3
 8008600:	d102      	bne.n	8008608 <_printf_float+0x28c>
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	07d9      	lsls	r1, r3, #31
 8008606:	d5d7      	bpl.n	80085b8 <_printf_float+0x23c>
 8008608:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800860c:	4631      	mov	r1, r6
 800860e:	4628      	mov	r0, r5
 8008610:	47b8      	blx	r7
 8008612:	3001      	adds	r0, #1
 8008614:	f43f af0d 	beq.w	8008432 <_printf_float+0xb6>
 8008618:	f04f 0a00 	mov.w	sl, #0
 800861c:	f104 0b1a 	add.w	fp, r4, #26
 8008620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008622:	425b      	negs	r3, r3
 8008624:	4553      	cmp	r3, sl
 8008626:	dc01      	bgt.n	800862c <_printf_float+0x2b0>
 8008628:	464b      	mov	r3, r9
 800862a:	e793      	b.n	8008554 <_printf_float+0x1d8>
 800862c:	2301      	movs	r3, #1
 800862e:	465a      	mov	r2, fp
 8008630:	4631      	mov	r1, r6
 8008632:	4628      	mov	r0, r5
 8008634:	47b8      	blx	r7
 8008636:	3001      	adds	r0, #1
 8008638:	f43f aefb 	beq.w	8008432 <_printf_float+0xb6>
 800863c:	f10a 0a01 	add.w	sl, sl, #1
 8008640:	e7ee      	b.n	8008620 <_printf_float+0x2a4>
 8008642:	bf00      	nop
 8008644:	7fefffff 	.word	0x7fefffff
 8008648:	0800bcf0 	.word	0x0800bcf0
 800864c:	0800bcf4 	.word	0x0800bcf4
 8008650:	0800bcf8 	.word	0x0800bcf8
 8008654:	0800bcfc 	.word	0x0800bcfc
 8008658:	0800bd00 	.word	0x0800bd00
 800865c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800865e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008662:	4553      	cmp	r3, sl
 8008664:	bfa8      	it	ge
 8008666:	4653      	movge	r3, sl
 8008668:	2b00      	cmp	r3, #0
 800866a:	4699      	mov	r9, r3
 800866c:	dc36      	bgt.n	80086dc <_printf_float+0x360>
 800866e:	f04f 0b00 	mov.w	fp, #0
 8008672:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008676:	f104 021a 	add.w	r2, r4, #26
 800867a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800867c:	9306      	str	r3, [sp, #24]
 800867e:	eba3 0309 	sub.w	r3, r3, r9
 8008682:	455b      	cmp	r3, fp
 8008684:	dc31      	bgt.n	80086ea <_printf_float+0x36e>
 8008686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008688:	459a      	cmp	sl, r3
 800868a:	dc3a      	bgt.n	8008702 <_printf_float+0x386>
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	07da      	lsls	r2, r3, #31
 8008690:	d437      	bmi.n	8008702 <_printf_float+0x386>
 8008692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008694:	ebaa 0903 	sub.w	r9, sl, r3
 8008698:	9b06      	ldr	r3, [sp, #24]
 800869a:	ebaa 0303 	sub.w	r3, sl, r3
 800869e:	4599      	cmp	r9, r3
 80086a0:	bfa8      	it	ge
 80086a2:	4699      	movge	r9, r3
 80086a4:	f1b9 0f00 	cmp.w	r9, #0
 80086a8:	dc33      	bgt.n	8008712 <_printf_float+0x396>
 80086aa:	f04f 0800 	mov.w	r8, #0
 80086ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086b2:	f104 0b1a 	add.w	fp, r4, #26
 80086b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b8:	ebaa 0303 	sub.w	r3, sl, r3
 80086bc:	eba3 0309 	sub.w	r3, r3, r9
 80086c0:	4543      	cmp	r3, r8
 80086c2:	f77f af79 	ble.w	80085b8 <_printf_float+0x23c>
 80086c6:	2301      	movs	r3, #1
 80086c8:	465a      	mov	r2, fp
 80086ca:	4631      	mov	r1, r6
 80086cc:	4628      	mov	r0, r5
 80086ce:	47b8      	blx	r7
 80086d0:	3001      	adds	r0, #1
 80086d2:	f43f aeae 	beq.w	8008432 <_printf_float+0xb6>
 80086d6:	f108 0801 	add.w	r8, r8, #1
 80086da:	e7ec      	b.n	80086b6 <_printf_float+0x33a>
 80086dc:	4642      	mov	r2, r8
 80086de:	4631      	mov	r1, r6
 80086e0:	4628      	mov	r0, r5
 80086e2:	47b8      	blx	r7
 80086e4:	3001      	adds	r0, #1
 80086e6:	d1c2      	bne.n	800866e <_printf_float+0x2f2>
 80086e8:	e6a3      	b.n	8008432 <_printf_float+0xb6>
 80086ea:	2301      	movs	r3, #1
 80086ec:	4631      	mov	r1, r6
 80086ee:	4628      	mov	r0, r5
 80086f0:	9206      	str	r2, [sp, #24]
 80086f2:	47b8      	blx	r7
 80086f4:	3001      	adds	r0, #1
 80086f6:	f43f ae9c 	beq.w	8008432 <_printf_float+0xb6>
 80086fa:	9a06      	ldr	r2, [sp, #24]
 80086fc:	f10b 0b01 	add.w	fp, fp, #1
 8008700:	e7bb      	b.n	800867a <_printf_float+0x2fe>
 8008702:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008706:	4631      	mov	r1, r6
 8008708:	4628      	mov	r0, r5
 800870a:	47b8      	blx	r7
 800870c:	3001      	adds	r0, #1
 800870e:	d1c0      	bne.n	8008692 <_printf_float+0x316>
 8008710:	e68f      	b.n	8008432 <_printf_float+0xb6>
 8008712:	9a06      	ldr	r2, [sp, #24]
 8008714:	464b      	mov	r3, r9
 8008716:	4442      	add	r2, r8
 8008718:	4631      	mov	r1, r6
 800871a:	4628      	mov	r0, r5
 800871c:	47b8      	blx	r7
 800871e:	3001      	adds	r0, #1
 8008720:	d1c3      	bne.n	80086aa <_printf_float+0x32e>
 8008722:	e686      	b.n	8008432 <_printf_float+0xb6>
 8008724:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008728:	f1ba 0f01 	cmp.w	sl, #1
 800872c:	dc01      	bgt.n	8008732 <_printf_float+0x3b6>
 800872e:	07db      	lsls	r3, r3, #31
 8008730:	d536      	bpl.n	80087a0 <_printf_float+0x424>
 8008732:	2301      	movs	r3, #1
 8008734:	4642      	mov	r2, r8
 8008736:	4631      	mov	r1, r6
 8008738:	4628      	mov	r0, r5
 800873a:	47b8      	blx	r7
 800873c:	3001      	adds	r0, #1
 800873e:	f43f ae78 	beq.w	8008432 <_printf_float+0xb6>
 8008742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008746:	4631      	mov	r1, r6
 8008748:	4628      	mov	r0, r5
 800874a:	47b8      	blx	r7
 800874c:	3001      	adds	r0, #1
 800874e:	f43f ae70 	beq.w	8008432 <_printf_float+0xb6>
 8008752:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008756:	2200      	movs	r2, #0
 8008758:	2300      	movs	r3, #0
 800875a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800875e:	f7f8 f9d3 	bl	8000b08 <__aeabi_dcmpeq>
 8008762:	b9c0      	cbnz	r0, 8008796 <_printf_float+0x41a>
 8008764:	4653      	mov	r3, sl
 8008766:	f108 0201 	add.w	r2, r8, #1
 800876a:	4631      	mov	r1, r6
 800876c:	4628      	mov	r0, r5
 800876e:	47b8      	blx	r7
 8008770:	3001      	adds	r0, #1
 8008772:	d10c      	bne.n	800878e <_printf_float+0x412>
 8008774:	e65d      	b.n	8008432 <_printf_float+0xb6>
 8008776:	2301      	movs	r3, #1
 8008778:	465a      	mov	r2, fp
 800877a:	4631      	mov	r1, r6
 800877c:	4628      	mov	r0, r5
 800877e:	47b8      	blx	r7
 8008780:	3001      	adds	r0, #1
 8008782:	f43f ae56 	beq.w	8008432 <_printf_float+0xb6>
 8008786:	f108 0801 	add.w	r8, r8, #1
 800878a:	45d0      	cmp	r8, sl
 800878c:	dbf3      	blt.n	8008776 <_printf_float+0x3fa>
 800878e:	464b      	mov	r3, r9
 8008790:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008794:	e6df      	b.n	8008556 <_printf_float+0x1da>
 8008796:	f04f 0800 	mov.w	r8, #0
 800879a:	f104 0b1a 	add.w	fp, r4, #26
 800879e:	e7f4      	b.n	800878a <_printf_float+0x40e>
 80087a0:	2301      	movs	r3, #1
 80087a2:	4642      	mov	r2, r8
 80087a4:	e7e1      	b.n	800876a <_printf_float+0x3ee>
 80087a6:	2301      	movs	r3, #1
 80087a8:	464a      	mov	r2, r9
 80087aa:	4631      	mov	r1, r6
 80087ac:	4628      	mov	r0, r5
 80087ae:	47b8      	blx	r7
 80087b0:	3001      	adds	r0, #1
 80087b2:	f43f ae3e 	beq.w	8008432 <_printf_float+0xb6>
 80087b6:	f108 0801 	add.w	r8, r8, #1
 80087ba:	68e3      	ldr	r3, [r4, #12]
 80087bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087be:	1a5b      	subs	r3, r3, r1
 80087c0:	4543      	cmp	r3, r8
 80087c2:	dcf0      	bgt.n	80087a6 <_printf_float+0x42a>
 80087c4:	e6fc      	b.n	80085c0 <_printf_float+0x244>
 80087c6:	f04f 0800 	mov.w	r8, #0
 80087ca:	f104 0919 	add.w	r9, r4, #25
 80087ce:	e7f4      	b.n	80087ba <_printf_float+0x43e>

080087d0 <_printf_common>:
 80087d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d4:	4616      	mov	r6, r2
 80087d6:	4698      	mov	r8, r3
 80087d8:	688a      	ldr	r2, [r1, #8]
 80087da:	690b      	ldr	r3, [r1, #16]
 80087dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80087e0:	4293      	cmp	r3, r2
 80087e2:	bfb8      	it	lt
 80087e4:	4613      	movlt	r3, r2
 80087e6:	6033      	str	r3, [r6, #0]
 80087e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80087ec:	4607      	mov	r7, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	b10a      	cbz	r2, 80087f6 <_printf_common+0x26>
 80087f2:	3301      	adds	r3, #1
 80087f4:	6033      	str	r3, [r6, #0]
 80087f6:	6823      	ldr	r3, [r4, #0]
 80087f8:	0699      	lsls	r1, r3, #26
 80087fa:	bf42      	ittt	mi
 80087fc:	6833      	ldrmi	r3, [r6, #0]
 80087fe:	3302      	addmi	r3, #2
 8008800:	6033      	strmi	r3, [r6, #0]
 8008802:	6825      	ldr	r5, [r4, #0]
 8008804:	f015 0506 	ands.w	r5, r5, #6
 8008808:	d106      	bne.n	8008818 <_printf_common+0x48>
 800880a:	f104 0a19 	add.w	sl, r4, #25
 800880e:	68e3      	ldr	r3, [r4, #12]
 8008810:	6832      	ldr	r2, [r6, #0]
 8008812:	1a9b      	subs	r3, r3, r2
 8008814:	42ab      	cmp	r3, r5
 8008816:	dc26      	bgt.n	8008866 <_printf_common+0x96>
 8008818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800881c:	6822      	ldr	r2, [r4, #0]
 800881e:	3b00      	subs	r3, #0
 8008820:	bf18      	it	ne
 8008822:	2301      	movne	r3, #1
 8008824:	0692      	lsls	r2, r2, #26
 8008826:	d42b      	bmi.n	8008880 <_printf_common+0xb0>
 8008828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800882c:	4641      	mov	r1, r8
 800882e:	4638      	mov	r0, r7
 8008830:	47c8      	blx	r9
 8008832:	3001      	adds	r0, #1
 8008834:	d01e      	beq.n	8008874 <_printf_common+0xa4>
 8008836:	6823      	ldr	r3, [r4, #0]
 8008838:	6922      	ldr	r2, [r4, #16]
 800883a:	f003 0306 	and.w	r3, r3, #6
 800883e:	2b04      	cmp	r3, #4
 8008840:	bf02      	ittt	eq
 8008842:	68e5      	ldreq	r5, [r4, #12]
 8008844:	6833      	ldreq	r3, [r6, #0]
 8008846:	1aed      	subeq	r5, r5, r3
 8008848:	68a3      	ldr	r3, [r4, #8]
 800884a:	bf0c      	ite	eq
 800884c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008850:	2500      	movne	r5, #0
 8008852:	4293      	cmp	r3, r2
 8008854:	bfc4      	itt	gt
 8008856:	1a9b      	subgt	r3, r3, r2
 8008858:	18ed      	addgt	r5, r5, r3
 800885a:	2600      	movs	r6, #0
 800885c:	341a      	adds	r4, #26
 800885e:	42b5      	cmp	r5, r6
 8008860:	d11a      	bne.n	8008898 <_printf_common+0xc8>
 8008862:	2000      	movs	r0, #0
 8008864:	e008      	b.n	8008878 <_printf_common+0xa8>
 8008866:	2301      	movs	r3, #1
 8008868:	4652      	mov	r2, sl
 800886a:	4641      	mov	r1, r8
 800886c:	4638      	mov	r0, r7
 800886e:	47c8      	blx	r9
 8008870:	3001      	adds	r0, #1
 8008872:	d103      	bne.n	800887c <_printf_common+0xac>
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887c:	3501      	adds	r5, #1
 800887e:	e7c6      	b.n	800880e <_printf_common+0x3e>
 8008880:	18e1      	adds	r1, r4, r3
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	2030      	movs	r0, #48	@ 0x30
 8008886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800888a:	4422      	add	r2, r4
 800888c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008894:	3302      	adds	r3, #2
 8008896:	e7c7      	b.n	8008828 <_printf_common+0x58>
 8008898:	2301      	movs	r3, #1
 800889a:	4622      	mov	r2, r4
 800889c:	4641      	mov	r1, r8
 800889e:	4638      	mov	r0, r7
 80088a0:	47c8      	blx	r9
 80088a2:	3001      	adds	r0, #1
 80088a4:	d0e6      	beq.n	8008874 <_printf_common+0xa4>
 80088a6:	3601      	adds	r6, #1
 80088a8:	e7d9      	b.n	800885e <_printf_common+0x8e>
	...

080088ac <_printf_i>:
 80088ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088b0:	7e0f      	ldrb	r7, [r1, #24]
 80088b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088b4:	2f78      	cmp	r7, #120	@ 0x78
 80088b6:	4691      	mov	r9, r2
 80088b8:	4680      	mov	r8, r0
 80088ba:	460c      	mov	r4, r1
 80088bc:	469a      	mov	sl, r3
 80088be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80088c2:	d807      	bhi.n	80088d4 <_printf_i+0x28>
 80088c4:	2f62      	cmp	r7, #98	@ 0x62
 80088c6:	d80a      	bhi.n	80088de <_printf_i+0x32>
 80088c8:	2f00      	cmp	r7, #0
 80088ca:	f000 80d2 	beq.w	8008a72 <_printf_i+0x1c6>
 80088ce:	2f58      	cmp	r7, #88	@ 0x58
 80088d0:	f000 80b9 	beq.w	8008a46 <_printf_i+0x19a>
 80088d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80088dc:	e03a      	b.n	8008954 <_printf_i+0xa8>
 80088de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80088e2:	2b15      	cmp	r3, #21
 80088e4:	d8f6      	bhi.n	80088d4 <_printf_i+0x28>
 80088e6:	a101      	add	r1, pc, #4	@ (adr r1, 80088ec <_printf_i+0x40>)
 80088e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088ec:	08008945 	.word	0x08008945
 80088f0:	08008959 	.word	0x08008959
 80088f4:	080088d5 	.word	0x080088d5
 80088f8:	080088d5 	.word	0x080088d5
 80088fc:	080088d5 	.word	0x080088d5
 8008900:	080088d5 	.word	0x080088d5
 8008904:	08008959 	.word	0x08008959
 8008908:	080088d5 	.word	0x080088d5
 800890c:	080088d5 	.word	0x080088d5
 8008910:	080088d5 	.word	0x080088d5
 8008914:	080088d5 	.word	0x080088d5
 8008918:	08008a59 	.word	0x08008a59
 800891c:	08008983 	.word	0x08008983
 8008920:	08008a13 	.word	0x08008a13
 8008924:	080088d5 	.word	0x080088d5
 8008928:	080088d5 	.word	0x080088d5
 800892c:	08008a7b 	.word	0x08008a7b
 8008930:	080088d5 	.word	0x080088d5
 8008934:	08008983 	.word	0x08008983
 8008938:	080088d5 	.word	0x080088d5
 800893c:	080088d5 	.word	0x080088d5
 8008940:	08008a1b 	.word	0x08008a1b
 8008944:	6833      	ldr	r3, [r6, #0]
 8008946:	1d1a      	adds	r2, r3, #4
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	6032      	str	r2, [r6, #0]
 800894c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008954:	2301      	movs	r3, #1
 8008956:	e09d      	b.n	8008a94 <_printf_i+0x1e8>
 8008958:	6833      	ldr	r3, [r6, #0]
 800895a:	6820      	ldr	r0, [r4, #0]
 800895c:	1d19      	adds	r1, r3, #4
 800895e:	6031      	str	r1, [r6, #0]
 8008960:	0606      	lsls	r6, r0, #24
 8008962:	d501      	bpl.n	8008968 <_printf_i+0xbc>
 8008964:	681d      	ldr	r5, [r3, #0]
 8008966:	e003      	b.n	8008970 <_printf_i+0xc4>
 8008968:	0645      	lsls	r5, r0, #25
 800896a:	d5fb      	bpl.n	8008964 <_printf_i+0xb8>
 800896c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008970:	2d00      	cmp	r5, #0
 8008972:	da03      	bge.n	800897c <_printf_i+0xd0>
 8008974:	232d      	movs	r3, #45	@ 0x2d
 8008976:	426d      	negs	r5, r5
 8008978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800897c:	4859      	ldr	r0, [pc, #356]	@ (8008ae4 <_printf_i+0x238>)
 800897e:	230a      	movs	r3, #10
 8008980:	e011      	b.n	80089a6 <_printf_i+0xfa>
 8008982:	6821      	ldr	r1, [r4, #0]
 8008984:	6833      	ldr	r3, [r6, #0]
 8008986:	0608      	lsls	r0, r1, #24
 8008988:	f853 5b04 	ldr.w	r5, [r3], #4
 800898c:	d402      	bmi.n	8008994 <_printf_i+0xe8>
 800898e:	0649      	lsls	r1, r1, #25
 8008990:	bf48      	it	mi
 8008992:	b2ad      	uxthmi	r5, r5
 8008994:	2f6f      	cmp	r7, #111	@ 0x6f
 8008996:	4853      	ldr	r0, [pc, #332]	@ (8008ae4 <_printf_i+0x238>)
 8008998:	6033      	str	r3, [r6, #0]
 800899a:	bf14      	ite	ne
 800899c:	230a      	movne	r3, #10
 800899e:	2308      	moveq	r3, #8
 80089a0:	2100      	movs	r1, #0
 80089a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80089a6:	6866      	ldr	r6, [r4, #4]
 80089a8:	60a6      	str	r6, [r4, #8]
 80089aa:	2e00      	cmp	r6, #0
 80089ac:	bfa2      	ittt	ge
 80089ae:	6821      	ldrge	r1, [r4, #0]
 80089b0:	f021 0104 	bicge.w	r1, r1, #4
 80089b4:	6021      	strge	r1, [r4, #0]
 80089b6:	b90d      	cbnz	r5, 80089bc <_printf_i+0x110>
 80089b8:	2e00      	cmp	r6, #0
 80089ba:	d04b      	beq.n	8008a54 <_printf_i+0x1a8>
 80089bc:	4616      	mov	r6, r2
 80089be:	fbb5 f1f3 	udiv	r1, r5, r3
 80089c2:	fb03 5711 	mls	r7, r3, r1, r5
 80089c6:	5dc7      	ldrb	r7, [r0, r7]
 80089c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089cc:	462f      	mov	r7, r5
 80089ce:	42bb      	cmp	r3, r7
 80089d0:	460d      	mov	r5, r1
 80089d2:	d9f4      	bls.n	80089be <_printf_i+0x112>
 80089d4:	2b08      	cmp	r3, #8
 80089d6:	d10b      	bne.n	80089f0 <_printf_i+0x144>
 80089d8:	6823      	ldr	r3, [r4, #0]
 80089da:	07df      	lsls	r7, r3, #31
 80089dc:	d508      	bpl.n	80089f0 <_printf_i+0x144>
 80089de:	6923      	ldr	r3, [r4, #16]
 80089e0:	6861      	ldr	r1, [r4, #4]
 80089e2:	4299      	cmp	r1, r3
 80089e4:	bfde      	ittt	le
 80089e6:	2330      	movle	r3, #48	@ 0x30
 80089e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80089f0:	1b92      	subs	r2, r2, r6
 80089f2:	6122      	str	r2, [r4, #16]
 80089f4:	f8cd a000 	str.w	sl, [sp]
 80089f8:	464b      	mov	r3, r9
 80089fa:	aa03      	add	r2, sp, #12
 80089fc:	4621      	mov	r1, r4
 80089fe:	4640      	mov	r0, r8
 8008a00:	f7ff fee6 	bl	80087d0 <_printf_common>
 8008a04:	3001      	adds	r0, #1
 8008a06:	d14a      	bne.n	8008a9e <_printf_i+0x1f2>
 8008a08:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0c:	b004      	add	sp, #16
 8008a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	f043 0320 	orr.w	r3, r3, #32
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	4833      	ldr	r0, [pc, #204]	@ (8008ae8 <_printf_i+0x23c>)
 8008a1c:	2778      	movs	r7, #120	@ 0x78
 8008a1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a22:	6823      	ldr	r3, [r4, #0]
 8008a24:	6831      	ldr	r1, [r6, #0]
 8008a26:	061f      	lsls	r7, r3, #24
 8008a28:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a2c:	d402      	bmi.n	8008a34 <_printf_i+0x188>
 8008a2e:	065f      	lsls	r7, r3, #25
 8008a30:	bf48      	it	mi
 8008a32:	b2ad      	uxthmi	r5, r5
 8008a34:	6031      	str	r1, [r6, #0]
 8008a36:	07d9      	lsls	r1, r3, #31
 8008a38:	bf44      	itt	mi
 8008a3a:	f043 0320 	orrmi.w	r3, r3, #32
 8008a3e:	6023      	strmi	r3, [r4, #0]
 8008a40:	b11d      	cbz	r5, 8008a4a <_printf_i+0x19e>
 8008a42:	2310      	movs	r3, #16
 8008a44:	e7ac      	b.n	80089a0 <_printf_i+0xf4>
 8008a46:	4827      	ldr	r0, [pc, #156]	@ (8008ae4 <_printf_i+0x238>)
 8008a48:	e7e9      	b.n	8008a1e <_printf_i+0x172>
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	f023 0320 	bic.w	r3, r3, #32
 8008a50:	6023      	str	r3, [r4, #0]
 8008a52:	e7f6      	b.n	8008a42 <_printf_i+0x196>
 8008a54:	4616      	mov	r6, r2
 8008a56:	e7bd      	b.n	80089d4 <_printf_i+0x128>
 8008a58:	6833      	ldr	r3, [r6, #0]
 8008a5a:	6825      	ldr	r5, [r4, #0]
 8008a5c:	6961      	ldr	r1, [r4, #20]
 8008a5e:	1d18      	adds	r0, r3, #4
 8008a60:	6030      	str	r0, [r6, #0]
 8008a62:	062e      	lsls	r6, r5, #24
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	d501      	bpl.n	8008a6c <_printf_i+0x1c0>
 8008a68:	6019      	str	r1, [r3, #0]
 8008a6a:	e002      	b.n	8008a72 <_printf_i+0x1c6>
 8008a6c:	0668      	lsls	r0, r5, #25
 8008a6e:	d5fb      	bpl.n	8008a68 <_printf_i+0x1bc>
 8008a70:	8019      	strh	r1, [r3, #0]
 8008a72:	2300      	movs	r3, #0
 8008a74:	6123      	str	r3, [r4, #16]
 8008a76:	4616      	mov	r6, r2
 8008a78:	e7bc      	b.n	80089f4 <_printf_i+0x148>
 8008a7a:	6833      	ldr	r3, [r6, #0]
 8008a7c:	1d1a      	adds	r2, r3, #4
 8008a7e:	6032      	str	r2, [r6, #0]
 8008a80:	681e      	ldr	r6, [r3, #0]
 8008a82:	6862      	ldr	r2, [r4, #4]
 8008a84:	2100      	movs	r1, #0
 8008a86:	4630      	mov	r0, r6
 8008a88:	f7f7 fbc2 	bl	8000210 <memchr>
 8008a8c:	b108      	cbz	r0, 8008a92 <_printf_i+0x1e6>
 8008a8e:	1b80      	subs	r0, r0, r6
 8008a90:	6060      	str	r0, [r4, #4]
 8008a92:	6863      	ldr	r3, [r4, #4]
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	2300      	movs	r3, #0
 8008a98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a9c:	e7aa      	b.n	80089f4 <_printf_i+0x148>
 8008a9e:	6923      	ldr	r3, [r4, #16]
 8008aa0:	4632      	mov	r2, r6
 8008aa2:	4649      	mov	r1, r9
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	47d0      	blx	sl
 8008aa8:	3001      	adds	r0, #1
 8008aaa:	d0ad      	beq.n	8008a08 <_printf_i+0x15c>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	079b      	lsls	r3, r3, #30
 8008ab0:	d413      	bmi.n	8008ada <_printf_i+0x22e>
 8008ab2:	68e0      	ldr	r0, [r4, #12]
 8008ab4:	9b03      	ldr	r3, [sp, #12]
 8008ab6:	4298      	cmp	r0, r3
 8008ab8:	bfb8      	it	lt
 8008aba:	4618      	movlt	r0, r3
 8008abc:	e7a6      	b.n	8008a0c <_printf_i+0x160>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	4632      	mov	r2, r6
 8008ac2:	4649      	mov	r1, r9
 8008ac4:	4640      	mov	r0, r8
 8008ac6:	47d0      	blx	sl
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d09d      	beq.n	8008a08 <_printf_i+0x15c>
 8008acc:	3501      	adds	r5, #1
 8008ace:	68e3      	ldr	r3, [r4, #12]
 8008ad0:	9903      	ldr	r1, [sp, #12]
 8008ad2:	1a5b      	subs	r3, r3, r1
 8008ad4:	42ab      	cmp	r3, r5
 8008ad6:	dcf2      	bgt.n	8008abe <_printf_i+0x212>
 8008ad8:	e7eb      	b.n	8008ab2 <_printf_i+0x206>
 8008ada:	2500      	movs	r5, #0
 8008adc:	f104 0619 	add.w	r6, r4, #25
 8008ae0:	e7f5      	b.n	8008ace <_printf_i+0x222>
 8008ae2:	bf00      	nop
 8008ae4:	0800bd02 	.word	0x0800bd02
 8008ae8:	0800bd13 	.word	0x0800bd13

08008aec <_scanf_float>:
 8008aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af0:	b087      	sub	sp, #28
 8008af2:	4617      	mov	r7, r2
 8008af4:	9303      	str	r3, [sp, #12]
 8008af6:	688b      	ldr	r3, [r1, #8]
 8008af8:	1e5a      	subs	r2, r3, #1
 8008afa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008afe:	bf81      	itttt	hi
 8008b00:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b04:	eb03 0b05 	addhi.w	fp, r3, r5
 8008b08:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b0c:	608b      	strhi	r3, [r1, #8]
 8008b0e:	680b      	ldr	r3, [r1, #0]
 8008b10:	460a      	mov	r2, r1
 8008b12:	f04f 0500 	mov.w	r5, #0
 8008b16:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008b1a:	f842 3b1c 	str.w	r3, [r2], #28
 8008b1e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b22:	4680      	mov	r8, r0
 8008b24:	460c      	mov	r4, r1
 8008b26:	bf98      	it	ls
 8008b28:	f04f 0b00 	movls.w	fp, #0
 8008b2c:	9201      	str	r2, [sp, #4]
 8008b2e:	4616      	mov	r6, r2
 8008b30:	46aa      	mov	sl, r5
 8008b32:	46a9      	mov	r9, r5
 8008b34:	9502      	str	r5, [sp, #8]
 8008b36:	68a2      	ldr	r2, [r4, #8]
 8008b38:	b152      	cbz	r2, 8008b50 <_scanf_float+0x64>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	2b4e      	cmp	r3, #78	@ 0x4e
 8008b40:	d864      	bhi.n	8008c0c <_scanf_float+0x120>
 8008b42:	2b40      	cmp	r3, #64	@ 0x40
 8008b44:	d83c      	bhi.n	8008bc0 <_scanf_float+0xd4>
 8008b46:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008b4a:	b2c8      	uxtb	r0, r1
 8008b4c:	280e      	cmp	r0, #14
 8008b4e:	d93a      	bls.n	8008bc6 <_scanf_float+0xda>
 8008b50:	f1b9 0f00 	cmp.w	r9, #0
 8008b54:	d003      	beq.n	8008b5e <_scanf_float+0x72>
 8008b56:	6823      	ldr	r3, [r4, #0]
 8008b58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b62:	f1ba 0f01 	cmp.w	sl, #1
 8008b66:	f200 8117 	bhi.w	8008d98 <_scanf_float+0x2ac>
 8008b6a:	9b01      	ldr	r3, [sp, #4]
 8008b6c:	429e      	cmp	r6, r3
 8008b6e:	f200 8108 	bhi.w	8008d82 <_scanf_float+0x296>
 8008b72:	2001      	movs	r0, #1
 8008b74:	b007      	add	sp, #28
 8008b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b7a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008b7e:	2a0d      	cmp	r2, #13
 8008b80:	d8e6      	bhi.n	8008b50 <_scanf_float+0x64>
 8008b82:	a101      	add	r1, pc, #4	@ (adr r1, 8008b88 <_scanf_float+0x9c>)
 8008b84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b88:	08008ccf 	.word	0x08008ccf
 8008b8c:	08008b51 	.word	0x08008b51
 8008b90:	08008b51 	.word	0x08008b51
 8008b94:	08008b51 	.word	0x08008b51
 8008b98:	08008d2f 	.word	0x08008d2f
 8008b9c:	08008d07 	.word	0x08008d07
 8008ba0:	08008b51 	.word	0x08008b51
 8008ba4:	08008b51 	.word	0x08008b51
 8008ba8:	08008cdd 	.word	0x08008cdd
 8008bac:	08008b51 	.word	0x08008b51
 8008bb0:	08008b51 	.word	0x08008b51
 8008bb4:	08008b51 	.word	0x08008b51
 8008bb8:	08008b51 	.word	0x08008b51
 8008bbc:	08008c95 	.word	0x08008c95
 8008bc0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008bc4:	e7db      	b.n	8008b7e <_scanf_float+0x92>
 8008bc6:	290e      	cmp	r1, #14
 8008bc8:	d8c2      	bhi.n	8008b50 <_scanf_float+0x64>
 8008bca:	a001      	add	r0, pc, #4	@ (adr r0, 8008bd0 <_scanf_float+0xe4>)
 8008bcc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008bd0:	08008c85 	.word	0x08008c85
 8008bd4:	08008b51 	.word	0x08008b51
 8008bd8:	08008c85 	.word	0x08008c85
 8008bdc:	08008d1b 	.word	0x08008d1b
 8008be0:	08008b51 	.word	0x08008b51
 8008be4:	08008c2d 	.word	0x08008c2d
 8008be8:	08008c6b 	.word	0x08008c6b
 8008bec:	08008c6b 	.word	0x08008c6b
 8008bf0:	08008c6b 	.word	0x08008c6b
 8008bf4:	08008c6b 	.word	0x08008c6b
 8008bf8:	08008c6b 	.word	0x08008c6b
 8008bfc:	08008c6b 	.word	0x08008c6b
 8008c00:	08008c6b 	.word	0x08008c6b
 8008c04:	08008c6b 	.word	0x08008c6b
 8008c08:	08008c6b 	.word	0x08008c6b
 8008c0c:	2b6e      	cmp	r3, #110	@ 0x6e
 8008c0e:	d809      	bhi.n	8008c24 <_scanf_float+0x138>
 8008c10:	2b60      	cmp	r3, #96	@ 0x60
 8008c12:	d8b2      	bhi.n	8008b7a <_scanf_float+0x8e>
 8008c14:	2b54      	cmp	r3, #84	@ 0x54
 8008c16:	d07b      	beq.n	8008d10 <_scanf_float+0x224>
 8008c18:	2b59      	cmp	r3, #89	@ 0x59
 8008c1a:	d199      	bne.n	8008b50 <_scanf_float+0x64>
 8008c1c:	2d07      	cmp	r5, #7
 8008c1e:	d197      	bne.n	8008b50 <_scanf_float+0x64>
 8008c20:	2508      	movs	r5, #8
 8008c22:	e02c      	b.n	8008c7e <_scanf_float+0x192>
 8008c24:	2b74      	cmp	r3, #116	@ 0x74
 8008c26:	d073      	beq.n	8008d10 <_scanf_float+0x224>
 8008c28:	2b79      	cmp	r3, #121	@ 0x79
 8008c2a:	e7f6      	b.n	8008c1a <_scanf_float+0x12e>
 8008c2c:	6821      	ldr	r1, [r4, #0]
 8008c2e:	05c8      	lsls	r0, r1, #23
 8008c30:	d51b      	bpl.n	8008c6a <_scanf_float+0x17e>
 8008c32:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008c36:	6021      	str	r1, [r4, #0]
 8008c38:	f109 0901 	add.w	r9, r9, #1
 8008c3c:	f1bb 0f00 	cmp.w	fp, #0
 8008c40:	d003      	beq.n	8008c4a <_scanf_float+0x15e>
 8008c42:	3201      	adds	r2, #1
 8008c44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c48:	60a2      	str	r2, [r4, #8]
 8008c4a:	68a3      	ldr	r3, [r4, #8]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	60a3      	str	r3, [r4, #8]
 8008c50:	6923      	ldr	r3, [r4, #16]
 8008c52:	3301      	adds	r3, #1
 8008c54:	6123      	str	r3, [r4, #16]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	607b      	str	r3, [r7, #4]
 8008c5e:	f340 8087 	ble.w	8008d70 <_scanf_float+0x284>
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	3301      	adds	r3, #1
 8008c66:	603b      	str	r3, [r7, #0]
 8008c68:	e765      	b.n	8008b36 <_scanf_float+0x4a>
 8008c6a:	eb1a 0105 	adds.w	r1, sl, r5
 8008c6e:	f47f af6f 	bne.w	8008b50 <_scanf_float+0x64>
 8008c72:	6822      	ldr	r2, [r4, #0]
 8008c74:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008c78:	6022      	str	r2, [r4, #0]
 8008c7a:	460d      	mov	r5, r1
 8008c7c:	468a      	mov	sl, r1
 8008c7e:	f806 3b01 	strb.w	r3, [r6], #1
 8008c82:	e7e2      	b.n	8008c4a <_scanf_float+0x15e>
 8008c84:	6822      	ldr	r2, [r4, #0]
 8008c86:	0610      	lsls	r0, r2, #24
 8008c88:	f57f af62 	bpl.w	8008b50 <_scanf_float+0x64>
 8008c8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c90:	6022      	str	r2, [r4, #0]
 8008c92:	e7f4      	b.n	8008c7e <_scanf_float+0x192>
 8008c94:	f1ba 0f00 	cmp.w	sl, #0
 8008c98:	d10e      	bne.n	8008cb8 <_scanf_float+0x1cc>
 8008c9a:	f1b9 0f00 	cmp.w	r9, #0
 8008c9e:	d10e      	bne.n	8008cbe <_scanf_float+0x1d2>
 8008ca0:	6822      	ldr	r2, [r4, #0]
 8008ca2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008ca6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008caa:	d108      	bne.n	8008cbe <_scanf_float+0x1d2>
 8008cac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008cb0:	6022      	str	r2, [r4, #0]
 8008cb2:	f04f 0a01 	mov.w	sl, #1
 8008cb6:	e7e2      	b.n	8008c7e <_scanf_float+0x192>
 8008cb8:	f1ba 0f02 	cmp.w	sl, #2
 8008cbc:	d055      	beq.n	8008d6a <_scanf_float+0x27e>
 8008cbe:	2d01      	cmp	r5, #1
 8008cc0:	d002      	beq.n	8008cc8 <_scanf_float+0x1dc>
 8008cc2:	2d04      	cmp	r5, #4
 8008cc4:	f47f af44 	bne.w	8008b50 <_scanf_float+0x64>
 8008cc8:	3501      	adds	r5, #1
 8008cca:	b2ed      	uxtb	r5, r5
 8008ccc:	e7d7      	b.n	8008c7e <_scanf_float+0x192>
 8008cce:	f1ba 0f01 	cmp.w	sl, #1
 8008cd2:	f47f af3d 	bne.w	8008b50 <_scanf_float+0x64>
 8008cd6:	f04f 0a02 	mov.w	sl, #2
 8008cda:	e7d0      	b.n	8008c7e <_scanf_float+0x192>
 8008cdc:	b97d      	cbnz	r5, 8008cfe <_scanf_float+0x212>
 8008cde:	f1b9 0f00 	cmp.w	r9, #0
 8008ce2:	f47f af38 	bne.w	8008b56 <_scanf_float+0x6a>
 8008ce6:	6822      	ldr	r2, [r4, #0]
 8008ce8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008cec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008cf0:	f040 8108 	bne.w	8008f04 <_scanf_float+0x418>
 8008cf4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008cf8:	6022      	str	r2, [r4, #0]
 8008cfa:	2501      	movs	r5, #1
 8008cfc:	e7bf      	b.n	8008c7e <_scanf_float+0x192>
 8008cfe:	2d03      	cmp	r5, #3
 8008d00:	d0e2      	beq.n	8008cc8 <_scanf_float+0x1dc>
 8008d02:	2d05      	cmp	r5, #5
 8008d04:	e7de      	b.n	8008cc4 <_scanf_float+0x1d8>
 8008d06:	2d02      	cmp	r5, #2
 8008d08:	f47f af22 	bne.w	8008b50 <_scanf_float+0x64>
 8008d0c:	2503      	movs	r5, #3
 8008d0e:	e7b6      	b.n	8008c7e <_scanf_float+0x192>
 8008d10:	2d06      	cmp	r5, #6
 8008d12:	f47f af1d 	bne.w	8008b50 <_scanf_float+0x64>
 8008d16:	2507      	movs	r5, #7
 8008d18:	e7b1      	b.n	8008c7e <_scanf_float+0x192>
 8008d1a:	6822      	ldr	r2, [r4, #0]
 8008d1c:	0591      	lsls	r1, r2, #22
 8008d1e:	f57f af17 	bpl.w	8008b50 <_scanf_float+0x64>
 8008d22:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008d26:	6022      	str	r2, [r4, #0]
 8008d28:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d2c:	e7a7      	b.n	8008c7e <_scanf_float+0x192>
 8008d2e:	6822      	ldr	r2, [r4, #0]
 8008d30:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008d34:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008d38:	d006      	beq.n	8008d48 <_scanf_float+0x25c>
 8008d3a:	0550      	lsls	r0, r2, #21
 8008d3c:	f57f af08 	bpl.w	8008b50 <_scanf_float+0x64>
 8008d40:	f1b9 0f00 	cmp.w	r9, #0
 8008d44:	f000 80de 	beq.w	8008f04 <_scanf_float+0x418>
 8008d48:	0591      	lsls	r1, r2, #22
 8008d4a:	bf58      	it	pl
 8008d4c:	9902      	ldrpl	r1, [sp, #8]
 8008d4e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d52:	bf58      	it	pl
 8008d54:	eba9 0101 	subpl.w	r1, r9, r1
 8008d58:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008d5c:	bf58      	it	pl
 8008d5e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	f04f 0900 	mov.w	r9, #0
 8008d68:	e789      	b.n	8008c7e <_scanf_float+0x192>
 8008d6a:	f04f 0a03 	mov.w	sl, #3
 8008d6e:	e786      	b.n	8008c7e <_scanf_float+0x192>
 8008d70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008d74:	4639      	mov	r1, r7
 8008d76:	4640      	mov	r0, r8
 8008d78:	4798      	blx	r3
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	f43f aedb 	beq.w	8008b36 <_scanf_float+0x4a>
 8008d80:	e6e6      	b.n	8008b50 <_scanf_float+0x64>
 8008d82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d8a:	463a      	mov	r2, r7
 8008d8c:	4640      	mov	r0, r8
 8008d8e:	4798      	blx	r3
 8008d90:	6923      	ldr	r3, [r4, #16]
 8008d92:	3b01      	subs	r3, #1
 8008d94:	6123      	str	r3, [r4, #16]
 8008d96:	e6e8      	b.n	8008b6a <_scanf_float+0x7e>
 8008d98:	1e6b      	subs	r3, r5, #1
 8008d9a:	2b06      	cmp	r3, #6
 8008d9c:	d824      	bhi.n	8008de8 <_scanf_float+0x2fc>
 8008d9e:	2d02      	cmp	r5, #2
 8008da0:	d836      	bhi.n	8008e10 <_scanf_float+0x324>
 8008da2:	9b01      	ldr	r3, [sp, #4]
 8008da4:	429e      	cmp	r6, r3
 8008da6:	f67f aee4 	bls.w	8008b72 <_scanf_float+0x86>
 8008daa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008db2:	463a      	mov	r2, r7
 8008db4:	4640      	mov	r0, r8
 8008db6:	4798      	blx	r3
 8008db8:	6923      	ldr	r3, [r4, #16]
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	6123      	str	r3, [r4, #16]
 8008dbe:	e7f0      	b.n	8008da2 <_scanf_float+0x2b6>
 8008dc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dc4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008dc8:	463a      	mov	r2, r7
 8008dca:	4640      	mov	r0, r8
 8008dcc:	4798      	blx	r3
 8008dce:	6923      	ldr	r3, [r4, #16]
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	6123      	str	r3, [r4, #16]
 8008dd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dd8:	fa5f fa8a 	uxtb.w	sl, sl
 8008ddc:	f1ba 0f02 	cmp.w	sl, #2
 8008de0:	d1ee      	bne.n	8008dc0 <_scanf_float+0x2d4>
 8008de2:	3d03      	subs	r5, #3
 8008de4:	b2ed      	uxtb	r5, r5
 8008de6:	1b76      	subs	r6, r6, r5
 8008de8:	6823      	ldr	r3, [r4, #0]
 8008dea:	05da      	lsls	r2, r3, #23
 8008dec:	d530      	bpl.n	8008e50 <_scanf_float+0x364>
 8008dee:	055b      	lsls	r3, r3, #21
 8008df0:	d511      	bpl.n	8008e16 <_scanf_float+0x32a>
 8008df2:	9b01      	ldr	r3, [sp, #4]
 8008df4:	429e      	cmp	r6, r3
 8008df6:	f67f aebc 	bls.w	8008b72 <_scanf_float+0x86>
 8008dfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e02:	463a      	mov	r2, r7
 8008e04:	4640      	mov	r0, r8
 8008e06:	4798      	blx	r3
 8008e08:	6923      	ldr	r3, [r4, #16]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	6123      	str	r3, [r4, #16]
 8008e0e:	e7f0      	b.n	8008df2 <_scanf_float+0x306>
 8008e10:	46aa      	mov	sl, r5
 8008e12:	46b3      	mov	fp, r6
 8008e14:	e7de      	b.n	8008dd4 <_scanf_float+0x2e8>
 8008e16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e1a:	6923      	ldr	r3, [r4, #16]
 8008e1c:	2965      	cmp	r1, #101	@ 0x65
 8008e1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e22:	f106 35ff 	add.w	r5, r6, #4294967295
 8008e26:	6123      	str	r3, [r4, #16]
 8008e28:	d00c      	beq.n	8008e44 <_scanf_float+0x358>
 8008e2a:	2945      	cmp	r1, #69	@ 0x45
 8008e2c:	d00a      	beq.n	8008e44 <_scanf_float+0x358>
 8008e2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e32:	463a      	mov	r2, r7
 8008e34:	4640      	mov	r0, r8
 8008e36:	4798      	blx	r3
 8008e38:	6923      	ldr	r3, [r4, #16]
 8008e3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008e3e:	3b01      	subs	r3, #1
 8008e40:	1eb5      	subs	r5, r6, #2
 8008e42:	6123      	str	r3, [r4, #16]
 8008e44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e48:	463a      	mov	r2, r7
 8008e4a:	4640      	mov	r0, r8
 8008e4c:	4798      	blx	r3
 8008e4e:	462e      	mov	r6, r5
 8008e50:	6822      	ldr	r2, [r4, #0]
 8008e52:	f012 0210 	ands.w	r2, r2, #16
 8008e56:	d001      	beq.n	8008e5c <_scanf_float+0x370>
 8008e58:	2000      	movs	r0, #0
 8008e5a:	e68b      	b.n	8008b74 <_scanf_float+0x88>
 8008e5c:	7032      	strb	r2, [r6, #0]
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e68:	d11c      	bne.n	8008ea4 <_scanf_float+0x3b8>
 8008e6a:	9b02      	ldr	r3, [sp, #8]
 8008e6c:	454b      	cmp	r3, r9
 8008e6e:	eba3 0209 	sub.w	r2, r3, r9
 8008e72:	d123      	bne.n	8008ebc <_scanf_float+0x3d0>
 8008e74:	9901      	ldr	r1, [sp, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	4640      	mov	r0, r8
 8008e7a:	f7ff f9d9 	bl	8008230 <_strtod_r>
 8008e7e:	9b03      	ldr	r3, [sp, #12]
 8008e80:	6821      	ldr	r1, [r4, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f011 0f02 	tst.w	r1, #2
 8008e88:	ec57 6b10 	vmov	r6, r7, d0
 8008e8c:	f103 0204 	add.w	r2, r3, #4
 8008e90:	d01f      	beq.n	8008ed2 <_scanf_float+0x3e6>
 8008e92:	9903      	ldr	r1, [sp, #12]
 8008e94:	600a      	str	r2, [r1, #0]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	e9c3 6700 	strd	r6, r7, [r3]
 8008e9c:	68e3      	ldr	r3, [r4, #12]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	60e3      	str	r3, [r4, #12]
 8008ea2:	e7d9      	b.n	8008e58 <_scanf_float+0x36c>
 8008ea4:	9b04      	ldr	r3, [sp, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0e4      	beq.n	8008e74 <_scanf_float+0x388>
 8008eaa:	9905      	ldr	r1, [sp, #20]
 8008eac:	230a      	movs	r3, #10
 8008eae:	3101      	adds	r1, #1
 8008eb0:	4640      	mov	r0, r8
 8008eb2:	f002 f923 	bl	800b0fc <_strtol_r>
 8008eb6:	9b04      	ldr	r3, [sp, #16]
 8008eb8:	9e05      	ldr	r6, [sp, #20]
 8008eba:	1ac2      	subs	r2, r0, r3
 8008ebc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008ec0:	429e      	cmp	r6, r3
 8008ec2:	bf28      	it	cs
 8008ec4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008ec8:	4910      	ldr	r1, [pc, #64]	@ (8008f0c <_scanf_float+0x420>)
 8008eca:	4630      	mov	r0, r6
 8008ecc:	f000 f8e4 	bl	8009098 <siprintf>
 8008ed0:	e7d0      	b.n	8008e74 <_scanf_float+0x388>
 8008ed2:	f011 0f04 	tst.w	r1, #4
 8008ed6:	9903      	ldr	r1, [sp, #12]
 8008ed8:	600a      	str	r2, [r1, #0]
 8008eda:	d1dc      	bne.n	8008e96 <_scanf_float+0x3aa>
 8008edc:	681d      	ldr	r5, [r3, #0]
 8008ede:	4632      	mov	r2, r6
 8008ee0:	463b      	mov	r3, r7
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	4639      	mov	r1, r7
 8008ee6:	f7f7 fe41 	bl	8000b6c <__aeabi_dcmpun>
 8008eea:	b128      	cbz	r0, 8008ef8 <_scanf_float+0x40c>
 8008eec:	4808      	ldr	r0, [pc, #32]	@ (8008f10 <_scanf_float+0x424>)
 8008eee:	f000 f9ef 	bl	80092d0 <nanf>
 8008ef2:	ed85 0a00 	vstr	s0, [r5]
 8008ef6:	e7d1      	b.n	8008e9c <_scanf_float+0x3b0>
 8008ef8:	4630      	mov	r0, r6
 8008efa:	4639      	mov	r1, r7
 8008efc:	f7f7 fe94 	bl	8000c28 <__aeabi_d2f>
 8008f00:	6028      	str	r0, [r5, #0]
 8008f02:	e7cb      	b.n	8008e9c <_scanf_float+0x3b0>
 8008f04:	f04f 0900 	mov.w	r9, #0
 8008f08:	e629      	b.n	8008b5e <_scanf_float+0x72>
 8008f0a:	bf00      	nop
 8008f0c:	0800bd24 	.word	0x0800bd24
 8008f10:	0800c0c5 	.word	0x0800c0c5

08008f14 <std>:
 8008f14:	2300      	movs	r3, #0
 8008f16:	b510      	push	{r4, lr}
 8008f18:	4604      	mov	r4, r0
 8008f1a:	e9c0 3300 	strd	r3, r3, [r0]
 8008f1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f22:	6083      	str	r3, [r0, #8]
 8008f24:	8181      	strh	r1, [r0, #12]
 8008f26:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f28:	81c2      	strh	r2, [r0, #14]
 8008f2a:	6183      	str	r3, [r0, #24]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	2208      	movs	r2, #8
 8008f30:	305c      	adds	r0, #92	@ 0x5c
 8008f32:	f000 f914 	bl	800915e <memset>
 8008f36:	4b0d      	ldr	r3, [pc, #52]	@ (8008f6c <std+0x58>)
 8008f38:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f70 <std+0x5c>)
 8008f3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f74 <std+0x60>)
 8008f40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f42:	4b0d      	ldr	r3, [pc, #52]	@ (8008f78 <std+0x64>)
 8008f44:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f46:	4b0d      	ldr	r3, [pc, #52]	@ (8008f7c <std+0x68>)
 8008f48:	6224      	str	r4, [r4, #32]
 8008f4a:	429c      	cmp	r4, r3
 8008f4c:	d006      	beq.n	8008f5c <std+0x48>
 8008f4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f52:	4294      	cmp	r4, r2
 8008f54:	d002      	beq.n	8008f5c <std+0x48>
 8008f56:	33d0      	adds	r3, #208	@ 0xd0
 8008f58:	429c      	cmp	r4, r3
 8008f5a:	d105      	bne.n	8008f68 <std+0x54>
 8008f5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f64:	f000 b99a 	b.w	800929c <__retarget_lock_init_recursive>
 8008f68:	bd10      	pop	{r4, pc}
 8008f6a:	bf00      	nop
 8008f6c:	080090d9 	.word	0x080090d9
 8008f70:	080090fb 	.word	0x080090fb
 8008f74:	08009133 	.word	0x08009133
 8008f78:	08009157 	.word	0x08009157
 8008f7c:	20000804 	.word	0x20000804

08008f80 <stdio_exit_handler>:
 8008f80:	4a02      	ldr	r2, [pc, #8]	@ (8008f8c <stdio_exit_handler+0xc>)
 8008f82:	4903      	ldr	r1, [pc, #12]	@ (8008f90 <stdio_exit_handler+0x10>)
 8008f84:	4803      	ldr	r0, [pc, #12]	@ (8008f94 <stdio_exit_handler+0x14>)
 8008f86:	f000 b869 	b.w	800905c <_fwalk_sglue>
 8008f8a:	bf00      	nop
 8008f8c:	20000010 	.word	0x20000010
 8008f90:	0800b4d1 	.word	0x0800b4d1
 8008f94:	2000018c 	.word	0x2000018c

08008f98 <cleanup_stdio>:
 8008f98:	6841      	ldr	r1, [r0, #4]
 8008f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8008fcc <cleanup_stdio+0x34>)
 8008f9c:	4299      	cmp	r1, r3
 8008f9e:	b510      	push	{r4, lr}
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	d001      	beq.n	8008fa8 <cleanup_stdio+0x10>
 8008fa4:	f002 fa94 	bl	800b4d0 <_fflush_r>
 8008fa8:	68a1      	ldr	r1, [r4, #8]
 8008faa:	4b09      	ldr	r3, [pc, #36]	@ (8008fd0 <cleanup_stdio+0x38>)
 8008fac:	4299      	cmp	r1, r3
 8008fae:	d002      	beq.n	8008fb6 <cleanup_stdio+0x1e>
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	f002 fa8d 	bl	800b4d0 <_fflush_r>
 8008fb6:	68e1      	ldr	r1, [r4, #12]
 8008fb8:	4b06      	ldr	r3, [pc, #24]	@ (8008fd4 <cleanup_stdio+0x3c>)
 8008fba:	4299      	cmp	r1, r3
 8008fbc:	d004      	beq.n	8008fc8 <cleanup_stdio+0x30>
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fc4:	f002 ba84 	b.w	800b4d0 <_fflush_r>
 8008fc8:	bd10      	pop	{r4, pc}
 8008fca:	bf00      	nop
 8008fcc:	20000804 	.word	0x20000804
 8008fd0:	2000086c 	.word	0x2000086c
 8008fd4:	200008d4 	.word	0x200008d4

08008fd8 <global_stdio_init.part.0>:
 8008fd8:	b510      	push	{r4, lr}
 8008fda:	4b0b      	ldr	r3, [pc, #44]	@ (8009008 <global_stdio_init.part.0+0x30>)
 8008fdc:	4c0b      	ldr	r4, [pc, #44]	@ (800900c <global_stdio_init.part.0+0x34>)
 8008fde:	4a0c      	ldr	r2, [pc, #48]	@ (8009010 <global_stdio_init.part.0+0x38>)
 8008fe0:	601a      	str	r2, [r3, #0]
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2104      	movs	r1, #4
 8008fe8:	f7ff ff94 	bl	8008f14 <std>
 8008fec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	2109      	movs	r1, #9
 8008ff4:	f7ff ff8e 	bl	8008f14 <std>
 8008ff8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ffc:	2202      	movs	r2, #2
 8008ffe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009002:	2112      	movs	r1, #18
 8009004:	f7ff bf86 	b.w	8008f14 <std>
 8009008:	2000093c 	.word	0x2000093c
 800900c:	20000804 	.word	0x20000804
 8009010:	08008f81 	.word	0x08008f81

08009014 <__sfp_lock_acquire>:
 8009014:	4801      	ldr	r0, [pc, #4]	@ (800901c <__sfp_lock_acquire+0x8>)
 8009016:	f000 b942 	b.w	800929e <__retarget_lock_acquire_recursive>
 800901a:	bf00      	nop
 800901c:	20000945 	.word	0x20000945

08009020 <__sfp_lock_release>:
 8009020:	4801      	ldr	r0, [pc, #4]	@ (8009028 <__sfp_lock_release+0x8>)
 8009022:	f000 b93d 	b.w	80092a0 <__retarget_lock_release_recursive>
 8009026:	bf00      	nop
 8009028:	20000945 	.word	0x20000945

0800902c <__sinit>:
 800902c:	b510      	push	{r4, lr}
 800902e:	4604      	mov	r4, r0
 8009030:	f7ff fff0 	bl	8009014 <__sfp_lock_acquire>
 8009034:	6a23      	ldr	r3, [r4, #32]
 8009036:	b11b      	cbz	r3, 8009040 <__sinit+0x14>
 8009038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800903c:	f7ff bff0 	b.w	8009020 <__sfp_lock_release>
 8009040:	4b04      	ldr	r3, [pc, #16]	@ (8009054 <__sinit+0x28>)
 8009042:	6223      	str	r3, [r4, #32]
 8009044:	4b04      	ldr	r3, [pc, #16]	@ (8009058 <__sinit+0x2c>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d1f5      	bne.n	8009038 <__sinit+0xc>
 800904c:	f7ff ffc4 	bl	8008fd8 <global_stdio_init.part.0>
 8009050:	e7f2      	b.n	8009038 <__sinit+0xc>
 8009052:	bf00      	nop
 8009054:	08008f99 	.word	0x08008f99
 8009058:	2000093c 	.word	0x2000093c

0800905c <_fwalk_sglue>:
 800905c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009060:	4607      	mov	r7, r0
 8009062:	4688      	mov	r8, r1
 8009064:	4614      	mov	r4, r2
 8009066:	2600      	movs	r6, #0
 8009068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800906c:	f1b9 0901 	subs.w	r9, r9, #1
 8009070:	d505      	bpl.n	800907e <_fwalk_sglue+0x22>
 8009072:	6824      	ldr	r4, [r4, #0]
 8009074:	2c00      	cmp	r4, #0
 8009076:	d1f7      	bne.n	8009068 <_fwalk_sglue+0xc>
 8009078:	4630      	mov	r0, r6
 800907a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800907e:	89ab      	ldrh	r3, [r5, #12]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d907      	bls.n	8009094 <_fwalk_sglue+0x38>
 8009084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009088:	3301      	adds	r3, #1
 800908a:	d003      	beq.n	8009094 <_fwalk_sglue+0x38>
 800908c:	4629      	mov	r1, r5
 800908e:	4638      	mov	r0, r7
 8009090:	47c0      	blx	r8
 8009092:	4306      	orrs	r6, r0
 8009094:	3568      	adds	r5, #104	@ 0x68
 8009096:	e7e9      	b.n	800906c <_fwalk_sglue+0x10>

08009098 <siprintf>:
 8009098:	b40e      	push	{r1, r2, r3}
 800909a:	b500      	push	{lr}
 800909c:	b09c      	sub	sp, #112	@ 0x70
 800909e:	ab1d      	add	r3, sp, #116	@ 0x74
 80090a0:	9002      	str	r0, [sp, #8]
 80090a2:	9006      	str	r0, [sp, #24]
 80090a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80090a8:	4809      	ldr	r0, [pc, #36]	@ (80090d0 <siprintf+0x38>)
 80090aa:	9107      	str	r1, [sp, #28]
 80090ac:	9104      	str	r1, [sp, #16]
 80090ae:	4909      	ldr	r1, [pc, #36]	@ (80090d4 <siprintf+0x3c>)
 80090b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b4:	9105      	str	r1, [sp, #20]
 80090b6:	6800      	ldr	r0, [r0, #0]
 80090b8:	9301      	str	r3, [sp, #4]
 80090ba:	a902      	add	r1, sp, #8
 80090bc:	f002 f888 	bl	800b1d0 <_svfiprintf_r>
 80090c0:	9b02      	ldr	r3, [sp, #8]
 80090c2:	2200      	movs	r2, #0
 80090c4:	701a      	strb	r2, [r3, #0]
 80090c6:	b01c      	add	sp, #112	@ 0x70
 80090c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80090cc:	b003      	add	sp, #12
 80090ce:	4770      	bx	lr
 80090d0:	20000188 	.word	0x20000188
 80090d4:	ffff0208 	.word	0xffff0208

080090d8 <__sread>:
 80090d8:	b510      	push	{r4, lr}
 80090da:	460c      	mov	r4, r1
 80090dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e0:	f000 f87e 	bl	80091e0 <_read_r>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	bfab      	itete	ge
 80090e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80090ea:	89a3      	ldrhlt	r3, [r4, #12]
 80090ec:	181b      	addge	r3, r3, r0
 80090ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090f2:	bfac      	ite	ge
 80090f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090f6:	81a3      	strhlt	r3, [r4, #12]
 80090f8:	bd10      	pop	{r4, pc}

080090fa <__swrite>:
 80090fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090fe:	461f      	mov	r7, r3
 8009100:	898b      	ldrh	r3, [r1, #12]
 8009102:	05db      	lsls	r3, r3, #23
 8009104:	4605      	mov	r5, r0
 8009106:	460c      	mov	r4, r1
 8009108:	4616      	mov	r6, r2
 800910a:	d505      	bpl.n	8009118 <__swrite+0x1e>
 800910c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009110:	2302      	movs	r3, #2
 8009112:	2200      	movs	r2, #0
 8009114:	f000 f852 	bl	80091bc <_lseek_r>
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800911e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009122:	81a3      	strh	r3, [r4, #12]
 8009124:	4632      	mov	r2, r6
 8009126:	463b      	mov	r3, r7
 8009128:	4628      	mov	r0, r5
 800912a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800912e:	f000 b879 	b.w	8009224 <_write_r>

08009132 <__sseek>:
 8009132:	b510      	push	{r4, lr}
 8009134:	460c      	mov	r4, r1
 8009136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800913a:	f000 f83f 	bl	80091bc <_lseek_r>
 800913e:	1c43      	adds	r3, r0, #1
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	bf15      	itete	ne
 8009144:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009146:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800914a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800914e:	81a3      	strheq	r3, [r4, #12]
 8009150:	bf18      	it	ne
 8009152:	81a3      	strhne	r3, [r4, #12]
 8009154:	bd10      	pop	{r4, pc}

08009156 <__sclose>:
 8009156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800915a:	f000 b81f 	b.w	800919c <_close_r>

0800915e <memset>:
 800915e:	4402      	add	r2, r0
 8009160:	4603      	mov	r3, r0
 8009162:	4293      	cmp	r3, r2
 8009164:	d100      	bne.n	8009168 <memset+0xa>
 8009166:	4770      	bx	lr
 8009168:	f803 1b01 	strb.w	r1, [r3], #1
 800916c:	e7f9      	b.n	8009162 <memset+0x4>

0800916e <strncmp>:
 800916e:	b510      	push	{r4, lr}
 8009170:	b16a      	cbz	r2, 800918e <strncmp+0x20>
 8009172:	3901      	subs	r1, #1
 8009174:	1884      	adds	r4, r0, r2
 8009176:	f810 2b01 	ldrb.w	r2, [r0], #1
 800917a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800917e:	429a      	cmp	r2, r3
 8009180:	d103      	bne.n	800918a <strncmp+0x1c>
 8009182:	42a0      	cmp	r0, r4
 8009184:	d001      	beq.n	800918a <strncmp+0x1c>
 8009186:	2a00      	cmp	r2, #0
 8009188:	d1f5      	bne.n	8009176 <strncmp+0x8>
 800918a:	1ad0      	subs	r0, r2, r3
 800918c:	bd10      	pop	{r4, pc}
 800918e:	4610      	mov	r0, r2
 8009190:	e7fc      	b.n	800918c <strncmp+0x1e>
	...

08009194 <_localeconv_r>:
 8009194:	4800      	ldr	r0, [pc, #0]	@ (8009198 <_localeconv_r+0x4>)
 8009196:	4770      	bx	lr
 8009198:	2000010c 	.word	0x2000010c

0800919c <_close_r>:
 800919c:	b538      	push	{r3, r4, r5, lr}
 800919e:	4d06      	ldr	r5, [pc, #24]	@ (80091b8 <_close_r+0x1c>)
 80091a0:	2300      	movs	r3, #0
 80091a2:	4604      	mov	r4, r0
 80091a4:	4608      	mov	r0, r1
 80091a6:	602b      	str	r3, [r5, #0]
 80091a8:	f7f9 fe54 	bl	8002e54 <_close>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d102      	bne.n	80091b6 <_close_r+0x1a>
 80091b0:	682b      	ldr	r3, [r5, #0]
 80091b2:	b103      	cbz	r3, 80091b6 <_close_r+0x1a>
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	bd38      	pop	{r3, r4, r5, pc}
 80091b8:	20000940 	.word	0x20000940

080091bc <_lseek_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d07      	ldr	r5, [pc, #28]	@ (80091dc <_lseek_r+0x20>)
 80091c0:	4604      	mov	r4, r0
 80091c2:	4608      	mov	r0, r1
 80091c4:	4611      	mov	r1, r2
 80091c6:	2200      	movs	r2, #0
 80091c8:	602a      	str	r2, [r5, #0]
 80091ca:	461a      	mov	r2, r3
 80091cc:	f7f9 fe69 	bl	8002ea2 <_lseek>
 80091d0:	1c43      	adds	r3, r0, #1
 80091d2:	d102      	bne.n	80091da <_lseek_r+0x1e>
 80091d4:	682b      	ldr	r3, [r5, #0]
 80091d6:	b103      	cbz	r3, 80091da <_lseek_r+0x1e>
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	bd38      	pop	{r3, r4, r5, pc}
 80091dc:	20000940 	.word	0x20000940

080091e0 <_read_r>:
 80091e0:	b538      	push	{r3, r4, r5, lr}
 80091e2:	4d07      	ldr	r5, [pc, #28]	@ (8009200 <_read_r+0x20>)
 80091e4:	4604      	mov	r4, r0
 80091e6:	4608      	mov	r0, r1
 80091e8:	4611      	mov	r1, r2
 80091ea:	2200      	movs	r2, #0
 80091ec:	602a      	str	r2, [r5, #0]
 80091ee:	461a      	mov	r2, r3
 80091f0:	f7f9 fdf7 	bl	8002de2 <_read>
 80091f4:	1c43      	adds	r3, r0, #1
 80091f6:	d102      	bne.n	80091fe <_read_r+0x1e>
 80091f8:	682b      	ldr	r3, [r5, #0]
 80091fa:	b103      	cbz	r3, 80091fe <_read_r+0x1e>
 80091fc:	6023      	str	r3, [r4, #0]
 80091fe:	bd38      	pop	{r3, r4, r5, pc}
 8009200:	20000940 	.word	0x20000940

08009204 <_sbrk_r>:
 8009204:	b538      	push	{r3, r4, r5, lr}
 8009206:	4d06      	ldr	r5, [pc, #24]	@ (8009220 <_sbrk_r+0x1c>)
 8009208:	2300      	movs	r3, #0
 800920a:	4604      	mov	r4, r0
 800920c:	4608      	mov	r0, r1
 800920e:	602b      	str	r3, [r5, #0]
 8009210:	f7f9 fe54 	bl	8002ebc <_sbrk>
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	d102      	bne.n	800921e <_sbrk_r+0x1a>
 8009218:	682b      	ldr	r3, [r5, #0]
 800921a:	b103      	cbz	r3, 800921e <_sbrk_r+0x1a>
 800921c:	6023      	str	r3, [r4, #0]
 800921e:	bd38      	pop	{r3, r4, r5, pc}
 8009220:	20000940 	.word	0x20000940

08009224 <_write_r>:
 8009224:	b538      	push	{r3, r4, r5, lr}
 8009226:	4d07      	ldr	r5, [pc, #28]	@ (8009244 <_write_r+0x20>)
 8009228:	4604      	mov	r4, r0
 800922a:	4608      	mov	r0, r1
 800922c:	4611      	mov	r1, r2
 800922e:	2200      	movs	r2, #0
 8009230:	602a      	str	r2, [r5, #0]
 8009232:	461a      	mov	r2, r3
 8009234:	f7f9 fdf2 	bl	8002e1c <_write>
 8009238:	1c43      	adds	r3, r0, #1
 800923a:	d102      	bne.n	8009242 <_write_r+0x1e>
 800923c:	682b      	ldr	r3, [r5, #0]
 800923e:	b103      	cbz	r3, 8009242 <_write_r+0x1e>
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	bd38      	pop	{r3, r4, r5, pc}
 8009244:	20000940 	.word	0x20000940

08009248 <__errno>:
 8009248:	4b01      	ldr	r3, [pc, #4]	@ (8009250 <__errno+0x8>)
 800924a:	6818      	ldr	r0, [r3, #0]
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop
 8009250:	20000188 	.word	0x20000188

08009254 <__libc_init_array>:
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	4d0d      	ldr	r5, [pc, #52]	@ (800928c <__libc_init_array+0x38>)
 8009258:	4c0d      	ldr	r4, [pc, #52]	@ (8009290 <__libc_init_array+0x3c>)
 800925a:	1b64      	subs	r4, r4, r5
 800925c:	10a4      	asrs	r4, r4, #2
 800925e:	2600      	movs	r6, #0
 8009260:	42a6      	cmp	r6, r4
 8009262:	d109      	bne.n	8009278 <__libc_init_array+0x24>
 8009264:	4d0b      	ldr	r5, [pc, #44]	@ (8009294 <__libc_init_array+0x40>)
 8009266:	4c0c      	ldr	r4, [pc, #48]	@ (8009298 <__libc_init_array+0x44>)
 8009268:	f002 fc92 	bl	800bb90 <_init>
 800926c:	1b64      	subs	r4, r4, r5
 800926e:	10a4      	asrs	r4, r4, #2
 8009270:	2600      	movs	r6, #0
 8009272:	42a6      	cmp	r6, r4
 8009274:	d105      	bne.n	8009282 <__libc_init_array+0x2e>
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	f855 3b04 	ldr.w	r3, [r5], #4
 800927c:	4798      	blx	r3
 800927e:	3601      	adds	r6, #1
 8009280:	e7ee      	b.n	8009260 <__libc_init_array+0xc>
 8009282:	f855 3b04 	ldr.w	r3, [r5], #4
 8009286:	4798      	blx	r3
 8009288:	3601      	adds	r6, #1
 800928a:	e7f2      	b.n	8009272 <__libc_init_array+0x1e>
 800928c:	0800c0d0 	.word	0x0800c0d0
 8009290:	0800c0d0 	.word	0x0800c0d0
 8009294:	0800c0d0 	.word	0x0800c0d0
 8009298:	0800c0d4 	.word	0x0800c0d4

0800929c <__retarget_lock_init_recursive>:
 800929c:	4770      	bx	lr

0800929e <__retarget_lock_acquire_recursive>:
 800929e:	4770      	bx	lr

080092a0 <__retarget_lock_release_recursive>:
 80092a0:	4770      	bx	lr

080092a2 <memcpy>:
 80092a2:	440a      	add	r2, r1
 80092a4:	4291      	cmp	r1, r2
 80092a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80092aa:	d100      	bne.n	80092ae <memcpy+0xc>
 80092ac:	4770      	bx	lr
 80092ae:	b510      	push	{r4, lr}
 80092b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092b8:	4291      	cmp	r1, r2
 80092ba:	d1f9      	bne.n	80092b0 <memcpy+0xe>
 80092bc:	bd10      	pop	{r4, pc}
	...

080092c0 <nan>:
 80092c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80092c8 <nan+0x8>
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	00000000 	.word	0x00000000
 80092cc:	7ff80000 	.word	0x7ff80000

080092d0 <nanf>:
 80092d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80092d8 <nanf+0x8>
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop
 80092d8:	7fc00000 	.word	0x7fc00000

080092dc <quorem>:
 80092dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e0:	6903      	ldr	r3, [r0, #16]
 80092e2:	690c      	ldr	r4, [r1, #16]
 80092e4:	42a3      	cmp	r3, r4
 80092e6:	4607      	mov	r7, r0
 80092e8:	db7e      	blt.n	80093e8 <quorem+0x10c>
 80092ea:	3c01      	subs	r4, #1
 80092ec:	f101 0814 	add.w	r8, r1, #20
 80092f0:	00a3      	lsls	r3, r4, #2
 80092f2:	f100 0514 	add.w	r5, r0, #20
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092fc:	9301      	str	r3, [sp, #4]
 80092fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009306:	3301      	adds	r3, #1
 8009308:	429a      	cmp	r2, r3
 800930a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800930e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009312:	d32e      	bcc.n	8009372 <quorem+0x96>
 8009314:	f04f 0a00 	mov.w	sl, #0
 8009318:	46c4      	mov	ip, r8
 800931a:	46ae      	mov	lr, r5
 800931c:	46d3      	mov	fp, sl
 800931e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009322:	b298      	uxth	r0, r3
 8009324:	fb06 a000 	mla	r0, r6, r0, sl
 8009328:	0c02      	lsrs	r2, r0, #16
 800932a:	0c1b      	lsrs	r3, r3, #16
 800932c:	fb06 2303 	mla	r3, r6, r3, r2
 8009330:	f8de 2000 	ldr.w	r2, [lr]
 8009334:	b280      	uxth	r0, r0
 8009336:	b292      	uxth	r2, r2
 8009338:	1a12      	subs	r2, r2, r0
 800933a:	445a      	add	r2, fp
 800933c:	f8de 0000 	ldr.w	r0, [lr]
 8009340:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009344:	b29b      	uxth	r3, r3
 8009346:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800934a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800934e:	b292      	uxth	r2, r2
 8009350:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009354:	45e1      	cmp	r9, ip
 8009356:	f84e 2b04 	str.w	r2, [lr], #4
 800935a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800935e:	d2de      	bcs.n	800931e <quorem+0x42>
 8009360:	9b00      	ldr	r3, [sp, #0]
 8009362:	58eb      	ldr	r3, [r5, r3]
 8009364:	b92b      	cbnz	r3, 8009372 <quorem+0x96>
 8009366:	9b01      	ldr	r3, [sp, #4]
 8009368:	3b04      	subs	r3, #4
 800936a:	429d      	cmp	r5, r3
 800936c:	461a      	mov	r2, r3
 800936e:	d32f      	bcc.n	80093d0 <quorem+0xf4>
 8009370:	613c      	str	r4, [r7, #16]
 8009372:	4638      	mov	r0, r7
 8009374:	f001 fc5a 	bl	800ac2c <__mcmp>
 8009378:	2800      	cmp	r0, #0
 800937a:	db25      	blt.n	80093c8 <quorem+0xec>
 800937c:	4629      	mov	r1, r5
 800937e:	2000      	movs	r0, #0
 8009380:	f858 2b04 	ldr.w	r2, [r8], #4
 8009384:	f8d1 c000 	ldr.w	ip, [r1]
 8009388:	fa1f fe82 	uxth.w	lr, r2
 800938c:	fa1f f38c 	uxth.w	r3, ip
 8009390:	eba3 030e 	sub.w	r3, r3, lr
 8009394:	4403      	add	r3, r0
 8009396:	0c12      	lsrs	r2, r2, #16
 8009398:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800939c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093a6:	45c1      	cmp	r9, r8
 80093a8:	f841 3b04 	str.w	r3, [r1], #4
 80093ac:	ea4f 4022 	mov.w	r0, r2, asr #16
 80093b0:	d2e6      	bcs.n	8009380 <quorem+0xa4>
 80093b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80093b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093ba:	b922      	cbnz	r2, 80093c6 <quorem+0xea>
 80093bc:	3b04      	subs	r3, #4
 80093be:	429d      	cmp	r5, r3
 80093c0:	461a      	mov	r2, r3
 80093c2:	d30b      	bcc.n	80093dc <quorem+0x100>
 80093c4:	613c      	str	r4, [r7, #16]
 80093c6:	3601      	adds	r6, #1
 80093c8:	4630      	mov	r0, r6
 80093ca:	b003      	add	sp, #12
 80093cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d0:	6812      	ldr	r2, [r2, #0]
 80093d2:	3b04      	subs	r3, #4
 80093d4:	2a00      	cmp	r2, #0
 80093d6:	d1cb      	bne.n	8009370 <quorem+0x94>
 80093d8:	3c01      	subs	r4, #1
 80093da:	e7c6      	b.n	800936a <quorem+0x8e>
 80093dc:	6812      	ldr	r2, [r2, #0]
 80093de:	3b04      	subs	r3, #4
 80093e0:	2a00      	cmp	r2, #0
 80093e2:	d1ef      	bne.n	80093c4 <quorem+0xe8>
 80093e4:	3c01      	subs	r4, #1
 80093e6:	e7ea      	b.n	80093be <quorem+0xe2>
 80093e8:	2000      	movs	r0, #0
 80093ea:	e7ee      	b.n	80093ca <quorem+0xee>
 80093ec:	0000      	movs	r0, r0
	...

080093f0 <_dtoa_r>:
 80093f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f4:	69c7      	ldr	r7, [r0, #28]
 80093f6:	b099      	sub	sp, #100	@ 0x64
 80093f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80093fc:	ec55 4b10 	vmov	r4, r5, d0
 8009400:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009402:	9109      	str	r1, [sp, #36]	@ 0x24
 8009404:	4683      	mov	fp, r0
 8009406:	920e      	str	r2, [sp, #56]	@ 0x38
 8009408:	9313      	str	r3, [sp, #76]	@ 0x4c
 800940a:	b97f      	cbnz	r7, 800942c <_dtoa_r+0x3c>
 800940c:	2010      	movs	r0, #16
 800940e:	f7fe f855 	bl	80074bc <malloc>
 8009412:	4602      	mov	r2, r0
 8009414:	f8cb 001c 	str.w	r0, [fp, #28]
 8009418:	b920      	cbnz	r0, 8009424 <_dtoa_r+0x34>
 800941a:	4ba7      	ldr	r3, [pc, #668]	@ (80096b8 <_dtoa_r+0x2c8>)
 800941c:	21ef      	movs	r1, #239	@ 0xef
 800941e:	48a7      	ldr	r0, [pc, #668]	@ (80096bc <_dtoa_r+0x2cc>)
 8009420:	f002 f898 	bl	800b554 <__assert_func>
 8009424:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009428:	6007      	str	r7, [r0, #0]
 800942a:	60c7      	str	r7, [r0, #12]
 800942c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009430:	6819      	ldr	r1, [r3, #0]
 8009432:	b159      	cbz	r1, 800944c <_dtoa_r+0x5c>
 8009434:	685a      	ldr	r2, [r3, #4]
 8009436:	604a      	str	r2, [r1, #4]
 8009438:	2301      	movs	r3, #1
 800943a:	4093      	lsls	r3, r2
 800943c:	608b      	str	r3, [r1, #8]
 800943e:	4658      	mov	r0, fp
 8009440:	f001 f970 	bl	800a724 <_Bfree>
 8009444:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009448:	2200      	movs	r2, #0
 800944a:	601a      	str	r2, [r3, #0]
 800944c:	1e2b      	subs	r3, r5, #0
 800944e:	bfb9      	ittee	lt
 8009450:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009454:	9303      	strlt	r3, [sp, #12]
 8009456:	2300      	movge	r3, #0
 8009458:	6033      	strge	r3, [r6, #0]
 800945a:	9f03      	ldr	r7, [sp, #12]
 800945c:	4b98      	ldr	r3, [pc, #608]	@ (80096c0 <_dtoa_r+0x2d0>)
 800945e:	bfbc      	itt	lt
 8009460:	2201      	movlt	r2, #1
 8009462:	6032      	strlt	r2, [r6, #0]
 8009464:	43bb      	bics	r3, r7
 8009466:	d112      	bne.n	800948e <_dtoa_r+0x9e>
 8009468:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800946a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800946e:	6013      	str	r3, [r2, #0]
 8009470:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009474:	4323      	orrs	r3, r4
 8009476:	f000 854d 	beq.w	8009f14 <_dtoa_r+0xb24>
 800947a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800947c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80096d4 <_dtoa_r+0x2e4>
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 854f 	beq.w	8009f24 <_dtoa_r+0xb34>
 8009486:	f10a 0303 	add.w	r3, sl, #3
 800948a:	f000 bd49 	b.w	8009f20 <_dtoa_r+0xb30>
 800948e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009492:	2200      	movs	r2, #0
 8009494:	ec51 0b17 	vmov	r0, r1, d7
 8009498:	2300      	movs	r3, #0
 800949a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800949e:	f7f7 fb33 	bl	8000b08 <__aeabi_dcmpeq>
 80094a2:	4680      	mov	r8, r0
 80094a4:	b158      	cbz	r0, 80094be <_dtoa_r+0xce>
 80094a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80094a8:	2301      	movs	r3, #1
 80094aa:	6013      	str	r3, [r2, #0]
 80094ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80094ae:	b113      	cbz	r3, 80094b6 <_dtoa_r+0xc6>
 80094b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80094b2:	4b84      	ldr	r3, [pc, #528]	@ (80096c4 <_dtoa_r+0x2d4>)
 80094b4:	6013      	str	r3, [r2, #0]
 80094b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80096d8 <_dtoa_r+0x2e8>
 80094ba:	f000 bd33 	b.w	8009f24 <_dtoa_r+0xb34>
 80094be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80094c2:	aa16      	add	r2, sp, #88	@ 0x58
 80094c4:	a917      	add	r1, sp, #92	@ 0x5c
 80094c6:	4658      	mov	r0, fp
 80094c8:	f001 fcd0 	bl	800ae6c <__d2b>
 80094cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80094d0:	4681      	mov	r9, r0
 80094d2:	2e00      	cmp	r6, #0
 80094d4:	d077      	beq.n	80095c6 <_dtoa_r+0x1d6>
 80094d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80094dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80094e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80094e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80094ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80094f0:	4619      	mov	r1, r3
 80094f2:	2200      	movs	r2, #0
 80094f4:	4b74      	ldr	r3, [pc, #464]	@ (80096c8 <_dtoa_r+0x2d8>)
 80094f6:	f7f6 fee7 	bl	80002c8 <__aeabi_dsub>
 80094fa:	a369      	add	r3, pc, #420	@ (adr r3, 80096a0 <_dtoa_r+0x2b0>)
 80094fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009500:	f7f7 f89a 	bl	8000638 <__aeabi_dmul>
 8009504:	a368      	add	r3, pc, #416	@ (adr r3, 80096a8 <_dtoa_r+0x2b8>)
 8009506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950a:	f7f6 fedf 	bl	80002cc <__adddf3>
 800950e:	4604      	mov	r4, r0
 8009510:	4630      	mov	r0, r6
 8009512:	460d      	mov	r5, r1
 8009514:	f7f7 f826 	bl	8000564 <__aeabi_i2d>
 8009518:	a365      	add	r3, pc, #404	@ (adr r3, 80096b0 <_dtoa_r+0x2c0>)
 800951a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951e:	f7f7 f88b 	bl	8000638 <__aeabi_dmul>
 8009522:	4602      	mov	r2, r0
 8009524:	460b      	mov	r3, r1
 8009526:	4620      	mov	r0, r4
 8009528:	4629      	mov	r1, r5
 800952a:	f7f6 fecf 	bl	80002cc <__adddf3>
 800952e:	4604      	mov	r4, r0
 8009530:	460d      	mov	r5, r1
 8009532:	f7f7 fb31 	bl	8000b98 <__aeabi_d2iz>
 8009536:	2200      	movs	r2, #0
 8009538:	4607      	mov	r7, r0
 800953a:	2300      	movs	r3, #0
 800953c:	4620      	mov	r0, r4
 800953e:	4629      	mov	r1, r5
 8009540:	f7f7 faec 	bl	8000b1c <__aeabi_dcmplt>
 8009544:	b140      	cbz	r0, 8009558 <_dtoa_r+0x168>
 8009546:	4638      	mov	r0, r7
 8009548:	f7f7 f80c 	bl	8000564 <__aeabi_i2d>
 800954c:	4622      	mov	r2, r4
 800954e:	462b      	mov	r3, r5
 8009550:	f7f7 fada 	bl	8000b08 <__aeabi_dcmpeq>
 8009554:	b900      	cbnz	r0, 8009558 <_dtoa_r+0x168>
 8009556:	3f01      	subs	r7, #1
 8009558:	2f16      	cmp	r7, #22
 800955a:	d851      	bhi.n	8009600 <_dtoa_r+0x210>
 800955c:	4b5b      	ldr	r3, [pc, #364]	@ (80096cc <_dtoa_r+0x2dc>)
 800955e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800956a:	f7f7 fad7 	bl	8000b1c <__aeabi_dcmplt>
 800956e:	2800      	cmp	r0, #0
 8009570:	d048      	beq.n	8009604 <_dtoa_r+0x214>
 8009572:	3f01      	subs	r7, #1
 8009574:	2300      	movs	r3, #0
 8009576:	9312      	str	r3, [sp, #72]	@ 0x48
 8009578:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800957a:	1b9b      	subs	r3, r3, r6
 800957c:	1e5a      	subs	r2, r3, #1
 800957e:	bf44      	itt	mi
 8009580:	f1c3 0801 	rsbmi	r8, r3, #1
 8009584:	2300      	movmi	r3, #0
 8009586:	9208      	str	r2, [sp, #32]
 8009588:	bf54      	ite	pl
 800958a:	f04f 0800 	movpl.w	r8, #0
 800958e:	9308      	strmi	r3, [sp, #32]
 8009590:	2f00      	cmp	r7, #0
 8009592:	db39      	blt.n	8009608 <_dtoa_r+0x218>
 8009594:	9b08      	ldr	r3, [sp, #32]
 8009596:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009598:	443b      	add	r3, r7
 800959a:	9308      	str	r3, [sp, #32]
 800959c:	2300      	movs	r3, #0
 800959e:	930a      	str	r3, [sp, #40]	@ 0x28
 80095a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a2:	2b09      	cmp	r3, #9
 80095a4:	d864      	bhi.n	8009670 <_dtoa_r+0x280>
 80095a6:	2b05      	cmp	r3, #5
 80095a8:	bfc4      	itt	gt
 80095aa:	3b04      	subgt	r3, #4
 80095ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80095ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095b0:	f1a3 0302 	sub.w	r3, r3, #2
 80095b4:	bfcc      	ite	gt
 80095b6:	2400      	movgt	r4, #0
 80095b8:	2401      	movle	r4, #1
 80095ba:	2b03      	cmp	r3, #3
 80095bc:	d863      	bhi.n	8009686 <_dtoa_r+0x296>
 80095be:	e8df f003 	tbb	[pc, r3]
 80095c2:	372a      	.short	0x372a
 80095c4:	5535      	.short	0x5535
 80095c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80095ca:	441e      	add	r6, r3
 80095cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	bfc1      	itttt	gt
 80095d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80095d8:	409f      	lslgt	r7, r3
 80095da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80095de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80095e2:	bfd6      	itet	le
 80095e4:	f1c3 0320 	rsble	r3, r3, #32
 80095e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80095ec:	fa04 f003 	lslle.w	r0, r4, r3
 80095f0:	f7f6 ffa8 	bl	8000544 <__aeabi_ui2d>
 80095f4:	2201      	movs	r2, #1
 80095f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80095fa:	3e01      	subs	r6, #1
 80095fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80095fe:	e777      	b.n	80094f0 <_dtoa_r+0x100>
 8009600:	2301      	movs	r3, #1
 8009602:	e7b8      	b.n	8009576 <_dtoa_r+0x186>
 8009604:	9012      	str	r0, [sp, #72]	@ 0x48
 8009606:	e7b7      	b.n	8009578 <_dtoa_r+0x188>
 8009608:	427b      	negs	r3, r7
 800960a:	930a      	str	r3, [sp, #40]	@ 0x28
 800960c:	2300      	movs	r3, #0
 800960e:	eba8 0807 	sub.w	r8, r8, r7
 8009612:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009614:	e7c4      	b.n	80095a0 <_dtoa_r+0x1b0>
 8009616:	2300      	movs	r3, #0
 8009618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800961a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800961c:	2b00      	cmp	r3, #0
 800961e:	dc35      	bgt.n	800968c <_dtoa_r+0x29c>
 8009620:	2301      	movs	r3, #1
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	9307      	str	r3, [sp, #28]
 8009626:	461a      	mov	r2, r3
 8009628:	920e      	str	r2, [sp, #56]	@ 0x38
 800962a:	e00b      	b.n	8009644 <_dtoa_r+0x254>
 800962c:	2301      	movs	r3, #1
 800962e:	e7f3      	b.n	8009618 <_dtoa_r+0x228>
 8009630:	2300      	movs	r3, #0
 8009632:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009634:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009636:	18fb      	adds	r3, r7, r3
 8009638:	9300      	str	r3, [sp, #0]
 800963a:	3301      	adds	r3, #1
 800963c:	2b01      	cmp	r3, #1
 800963e:	9307      	str	r3, [sp, #28]
 8009640:	bfb8      	it	lt
 8009642:	2301      	movlt	r3, #1
 8009644:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009648:	2100      	movs	r1, #0
 800964a:	2204      	movs	r2, #4
 800964c:	f102 0514 	add.w	r5, r2, #20
 8009650:	429d      	cmp	r5, r3
 8009652:	d91f      	bls.n	8009694 <_dtoa_r+0x2a4>
 8009654:	6041      	str	r1, [r0, #4]
 8009656:	4658      	mov	r0, fp
 8009658:	f001 f824 	bl	800a6a4 <_Balloc>
 800965c:	4682      	mov	sl, r0
 800965e:	2800      	cmp	r0, #0
 8009660:	d13c      	bne.n	80096dc <_dtoa_r+0x2ec>
 8009662:	4b1b      	ldr	r3, [pc, #108]	@ (80096d0 <_dtoa_r+0x2e0>)
 8009664:	4602      	mov	r2, r0
 8009666:	f240 11af 	movw	r1, #431	@ 0x1af
 800966a:	e6d8      	b.n	800941e <_dtoa_r+0x2e>
 800966c:	2301      	movs	r3, #1
 800966e:	e7e0      	b.n	8009632 <_dtoa_r+0x242>
 8009670:	2401      	movs	r4, #1
 8009672:	2300      	movs	r3, #0
 8009674:	9309      	str	r3, [sp, #36]	@ 0x24
 8009676:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009678:	f04f 33ff 	mov.w	r3, #4294967295
 800967c:	9300      	str	r3, [sp, #0]
 800967e:	9307      	str	r3, [sp, #28]
 8009680:	2200      	movs	r2, #0
 8009682:	2312      	movs	r3, #18
 8009684:	e7d0      	b.n	8009628 <_dtoa_r+0x238>
 8009686:	2301      	movs	r3, #1
 8009688:	930b      	str	r3, [sp, #44]	@ 0x2c
 800968a:	e7f5      	b.n	8009678 <_dtoa_r+0x288>
 800968c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800968e:	9300      	str	r3, [sp, #0]
 8009690:	9307      	str	r3, [sp, #28]
 8009692:	e7d7      	b.n	8009644 <_dtoa_r+0x254>
 8009694:	3101      	adds	r1, #1
 8009696:	0052      	lsls	r2, r2, #1
 8009698:	e7d8      	b.n	800964c <_dtoa_r+0x25c>
 800969a:	bf00      	nop
 800969c:	f3af 8000 	nop.w
 80096a0:	636f4361 	.word	0x636f4361
 80096a4:	3fd287a7 	.word	0x3fd287a7
 80096a8:	8b60c8b3 	.word	0x8b60c8b3
 80096ac:	3fc68a28 	.word	0x3fc68a28
 80096b0:	509f79fb 	.word	0x509f79fb
 80096b4:	3fd34413 	.word	0x3fd34413
 80096b8:	0800bd3e 	.word	0x0800bd3e
 80096bc:	0800bd55 	.word	0x0800bd55
 80096c0:	7ff00000 	.word	0x7ff00000
 80096c4:	0800bd01 	.word	0x0800bd01
 80096c8:	3ff80000 	.word	0x3ff80000
 80096cc:	0800beb0 	.word	0x0800beb0
 80096d0:	0800bdad 	.word	0x0800bdad
 80096d4:	0800bd3a 	.word	0x0800bd3a
 80096d8:	0800bd00 	.word	0x0800bd00
 80096dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80096e0:	6018      	str	r0, [r3, #0]
 80096e2:	9b07      	ldr	r3, [sp, #28]
 80096e4:	2b0e      	cmp	r3, #14
 80096e6:	f200 80a4 	bhi.w	8009832 <_dtoa_r+0x442>
 80096ea:	2c00      	cmp	r4, #0
 80096ec:	f000 80a1 	beq.w	8009832 <_dtoa_r+0x442>
 80096f0:	2f00      	cmp	r7, #0
 80096f2:	dd33      	ble.n	800975c <_dtoa_r+0x36c>
 80096f4:	4bad      	ldr	r3, [pc, #692]	@ (80099ac <_dtoa_r+0x5bc>)
 80096f6:	f007 020f 	and.w	r2, r7, #15
 80096fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096fe:	ed93 7b00 	vldr	d7, [r3]
 8009702:	05f8      	lsls	r0, r7, #23
 8009704:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009708:	ea4f 1427 	mov.w	r4, r7, asr #4
 800970c:	d516      	bpl.n	800973c <_dtoa_r+0x34c>
 800970e:	4ba8      	ldr	r3, [pc, #672]	@ (80099b0 <_dtoa_r+0x5c0>)
 8009710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009714:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009718:	f7f7 f8b8 	bl	800088c <__aeabi_ddiv>
 800971c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009720:	f004 040f 	and.w	r4, r4, #15
 8009724:	2603      	movs	r6, #3
 8009726:	4da2      	ldr	r5, [pc, #648]	@ (80099b0 <_dtoa_r+0x5c0>)
 8009728:	b954      	cbnz	r4, 8009740 <_dtoa_r+0x350>
 800972a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800972e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009732:	f7f7 f8ab 	bl	800088c <__aeabi_ddiv>
 8009736:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800973a:	e028      	b.n	800978e <_dtoa_r+0x39e>
 800973c:	2602      	movs	r6, #2
 800973e:	e7f2      	b.n	8009726 <_dtoa_r+0x336>
 8009740:	07e1      	lsls	r1, r4, #31
 8009742:	d508      	bpl.n	8009756 <_dtoa_r+0x366>
 8009744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009748:	e9d5 2300 	ldrd	r2, r3, [r5]
 800974c:	f7f6 ff74 	bl	8000638 <__aeabi_dmul>
 8009750:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009754:	3601      	adds	r6, #1
 8009756:	1064      	asrs	r4, r4, #1
 8009758:	3508      	adds	r5, #8
 800975a:	e7e5      	b.n	8009728 <_dtoa_r+0x338>
 800975c:	f000 80d2 	beq.w	8009904 <_dtoa_r+0x514>
 8009760:	427c      	negs	r4, r7
 8009762:	4b92      	ldr	r3, [pc, #584]	@ (80099ac <_dtoa_r+0x5bc>)
 8009764:	4d92      	ldr	r5, [pc, #584]	@ (80099b0 <_dtoa_r+0x5c0>)
 8009766:	f004 020f 	and.w	r2, r4, #15
 800976a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800976e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009772:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009776:	f7f6 ff5f 	bl	8000638 <__aeabi_dmul>
 800977a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800977e:	1124      	asrs	r4, r4, #4
 8009780:	2300      	movs	r3, #0
 8009782:	2602      	movs	r6, #2
 8009784:	2c00      	cmp	r4, #0
 8009786:	f040 80b2 	bne.w	80098ee <_dtoa_r+0x4fe>
 800978a:	2b00      	cmp	r3, #0
 800978c:	d1d3      	bne.n	8009736 <_dtoa_r+0x346>
 800978e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009790:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 80b7 	beq.w	8009908 <_dtoa_r+0x518>
 800979a:	4b86      	ldr	r3, [pc, #536]	@ (80099b4 <_dtoa_r+0x5c4>)
 800979c:	2200      	movs	r2, #0
 800979e:	4620      	mov	r0, r4
 80097a0:	4629      	mov	r1, r5
 80097a2:	f7f7 f9bb 	bl	8000b1c <__aeabi_dcmplt>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	f000 80ae 	beq.w	8009908 <_dtoa_r+0x518>
 80097ac:	9b07      	ldr	r3, [sp, #28]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f000 80aa 	beq.w	8009908 <_dtoa_r+0x518>
 80097b4:	9b00      	ldr	r3, [sp, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	dd37      	ble.n	800982a <_dtoa_r+0x43a>
 80097ba:	1e7b      	subs	r3, r7, #1
 80097bc:	9304      	str	r3, [sp, #16]
 80097be:	4620      	mov	r0, r4
 80097c0:	4b7d      	ldr	r3, [pc, #500]	@ (80099b8 <_dtoa_r+0x5c8>)
 80097c2:	2200      	movs	r2, #0
 80097c4:	4629      	mov	r1, r5
 80097c6:	f7f6 ff37 	bl	8000638 <__aeabi_dmul>
 80097ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097ce:	9c00      	ldr	r4, [sp, #0]
 80097d0:	3601      	adds	r6, #1
 80097d2:	4630      	mov	r0, r6
 80097d4:	f7f6 fec6 	bl	8000564 <__aeabi_i2d>
 80097d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097dc:	f7f6 ff2c 	bl	8000638 <__aeabi_dmul>
 80097e0:	4b76      	ldr	r3, [pc, #472]	@ (80099bc <_dtoa_r+0x5cc>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	f7f6 fd72 	bl	80002cc <__adddf3>
 80097e8:	4605      	mov	r5, r0
 80097ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80097ee:	2c00      	cmp	r4, #0
 80097f0:	f040 808d 	bne.w	800990e <_dtoa_r+0x51e>
 80097f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097f8:	4b71      	ldr	r3, [pc, #452]	@ (80099c0 <_dtoa_r+0x5d0>)
 80097fa:	2200      	movs	r2, #0
 80097fc:	f7f6 fd64 	bl	80002c8 <__aeabi_dsub>
 8009800:	4602      	mov	r2, r0
 8009802:	460b      	mov	r3, r1
 8009804:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009808:	462a      	mov	r2, r5
 800980a:	4633      	mov	r3, r6
 800980c:	f7f7 f9a4 	bl	8000b58 <__aeabi_dcmpgt>
 8009810:	2800      	cmp	r0, #0
 8009812:	f040 828b 	bne.w	8009d2c <_dtoa_r+0x93c>
 8009816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800981a:	462a      	mov	r2, r5
 800981c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009820:	f7f7 f97c 	bl	8000b1c <__aeabi_dcmplt>
 8009824:	2800      	cmp	r0, #0
 8009826:	f040 8128 	bne.w	8009a7a <_dtoa_r+0x68a>
 800982a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800982e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009832:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009834:	2b00      	cmp	r3, #0
 8009836:	f2c0 815a 	blt.w	8009aee <_dtoa_r+0x6fe>
 800983a:	2f0e      	cmp	r7, #14
 800983c:	f300 8157 	bgt.w	8009aee <_dtoa_r+0x6fe>
 8009840:	4b5a      	ldr	r3, [pc, #360]	@ (80099ac <_dtoa_r+0x5bc>)
 8009842:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009846:	ed93 7b00 	vldr	d7, [r3]
 800984a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800984c:	2b00      	cmp	r3, #0
 800984e:	ed8d 7b00 	vstr	d7, [sp]
 8009852:	da03      	bge.n	800985c <_dtoa_r+0x46c>
 8009854:	9b07      	ldr	r3, [sp, #28]
 8009856:	2b00      	cmp	r3, #0
 8009858:	f340 8101 	ble.w	8009a5e <_dtoa_r+0x66e>
 800985c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009860:	4656      	mov	r6, sl
 8009862:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009866:	4620      	mov	r0, r4
 8009868:	4629      	mov	r1, r5
 800986a:	f7f7 f80f 	bl	800088c <__aeabi_ddiv>
 800986e:	f7f7 f993 	bl	8000b98 <__aeabi_d2iz>
 8009872:	4680      	mov	r8, r0
 8009874:	f7f6 fe76 	bl	8000564 <__aeabi_i2d>
 8009878:	e9dd 2300 	ldrd	r2, r3, [sp]
 800987c:	f7f6 fedc 	bl	8000638 <__aeabi_dmul>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	4620      	mov	r0, r4
 8009886:	4629      	mov	r1, r5
 8009888:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800988c:	f7f6 fd1c 	bl	80002c8 <__aeabi_dsub>
 8009890:	f806 4b01 	strb.w	r4, [r6], #1
 8009894:	9d07      	ldr	r5, [sp, #28]
 8009896:	eba6 040a 	sub.w	r4, r6, sl
 800989a:	42a5      	cmp	r5, r4
 800989c:	4602      	mov	r2, r0
 800989e:	460b      	mov	r3, r1
 80098a0:	f040 8117 	bne.w	8009ad2 <_dtoa_r+0x6e2>
 80098a4:	f7f6 fd12 	bl	80002cc <__adddf3>
 80098a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098ac:	4604      	mov	r4, r0
 80098ae:	460d      	mov	r5, r1
 80098b0:	f7f7 f952 	bl	8000b58 <__aeabi_dcmpgt>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	f040 80f9 	bne.w	8009aac <_dtoa_r+0x6bc>
 80098ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098be:	4620      	mov	r0, r4
 80098c0:	4629      	mov	r1, r5
 80098c2:	f7f7 f921 	bl	8000b08 <__aeabi_dcmpeq>
 80098c6:	b118      	cbz	r0, 80098d0 <_dtoa_r+0x4e0>
 80098c8:	f018 0f01 	tst.w	r8, #1
 80098cc:	f040 80ee 	bne.w	8009aac <_dtoa_r+0x6bc>
 80098d0:	4649      	mov	r1, r9
 80098d2:	4658      	mov	r0, fp
 80098d4:	f000 ff26 	bl	800a724 <_Bfree>
 80098d8:	2300      	movs	r3, #0
 80098da:	7033      	strb	r3, [r6, #0]
 80098dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80098de:	3701      	adds	r7, #1
 80098e0:	601f      	str	r7, [r3, #0]
 80098e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 831d 	beq.w	8009f24 <_dtoa_r+0xb34>
 80098ea:	601e      	str	r6, [r3, #0]
 80098ec:	e31a      	b.n	8009f24 <_dtoa_r+0xb34>
 80098ee:	07e2      	lsls	r2, r4, #31
 80098f0:	d505      	bpl.n	80098fe <_dtoa_r+0x50e>
 80098f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098f6:	f7f6 fe9f 	bl	8000638 <__aeabi_dmul>
 80098fa:	3601      	adds	r6, #1
 80098fc:	2301      	movs	r3, #1
 80098fe:	1064      	asrs	r4, r4, #1
 8009900:	3508      	adds	r5, #8
 8009902:	e73f      	b.n	8009784 <_dtoa_r+0x394>
 8009904:	2602      	movs	r6, #2
 8009906:	e742      	b.n	800978e <_dtoa_r+0x39e>
 8009908:	9c07      	ldr	r4, [sp, #28]
 800990a:	9704      	str	r7, [sp, #16]
 800990c:	e761      	b.n	80097d2 <_dtoa_r+0x3e2>
 800990e:	4b27      	ldr	r3, [pc, #156]	@ (80099ac <_dtoa_r+0x5bc>)
 8009910:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009912:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009916:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800991a:	4454      	add	r4, sl
 800991c:	2900      	cmp	r1, #0
 800991e:	d053      	beq.n	80099c8 <_dtoa_r+0x5d8>
 8009920:	4928      	ldr	r1, [pc, #160]	@ (80099c4 <_dtoa_r+0x5d4>)
 8009922:	2000      	movs	r0, #0
 8009924:	f7f6 ffb2 	bl	800088c <__aeabi_ddiv>
 8009928:	4633      	mov	r3, r6
 800992a:	462a      	mov	r2, r5
 800992c:	f7f6 fccc 	bl	80002c8 <__aeabi_dsub>
 8009930:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009934:	4656      	mov	r6, sl
 8009936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800993a:	f7f7 f92d 	bl	8000b98 <__aeabi_d2iz>
 800993e:	4605      	mov	r5, r0
 8009940:	f7f6 fe10 	bl	8000564 <__aeabi_i2d>
 8009944:	4602      	mov	r2, r0
 8009946:	460b      	mov	r3, r1
 8009948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800994c:	f7f6 fcbc 	bl	80002c8 <__aeabi_dsub>
 8009950:	3530      	adds	r5, #48	@ 0x30
 8009952:	4602      	mov	r2, r0
 8009954:	460b      	mov	r3, r1
 8009956:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800995a:	f806 5b01 	strb.w	r5, [r6], #1
 800995e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009962:	f7f7 f8db 	bl	8000b1c <__aeabi_dcmplt>
 8009966:	2800      	cmp	r0, #0
 8009968:	d171      	bne.n	8009a4e <_dtoa_r+0x65e>
 800996a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800996e:	4911      	ldr	r1, [pc, #68]	@ (80099b4 <_dtoa_r+0x5c4>)
 8009970:	2000      	movs	r0, #0
 8009972:	f7f6 fca9 	bl	80002c8 <__aeabi_dsub>
 8009976:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800997a:	f7f7 f8cf 	bl	8000b1c <__aeabi_dcmplt>
 800997e:	2800      	cmp	r0, #0
 8009980:	f040 8095 	bne.w	8009aae <_dtoa_r+0x6be>
 8009984:	42a6      	cmp	r6, r4
 8009986:	f43f af50 	beq.w	800982a <_dtoa_r+0x43a>
 800998a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800998e:	4b0a      	ldr	r3, [pc, #40]	@ (80099b8 <_dtoa_r+0x5c8>)
 8009990:	2200      	movs	r2, #0
 8009992:	f7f6 fe51 	bl	8000638 <__aeabi_dmul>
 8009996:	4b08      	ldr	r3, [pc, #32]	@ (80099b8 <_dtoa_r+0x5c8>)
 8009998:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800999c:	2200      	movs	r2, #0
 800999e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099a2:	f7f6 fe49 	bl	8000638 <__aeabi_dmul>
 80099a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099aa:	e7c4      	b.n	8009936 <_dtoa_r+0x546>
 80099ac:	0800beb0 	.word	0x0800beb0
 80099b0:	0800be88 	.word	0x0800be88
 80099b4:	3ff00000 	.word	0x3ff00000
 80099b8:	40240000 	.word	0x40240000
 80099bc:	401c0000 	.word	0x401c0000
 80099c0:	40140000 	.word	0x40140000
 80099c4:	3fe00000 	.word	0x3fe00000
 80099c8:	4631      	mov	r1, r6
 80099ca:	4628      	mov	r0, r5
 80099cc:	f7f6 fe34 	bl	8000638 <__aeabi_dmul>
 80099d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80099d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80099d6:	4656      	mov	r6, sl
 80099d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099dc:	f7f7 f8dc 	bl	8000b98 <__aeabi_d2iz>
 80099e0:	4605      	mov	r5, r0
 80099e2:	f7f6 fdbf 	bl	8000564 <__aeabi_i2d>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099ee:	f7f6 fc6b 	bl	80002c8 <__aeabi_dsub>
 80099f2:	3530      	adds	r5, #48	@ 0x30
 80099f4:	f806 5b01 	strb.w	r5, [r6], #1
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	42a6      	cmp	r6, r4
 80099fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a02:	f04f 0200 	mov.w	r2, #0
 8009a06:	d124      	bne.n	8009a52 <_dtoa_r+0x662>
 8009a08:	4bac      	ldr	r3, [pc, #688]	@ (8009cbc <_dtoa_r+0x8cc>)
 8009a0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009a0e:	f7f6 fc5d 	bl	80002cc <__adddf3>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a1a:	f7f7 f89d 	bl	8000b58 <__aeabi_dcmpgt>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	d145      	bne.n	8009aae <_dtoa_r+0x6be>
 8009a22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009a26:	49a5      	ldr	r1, [pc, #660]	@ (8009cbc <_dtoa_r+0x8cc>)
 8009a28:	2000      	movs	r0, #0
 8009a2a:	f7f6 fc4d 	bl	80002c8 <__aeabi_dsub>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a36:	f7f7 f871 	bl	8000b1c <__aeabi_dcmplt>
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	f43f aef5 	beq.w	800982a <_dtoa_r+0x43a>
 8009a40:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009a42:	1e73      	subs	r3, r6, #1
 8009a44:	9315      	str	r3, [sp, #84]	@ 0x54
 8009a46:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009a4a:	2b30      	cmp	r3, #48	@ 0x30
 8009a4c:	d0f8      	beq.n	8009a40 <_dtoa_r+0x650>
 8009a4e:	9f04      	ldr	r7, [sp, #16]
 8009a50:	e73e      	b.n	80098d0 <_dtoa_r+0x4e0>
 8009a52:	4b9b      	ldr	r3, [pc, #620]	@ (8009cc0 <_dtoa_r+0x8d0>)
 8009a54:	f7f6 fdf0 	bl	8000638 <__aeabi_dmul>
 8009a58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a5c:	e7bc      	b.n	80099d8 <_dtoa_r+0x5e8>
 8009a5e:	d10c      	bne.n	8009a7a <_dtoa_r+0x68a>
 8009a60:	4b98      	ldr	r3, [pc, #608]	@ (8009cc4 <_dtoa_r+0x8d4>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a68:	f7f6 fde6 	bl	8000638 <__aeabi_dmul>
 8009a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a70:	f7f7 f868 	bl	8000b44 <__aeabi_dcmpge>
 8009a74:	2800      	cmp	r0, #0
 8009a76:	f000 8157 	beq.w	8009d28 <_dtoa_r+0x938>
 8009a7a:	2400      	movs	r4, #0
 8009a7c:	4625      	mov	r5, r4
 8009a7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a80:	43db      	mvns	r3, r3
 8009a82:	9304      	str	r3, [sp, #16]
 8009a84:	4656      	mov	r6, sl
 8009a86:	2700      	movs	r7, #0
 8009a88:	4621      	mov	r1, r4
 8009a8a:	4658      	mov	r0, fp
 8009a8c:	f000 fe4a 	bl	800a724 <_Bfree>
 8009a90:	2d00      	cmp	r5, #0
 8009a92:	d0dc      	beq.n	8009a4e <_dtoa_r+0x65e>
 8009a94:	b12f      	cbz	r7, 8009aa2 <_dtoa_r+0x6b2>
 8009a96:	42af      	cmp	r7, r5
 8009a98:	d003      	beq.n	8009aa2 <_dtoa_r+0x6b2>
 8009a9a:	4639      	mov	r1, r7
 8009a9c:	4658      	mov	r0, fp
 8009a9e:	f000 fe41 	bl	800a724 <_Bfree>
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	4658      	mov	r0, fp
 8009aa6:	f000 fe3d 	bl	800a724 <_Bfree>
 8009aaa:	e7d0      	b.n	8009a4e <_dtoa_r+0x65e>
 8009aac:	9704      	str	r7, [sp, #16]
 8009aae:	4633      	mov	r3, r6
 8009ab0:	461e      	mov	r6, r3
 8009ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ab6:	2a39      	cmp	r2, #57	@ 0x39
 8009ab8:	d107      	bne.n	8009aca <_dtoa_r+0x6da>
 8009aba:	459a      	cmp	sl, r3
 8009abc:	d1f8      	bne.n	8009ab0 <_dtoa_r+0x6c0>
 8009abe:	9a04      	ldr	r2, [sp, #16]
 8009ac0:	3201      	adds	r2, #1
 8009ac2:	9204      	str	r2, [sp, #16]
 8009ac4:	2230      	movs	r2, #48	@ 0x30
 8009ac6:	f88a 2000 	strb.w	r2, [sl]
 8009aca:	781a      	ldrb	r2, [r3, #0]
 8009acc:	3201      	adds	r2, #1
 8009ace:	701a      	strb	r2, [r3, #0]
 8009ad0:	e7bd      	b.n	8009a4e <_dtoa_r+0x65e>
 8009ad2:	4b7b      	ldr	r3, [pc, #492]	@ (8009cc0 <_dtoa_r+0x8d0>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f7f6 fdaf 	bl	8000638 <__aeabi_dmul>
 8009ada:	2200      	movs	r2, #0
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	460d      	mov	r5, r1
 8009ae2:	f7f7 f811 	bl	8000b08 <__aeabi_dcmpeq>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f43f aebb 	beq.w	8009862 <_dtoa_r+0x472>
 8009aec:	e6f0      	b.n	80098d0 <_dtoa_r+0x4e0>
 8009aee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009af0:	2a00      	cmp	r2, #0
 8009af2:	f000 80db 	beq.w	8009cac <_dtoa_r+0x8bc>
 8009af6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009af8:	2a01      	cmp	r2, #1
 8009afa:	f300 80bf 	bgt.w	8009c7c <_dtoa_r+0x88c>
 8009afe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009b00:	2a00      	cmp	r2, #0
 8009b02:	f000 80b7 	beq.w	8009c74 <_dtoa_r+0x884>
 8009b06:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009b0a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009b0c:	4646      	mov	r6, r8
 8009b0e:	9a08      	ldr	r2, [sp, #32]
 8009b10:	2101      	movs	r1, #1
 8009b12:	441a      	add	r2, r3
 8009b14:	4658      	mov	r0, fp
 8009b16:	4498      	add	r8, r3
 8009b18:	9208      	str	r2, [sp, #32]
 8009b1a:	f000 ff01 	bl	800a920 <__i2b>
 8009b1e:	4605      	mov	r5, r0
 8009b20:	b15e      	cbz	r6, 8009b3a <_dtoa_r+0x74a>
 8009b22:	9b08      	ldr	r3, [sp, #32]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	dd08      	ble.n	8009b3a <_dtoa_r+0x74a>
 8009b28:	42b3      	cmp	r3, r6
 8009b2a:	9a08      	ldr	r2, [sp, #32]
 8009b2c:	bfa8      	it	ge
 8009b2e:	4633      	movge	r3, r6
 8009b30:	eba8 0803 	sub.w	r8, r8, r3
 8009b34:	1af6      	subs	r6, r6, r3
 8009b36:	1ad3      	subs	r3, r2, r3
 8009b38:	9308      	str	r3, [sp, #32]
 8009b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b3c:	b1f3      	cbz	r3, 8009b7c <_dtoa_r+0x78c>
 8009b3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 80b7 	beq.w	8009cb4 <_dtoa_r+0x8c4>
 8009b46:	b18c      	cbz	r4, 8009b6c <_dtoa_r+0x77c>
 8009b48:	4629      	mov	r1, r5
 8009b4a:	4622      	mov	r2, r4
 8009b4c:	4658      	mov	r0, fp
 8009b4e:	f000 ffa7 	bl	800aaa0 <__pow5mult>
 8009b52:	464a      	mov	r2, r9
 8009b54:	4601      	mov	r1, r0
 8009b56:	4605      	mov	r5, r0
 8009b58:	4658      	mov	r0, fp
 8009b5a:	f000 fef7 	bl	800a94c <__multiply>
 8009b5e:	4649      	mov	r1, r9
 8009b60:	9004      	str	r0, [sp, #16]
 8009b62:	4658      	mov	r0, fp
 8009b64:	f000 fdde 	bl	800a724 <_Bfree>
 8009b68:	9b04      	ldr	r3, [sp, #16]
 8009b6a:	4699      	mov	r9, r3
 8009b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b6e:	1b1a      	subs	r2, r3, r4
 8009b70:	d004      	beq.n	8009b7c <_dtoa_r+0x78c>
 8009b72:	4649      	mov	r1, r9
 8009b74:	4658      	mov	r0, fp
 8009b76:	f000 ff93 	bl	800aaa0 <__pow5mult>
 8009b7a:	4681      	mov	r9, r0
 8009b7c:	2101      	movs	r1, #1
 8009b7e:	4658      	mov	r0, fp
 8009b80:	f000 fece 	bl	800a920 <__i2b>
 8009b84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b86:	4604      	mov	r4, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f000 81cf 	beq.w	8009f2c <_dtoa_r+0xb3c>
 8009b8e:	461a      	mov	r2, r3
 8009b90:	4601      	mov	r1, r0
 8009b92:	4658      	mov	r0, fp
 8009b94:	f000 ff84 	bl	800aaa0 <__pow5mult>
 8009b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	4604      	mov	r4, r0
 8009b9e:	f300 8095 	bgt.w	8009ccc <_dtoa_r+0x8dc>
 8009ba2:	9b02      	ldr	r3, [sp, #8]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f040 8087 	bne.w	8009cb8 <_dtoa_r+0x8c8>
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f040 8089 	bne.w	8009cc8 <_dtoa_r+0x8d8>
 8009bb6:	9b03      	ldr	r3, [sp, #12]
 8009bb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009bbc:	0d1b      	lsrs	r3, r3, #20
 8009bbe:	051b      	lsls	r3, r3, #20
 8009bc0:	b12b      	cbz	r3, 8009bce <_dtoa_r+0x7de>
 8009bc2:	9b08      	ldr	r3, [sp, #32]
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	9308      	str	r3, [sp, #32]
 8009bc8:	f108 0801 	add.w	r8, r8, #1
 8009bcc:	2301      	movs	r3, #1
 8009bce:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	f000 81b0 	beq.w	8009f38 <_dtoa_r+0xb48>
 8009bd8:	6923      	ldr	r3, [r4, #16]
 8009bda:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bde:	6918      	ldr	r0, [r3, #16]
 8009be0:	f000 fe52 	bl	800a888 <__hi0bits>
 8009be4:	f1c0 0020 	rsb	r0, r0, #32
 8009be8:	9b08      	ldr	r3, [sp, #32]
 8009bea:	4418      	add	r0, r3
 8009bec:	f010 001f 	ands.w	r0, r0, #31
 8009bf0:	d077      	beq.n	8009ce2 <_dtoa_r+0x8f2>
 8009bf2:	f1c0 0320 	rsb	r3, r0, #32
 8009bf6:	2b04      	cmp	r3, #4
 8009bf8:	dd6b      	ble.n	8009cd2 <_dtoa_r+0x8e2>
 8009bfa:	9b08      	ldr	r3, [sp, #32]
 8009bfc:	f1c0 001c 	rsb	r0, r0, #28
 8009c00:	4403      	add	r3, r0
 8009c02:	4480      	add	r8, r0
 8009c04:	4406      	add	r6, r0
 8009c06:	9308      	str	r3, [sp, #32]
 8009c08:	f1b8 0f00 	cmp.w	r8, #0
 8009c0c:	dd05      	ble.n	8009c1a <_dtoa_r+0x82a>
 8009c0e:	4649      	mov	r1, r9
 8009c10:	4642      	mov	r2, r8
 8009c12:	4658      	mov	r0, fp
 8009c14:	f000 ff9e 	bl	800ab54 <__lshift>
 8009c18:	4681      	mov	r9, r0
 8009c1a:	9b08      	ldr	r3, [sp, #32]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	dd05      	ble.n	8009c2c <_dtoa_r+0x83c>
 8009c20:	4621      	mov	r1, r4
 8009c22:	461a      	mov	r2, r3
 8009c24:	4658      	mov	r0, fp
 8009c26:	f000 ff95 	bl	800ab54 <__lshift>
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d059      	beq.n	8009ce6 <_dtoa_r+0x8f6>
 8009c32:	4621      	mov	r1, r4
 8009c34:	4648      	mov	r0, r9
 8009c36:	f000 fff9 	bl	800ac2c <__mcmp>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	da53      	bge.n	8009ce6 <_dtoa_r+0x8f6>
 8009c3e:	1e7b      	subs	r3, r7, #1
 8009c40:	9304      	str	r3, [sp, #16]
 8009c42:	4649      	mov	r1, r9
 8009c44:	2300      	movs	r3, #0
 8009c46:	220a      	movs	r2, #10
 8009c48:	4658      	mov	r0, fp
 8009c4a:	f000 fd8d 	bl	800a768 <__multadd>
 8009c4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c50:	4681      	mov	r9, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 8172 	beq.w	8009f3c <_dtoa_r+0xb4c>
 8009c58:	2300      	movs	r3, #0
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	220a      	movs	r2, #10
 8009c5e:	4658      	mov	r0, fp
 8009c60:	f000 fd82 	bl	800a768 <__multadd>
 8009c64:	9b00      	ldr	r3, [sp, #0]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	4605      	mov	r5, r0
 8009c6a:	dc67      	bgt.n	8009d3c <_dtoa_r+0x94c>
 8009c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	dc41      	bgt.n	8009cf6 <_dtoa_r+0x906>
 8009c72:	e063      	b.n	8009d3c <_dtoa_r+0x94c>
 8009c74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009c76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009c7a:	e746      	b.n	8009b0a <_dtoa_r+0x71a>
 8009c7c:	9b07      	ldr	r3, [sp, #28]
 8009c7e:	1e5c      	subs	r4, r3, #1
 8009c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c82:	42a3      	cmp	r3, r4
 8009c84:	bfbf      	itttt	lt
 8009c86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009c88:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009c8a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009c8c:	1ae3      	sublt	r3, r4, r3
 8009c8e:	bfb4      	ite	lt
 8009c90:	18d2      	addlt	r2, r2, r3
 8009c92:	1b1c      	subge	r4, r3, r4
 8009c94:	9b07      	ldr	r3, [sp, #28]
 8009c96:	bfbc      	itt	lt
 8009c98:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009c9a:	2400      	movlt	r4, #0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	bfb5      	itete	lt
 8009ca0:	eba8 0603 	sublt.w	r6, r8, r3
 8009ca4:	9b07      	ldrge	r3, [sp, #28]
 8009ca6:	2300      	movlt	r3, #0
 8009ca8:	4646      	movge	r6, r8
 8009caa:	e730      	b.n	8009b0e <_dtoa_r+0x71e>
 8009cac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009cae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009cb0:	4646      	mov	r6, r8
 8009cb2:	e735      	b.n	8009b20 <_dtoa_r+0x730>
 8009cb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cb6:	e75c      	b.n	8009b72 <_dtoa_r+0x782>
 8009cb8:	2300      	movs	r3, #0
 8009cba:	e788      	b.n	8009bce <_dtoa_r+0x7de>
 8009cbc:	3fe00000 	.word	0x3fe00000
 8009cc0:	40240000 	.word	0x40240000
 8009cc4:	40140000 	.word	0x40140000
 8009cc8:	9b02      	ldr	r3, [sp, #8]
 8009cca:	e780      	b.n	8009bce <_dtoa_r+0x7de>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cd0:	e782      	b.n	8009bd8 <_dtoa_r+0x7e8>
 8009cd2:	d099      	beq.n	8009c08 <_dtoa_r+0x818>
 8009cd4:	9a08      	ldr	r2, [sp, #32]
 8009cd6:	331c      	adds	r3, #28
 8009cd8:	441a      	add	r2, r3
 8009cda:	4498      	add	r8, r3
 8009cdc:	441e      	add	r6, r3
 8009cde:	9208      	str	r2, [sp, #32]
 8009ce0:	e792      	b.n	8009c08 <_dtoa_r+0x818>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	e7f6      	b.n	8009cd4 <_dtoa_r+0x8e4>
 8009ce6:	9b07      	ldr	r3, [sp, #28]
 8009ce8:	9704      	str	r7, [sp, #16]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	dc20      	bgt.n	8009d30 <_dtoa_r+0x940>
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cf2:	2b02      	cmp	r3, #2
 8009cf4:	dd1e      	ble.n	8009d34 <_dtoa_r+0x944>
 8009cf6:	9b00      	ldr	r3, [sp, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	f47f aec0 	bne.w	8009a7e <_dtoa_r+0x68e>
 8009cfe:	4621      	mov	r1, r4
 8009d00:	2205      	movs	r2, #5
 8009d02:	4658      	mov	r0, fp
 8009d04:	f000 fd30 	bl	800a768 <__multadd>
 8009d08:	4601      	mov	r1, r0
 8009d0a:	4604      	mov	r4, r0
 8009d0c:	4648      	mov	r0, r9
 8009d0e:	f000 ff8d 	bl	800ac2c <__mcmp>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	f77f aeb3 	ble.w	8009a7e <_dtoa_r+0x68e>
 8009d18:	4656      	mov	r6, sl
 8009d1a:	2331      	movs	r3, #49	@ 0x31
 8009d1c:	f806 3b01 	strb.w	r3, [r6], #1
 8009d20:	9b04      	ldr	r3, [sp, #16]
 8009d22:	3301      	adds	r3, #1
 8009d24:	9304      	str	r3, [sp, #16]
 8009d26:	e6ae      	b.n	8009a86 <_dtoa_r+0x696>
 8009d28:	9c07      	ldr	r4, [sp, #28]
 8009d2a:	9704      	str	r7, [sp, #16]
 8009d2c:	4625      	mov	r5, r4
 8009d2e:	e7f3      	b.n	8009d18 <_dtoa_r+0x928>
 8009d30:	9b07      	ldr	r3, [sp, #28]
 8009d32:	9300      	str	r3, [sp, #0]
 8009d34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f000 8104 	beq.w	8009f44 <_dtoa_r+0xb54>
 8009d3c:	2e00      	cmp	r6, #0
 8009d3e:	dd05      	ble.n	8009d4c <_dtoa_r+0x95c>
 8009d40:	4629      	mov	r1, r5
 8009d42:	4632      	mov	r2, r6
 8009d44:	4658      	mov	r0, fp
 8009d46:	f000 ff05 	bl	800ab54 <__lshift>
 8009d4a:	4605      	mov	r5, r0
 8009d4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d05a      	beq.n	8009e08 <_dtoa_r+0xa18>
 8009d52:	6869      	ldr	r1, [r5, #4]
 8009d54:	4658      	mov	r0, fp
 8009d56:	f000 fca5 	bl	800a6a4 <_Balloc>
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	b928      	cbnz	r0, 8009d6a <_dtoa_r+0x97a>
 8009d5e:	4b84      	ldr	r3, [pc, #528]	@ (8009f70 <_dtoa_r+0xb80>)
 8009d60:	4602      	mov	r2, r0
 8009d62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009d66:	f7ff bb5a 	b.w	800941e <_dtoa_r+0x2e>
 8009d6a:	692a      	ldr	r2, [r5, #16]
 8009d6c:	3202      	adds	r2, #2
 8009d6e:	0092      	lsls	r2, r2, #2
 8009d70:	f105 010c 	add.w	r1, r5, #12
 8009d74:	300c      	adds	r0, #12
 8009d76:	f7ff fa94 	bl	80092a2 <memcpy>
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	4658      	mov	r0, fp
 8009d80:	f000 fee8 	bl	800ab54 <__lshift>
 8009d84:	f10a 0301 	add.w	r3, sl, #1
 8009d88:	9307      	str	r3, [sp, #28]
 8009d8a:	9b00      	ldr	r3, [sp, #0]
 8009d8c:	4453      	add	r3, sl
 8009d8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d90:	9b02      	ldr	r3, [sp, #8]
 8009d92:	f003 0301 	and.w	r3, r3, #1
 8009d96:	462f      	mov	r7, r5
 8009d98:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	9b07      	ldr	r3, [sp, #28]
 8009d9e:	4621      	mov	r1, r4
 8009da0:	3b01      	subs	r3, #1
 8009da2:	4648      	mov	r0, r9
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	f7ff fa99 	bl	80092dc <quorem>
 8009daa:	4639      	mov	r1, r7
 8009dac:	9002      	str	r0, [sp, #8]
 8009dae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009db2:	4648      	mov	r0, r9
 8009db4:	f000 ff3a 	bl	800ac2c <__mcmp>
 8009db8:	462a      	mov	r2, r5
 8009dba:	9008      	str	r0, [sp, #32]
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	4658      	mov	r0, fp
 8009dc0:	f000 ff50 	bl	800ac64 <__mdiff>
 8009dc4:	68c2      	ldr	r2, [r0, #12]
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	bb02      	cbnz	r2, 8009e0c <_dtoa_r+0xa1c>
 8009dca:	4601      	mov	r1, r0
 8009dcc:	4648      	mov	r0, r9
 8009dce:	f000 ff2d 	bl	800ac2c <__mcmp>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	4631      	mov	r1, r6
 8009dd6:	4658      	mov	r0, fp
 8009dd8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009dda:	f000 fca3 	bl	800a724 <_Bfree>
 8009dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009de0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009de2:	9e07      	ldr	r6, [sp, #28]
 8009de4:	ea43 0102 	orr.w	r1, r3, r2
 8009de8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dea:	4319      	orrs	r1, r3
 8009dec:	d110      	bne.n	8009e10 <_dtoa_r+0xa20>
 8009dee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009df2:	d029      	beq.n	8009e48 <_dtoa_r+0xa58>
 8009df4:	9b08      	ldr	r3, [sp, #32]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	dd02      	ble.n	8009e00 <_dtoa_r+0xa10>
 8009dfa:	9b02      	ldr	r3, [sp, #8]
 8009dfc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009e00:	9b00      	ldr	r3, [sp, #0]
 8009e02:	f883 8000 	strb.w	r8, [r3]
 8009e06:	e63f      	b.n	8009a88 <_dtoa_r+0x698>
 8009e08:	4628      	mov	r0, r5
 8009e0a:	e7bb      	b.n	8009d84 <_dtoa_r+0x994>
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	e7e1      	b.n	8009dd4 <_dtoa_r+0x9e4>
 8009e10:	9b08      	ldr	r3, [sp, #32]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	db04      	blt.n	8009e20 <_dtoa_r+0xa30>
 8009e16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e18:	430b      	orrs	r3, r1
 8009e1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e1c:	430b      	orrs	r3, r1
 8009e1e:	d120      	bne.n	8009e62 <_dtoa_r+0xa72>
 8009e20:	2a00      	cmp	r2, #0
 8009e22:	dded      	ble.n	8009e00 <_dtoa_r+0xa10>
 8009e24:	4649      	mov	r1, r9
 8009e26:	2201      	movs	r2, #1
 8009e28:	4658      	mov	r0, fp
 8009e2a:	f000 fe93 	bl	800ab54 <__lshift>
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4681      	mov	r9, r0
 8009e32:	f000 fefb 	bl	800ac2c <__mcmp>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	dc03      	bgt.n	8009e42 <_dtoa_r+0xa52>
 8009e3a:	d1e1      	bne.n	8009e00 <_dtoa_r+0xa10>
 8009e3c:	f018 0f01 	tst.w	r8, #1
 8009e40:	d0de      	beq.n	8009e00 <_dtoa_r+0xa10>
 8009e42:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009e46:	d1d8      	bne.n	8009dfa <_dtoa_r+0xa0a>
 8009e48:	9a00      	ldr	r2, [sp, #0]
 8009e4a:	2339      	movs	r3, #57	@ 0x39
 8009e4c:	7013      	strb	r3, [r2, #0]
 8009e4e:	4633      	mov	r3, r6
 8009e50:	461e      	mov	r6, r3
 8009e52:	3b01      	subs	r3, #1
 8009e54:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009e58:	2a39      	cmp	r2, #57	@ 0x39
 8009e5a:	d052      	beq.n	8009f02 <_dtoa_r+0xb12>
 8009e5c:	3201      	adds	r2, #1
 8009e5e:	701a      	strb	r2, [r3, #0]
 8009e60:	e612      	b.n	8009a88 <_dtoa_r+0x698>
 8009e62:	2a00      	cmp	r2, #0
 8009e64:	dd07      	ble.n	8009e76 <_dtoa_r+0xa86>
 8009e66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009e6a:	d0ed      	beq.n	8009e48 <_dtoa_r+0xa58>
 8009e6c:	9a00      	ldr	r2, [sp, #0]
 8009e6e:	f108 0301 	add.w	r3, r8, #1
 8009e72:	7013      	strb	r3, [r2, #0]
 8009e74:	e608      	b.n	8009a88 <_dtoa_r+0x698>
 8009e76:	9b07      	ldr	r3, [sp, #28]
 8009e78:	9a07      	ldr	r2, [sp, #28]
 8009e7a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d028      	beq.n	8009ed6 <_dtoa_r+0xae6>
 8009e84:	4649      	mov	r1, r9
 8009e86:	2300      	movs	r3, #0
 8009e88:	220a      	movs	r2, #10
 8009e8a:	4658      	mov	r0, fp
 8009e8c:	f000 fc6c 	bl	800a768 <__multadd>
 8009e90:	42af      	cmp	r7, r5
 8009e92:	4681      	mov	r9, r0
 8009e94:	f04f 0300 	mov.w	r3, #0
 8009e98:	f04f 020a 	mov.w	r2, #10
 8009e9c:	4639      	mov	r1, r7
 8009e9e:	4658      	mov	r0, fp
 8009ea0:	d107      	bne.n	8009eb2 <_dtoa_r+0xac2>
 8009ea2:	f000 fc61 	bl	800a768 <__multadd>
 8009ea6:	4607      	mov	r7, r0
 8009ea8:	4605      	mov	r5, r0
 8009eaa:	9b07      	ldr	r3, [sp, #28]
 8009eac:	3301      	adds	r3, #1
 8009eae:	9307      	str	r3, [sp, #28]
 8009eb0:	e774      	b.n	8009d9c <_dtoa_r+0x9ac>
 8009eb2:	f000 fc59 	bl	800a768 <__multadd>
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	4607      	mov	r7, r0
 8009eba:	2300      	movs	r3, #0
 8009ebc:	220a      	movs	r2, #10
 8009ebe:	4658      	mov	r0, fp
 8009ec0:	f000 fc52 	bl	800a768 <__multadd>
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	e7f0      	b.n	8009eaa <_dtoa_r+0xaba>
 8009ec8:	9b00      	ldr	r3, [sp, #0]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	bfcc      	ite	gt
 8009ece:	461e      	movgt	r6, r3
 8009ed0:	2601      	movle	r6, #1
 8009ed2:	4456      	add	r6, sl
 8009ed4:	2700      	movs	r7, #0
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	2201      	movs	r2, #1
 8009eda:	4658      	mov	r0, fp
 8009edc:	f000 fe3a 	bl	800ab54 <__lshift>
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	4681      	mov	r9, r0
 8009ee4:	f000 fea2 	bl	800ac2c <__mcmp>
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	dcb0      	bgt.n	8009e4e <_dtoa_r+0xa5e>
 8009eec:	d102      	bne.n	8009ef4 <_dtoa_r+0xb04>
 8009eee:	f018 0f01 	tst.w	r8, #1
 8009ef2:	d1ac      	bne.n	8009e4e <_dtoa_r+0xa5e>
 8009ef4:	4633      	mov	r3, r6
 8009ef6:	461e      	mov	r6, r3
 8009ef8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009efc:	2a30      	cmp	r2, #48	@ 0x30
 8009efe:	d0fa      	beq.n	8009ef6 <_dtoa_r+0xb06>
 8009f00:	e5c2      	b.n	8009a88 <_dtoa_r+0x698>
 8009f02:	459a      	cmp	sl, r3
 8009f04:	d1a4      	bne.n	8009e50 <_dtoa_r+0xa60>
 8009f06:	9b04      	ldr	r3, [sp, #16]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	9304      	str	r3, [sp, #16]
 8009f0c:	2331      	movs	r3, #49	@ 0x31
 8009f0e:	f88a 3000 	strb.w	r3, [sl]
 8009f12:	e5b9      	b.n	8009a88 <_dtoa_r+0x698>
 8009f14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f16:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009f74 <_dtoa_r+0xb84>
 8009f1a:	b11b      	cbz	r3, 8009f24 <_dtoa_r+0xb34>
 8009f1c:	f10a 0308 	add.w	r3, sl, #8
 8009f20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009f22:	6013      	str	r3, [r2, #0]
 8009f24:	4650      	mov	r0, sl
 8009f26:	b019      	add	sp, #100	@ 0x64
 8009f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2e:	2b01      	cmp	r3, #1
 8009f30:	f77f ae37 	ble.w	8009ba2 <_dtoa_r+0x7b2>
 8009f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f36:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f38:	2001      	movs	r0, #1
 8009f3a:	e655      	b.n	8009be8 <_dtoa_r+0x7f8>
 8009f3c:	9b00      	ldr	r3, [sp, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f77f aed6 	ble.w	8009cf0 <_dtoa_r+0x900>
 8009f44:	4656      	mov	r6, sl
 8009f46:	4621      	mov	r1, r4
 8009f48:	4648      	mov	r0, r9
 8009f4a:	f7ff f9c7 	bl	80092dc <quorem>
 8009f4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009f52:	f806 8b01 	strb.w	r8, [r6], #1
 8009f56:	9b00      	ldr	r3, [sp, #0]
 8009f58:	eba6 020a 	sub.w	r2, r6, sl
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	ddb3      	ble.n	8009ec8 <_dtoa_r+0xad8>
 8009f60:	4649      	mov	r1, r9
 8009f62:	2300      	movs	r3, #0
 8009f64:	220a      	movs	r2, #10
 8009f66:	4658      	mov	r0, fp
 8009f68:	f000 fbfe 	bl	800a768 <__multadd>
 8009f6c:	4681      	mov	r9, r0
 8009f6e:	e7ea      	b.n	8009f46 <_dtoa_r+0xb56>
 8009f70:	0800bdad 	.word	0x0800bdad
 8009f74:	0800bd31 	.word	0x0800bd31

08009f78 <_free_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	4605      	mov	r5, r0
 8009f7c:	2900      	cmp	r1, #0
 8009f7e:	d041      	beq.n	800a004 <_free_r+0x8c>
 8009f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f84:	1f0c      	subs	r4, r1, #4
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	bfb8      	it	lt
 8009f8a:	18e4      	addlt	r4, r4, r3
 8009f8c:	f7fd fb40 	bl	8007610 <__malloc_lock>
 8009f90:	4a1d      	ldr	r2, [pc, #116]	@ (800a008 <_free_r+0x90>)
 8009f92:	6813      	ldr	r3, [r2, #0]
 8009f94:	b933      	cbnz	r3, 8009fa4 <_free_r+0x2c>
 8009f96:	6063      	str	r3, [r4, #4]
 8009f98:	6014      	str	r4, [r2, #0]
 8009f9a:	4628      	mov	r0, r5
 8009f9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fa0:	f7fd bb3c 	b.w	800761c <__malloc_unlock>
 8009fa4:	42a3      	cmp	r3, r4
 8009fa6:	d908      	bls.n	8009fba <_free_r+0x42>
 8009fa8:	6820      	ldr	r0, [r4, #0]
 8009faa:	1821      	adds	r1, r4, r0
 8009fac:	428b      	cmp	r3, r1
 8009fae:	bf01      	itttt	eq
 8009fb0:	6819      	ldreq	r1, [r3, #0]
 8009fb2:	685b      	ldreq	r3, [r3, #4]
 8009fb4:	1809      	addeq	r1, r1, r0
 8009fb6:	6021      	streq	r1, [r4, #0]
 8009fb8:	e7ed      	b.n	8009f96 <_free_r+0x1e>
 8009fba:	461a      	mov	r2, r3
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	b10b      	cbz	r3, 8009fc4 <_free_r+0x4c>
 8009fc0:	42a3      	cmp	r3, r4
 8009fc2:	d9fa      	bls.n	8009fba <_free_r+0x42>
 8009fc4:	6811      	ldr	r1, [r2, #0]
 8009fc6:	1850      	adds	r0, r2, r1
 8009fc8:	42a0      	cmp	r0, r4
 8009fca:	d10b      	bne.n	8009fe4 <_free_r+0x6c>
 8009fcc:	6820      	ldr	r0, [r4, #0]
 8009fce:	4401      	add	r1, r0
 8009fd0:	1850      	adds	r0, r2, r1
 8009fd2:	4283      	cmp	r3, r0
 8009fd4:	6011      	str	r1, [r2, #0]
 8009fd6:	d1e0      	bne.n	8009f9a <_free_r+0x22>
 8009fd8:	6818      	ldr	r0, [r3, #0]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	6053      	str	r3, [r2, #4]
 8009fde:	4408      	add	r0, r1
 8009fe0:	6010      	str	r0, [r2, #0]
 8009fe2:	e7da      	b.n	8009f9a <_free_r+0x22>
 8009fe4:	d902      	bls.n	8009fec <_free_r+0x74>
 8009fe6:	230c      	movs	r3, #12
 8009fe8:	602b      	str	r3, [r5, #0]
 8009fea:	e7d6      	b.n	8009f9a <_free_r+0x22>
 8009fec:	6820      	ldr	r0, [r4, #0]
 8009fee:	1821      	adds	r1, r4, r0
 8009ff0:	428b      	cmp	r3, r1
 8009ff2:	bf04      	itt	eq
 8009ff4:	6819      	ldreq	r1, [r3, #0]
 8009ff6:	685b      	ldreq	r3, [r3, #4]
 8009ff8:	6063      	str	r3, [r4, #4]
 8009ffa:	bf04      	itt	eq
 8009ffc:	1809      	addeq	r1, r1, r0
 8009ffe:	6021      	streq	r1, [r4, #0]
 800a000:	6054      	str	r4, [r2, #4]
 800a002:	e7ca      	b.n	8009f9a <_free_r+0x22>
 800a004:	bd38      	pop	{r3, r4, r5, pc}
 800a006:	bf00      	nop
 800a008:	20000800 	.word	0x20000800

0800a00c <rshift>:
 800a00c:	6903      	ldr	r3, [r0, #16]
 800a00e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a012:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a016:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a01a:	f100 0414 	add.w	r4, r0, #20
 800a01e:	dd45      	ble.n	800a0ac <rshift+0xa0>
 800a020:	f011 011f 	ands.w	r1, r1, #31
 800a024:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a028:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a02c:	d10c      	bne.n	800a048 <rshift+0x3c>
 800a02e:	f100 0710 	add.w	r7, r0, #16
 800a032:	4629      	mov	r1, r5
 800a034:	42b1      	cmp	r1, r6
 800a036:	d334      	bcc.n	800a0a2 <rshift+0x96>
 800a038:	1a9b      	subs	r3, r3, r2
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	1eea      	subs	r2, r5, #3
 800a03e:	4296      	cmp	r6, r2
 800a040:	bf38      	it	cc
 800a042:	2300      	movcc	r3, #0
 800a044:	4423      	add	r3, r4
 800a046:	e015      	b.n	800a074 <rshift+0x68>
 800a048:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a04c:	f1c1 0820 	rsb	r8, r1, #32
 800a050:	40cf      	lsrs	r7, r1
 800a052:	f105 0e04 	add.w	lr, r5, #4
 800a056:	46a1      	mov	r9, r4
 800a058:	4576      	cmp	r6, lr
 800a05a:	46f4      	mov	ip, lr
 800a05c:	d815      	bhi.n	800a08a <rshift+0x7e>
 800a05e:	1a9a      	subs	r2, r3, r2
 800a060:	0092      	lsls	r2, r2, #2
 800a062:	3a04      	subs	r2, #4
 800a064:	3501      	adds	r5, #1
 800a066:	42ae      	cmp	r6, r5
 800a068:	bf38      	it	cc
 800a06a:	2200      	movcc	r2, #0
 800a06c:	18a3      	adds	r3, r4, r2
 800a06e:	50a7      	str	r7, [r4, r2]
 800a070:	b107      	cbz	r7, 800a074 <rshift+0x68>
 800a072:	3304      	adds	r3, #4
 800a074:	1b1a      	subs	r2, r3, r4
 800a076:	42a3      	cmp	r3, r4
 800a078:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a07c:	bf08      	it	eq
 800a07e:	2300      	moveq	r3, #0
 800a080:	6102      	str	r2, [r0, #16]
 800a082:	bf08      	it	eq
 800a084:	6143      	streq	r3, [r0, #20]
 800a086:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a08a:	f8dc c000 	ldr.w	ip, [ip]
 800a08e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a092:	ea4c 0707 	orr.w	r7, ip, r7
 800a096:	f849 7b04 	str.w	r7, [r9], #4
 800a09a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a09e:	40cf      	lsrs	r7, r1
 800a0a0:	e7da      	b.n	800a058 <rshift+0x4c>
 800a0a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a0a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a0aa:	e7c3      	b.n	800a034 <rshift+0x28>
 800a0ac:	4623      	mov	r3, r4
 800a0ae:	e7e1      	b.n	800a074 <rshift+0x68>

0800a0b0 <__hexdig_fun>:
 800a0b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a0b4:	2b09      	cmp	r3, #9
 800a0b6:	d802      	bhi.n	800a0be <__hexdig_fun+0xe>
 800a0b8:	3820      	subs	r0, #32
 800a0ba:	b2c0      	uxtb	r0, r0
 800a0bc:	4770      	bx	lr
 800a0be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a0c2:	2b05      	cmp	r3, #5
 800a0c4:	d801      	bhi.n	800a0ca <__hexdig_fun+0x1a>
 800a0c6:	3847      	subs	r0, #71	@ 0x47
 800a0c8:	e7f7      	b.n	800a0ba <__hexdig_fun+0xa>
 800a0ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a0ce:	2b05      	cmp	r3, #5
 800a0d0:	d801      	bhi.n	800a0d6 <__hexdig_fun+0x26>
 800a0d2:	3827      	subs	r0, #39	@ 0x27
 800a0d4:	e7f1      	b.n	800a0ba <__hexdig_fun+0xa>
 800a0d6:	2000      	movs	r0, #0
 800a0d8:	4770      	bx	lr
	...

0800a0dc <__gethex>:
 800a0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e0:	b085      	sub	sp, #20
 800a0e2:	468a      	mov	sl, r1
 800a0e4:	9302      	str	r3, [sp, #8]
 800a0e6:	680b      	ldr	r3, [r1, #0]
 800a0e8:	9001      	str	r0, [sp, #4]
 800a0ea:	4690      	mov	r8, r2
 800a0ec:	1c9c      	adds	r4, r3, #2
 800a0ee:	46a1      	mov	r9, r4
 800a0f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a0f4:	2830      	cmp	r0, #48	@ 0x30
 800a0f6:	d0fa      	beq.n	800a0ee <__gethex+0x12>
 800a0f8:	eba9 0303 	sub.w	r3, r9, r3
 800a0fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a100:	f7ff ffd6 	bl	800a0b0 <__hexdig_fun>
 800a104:	4605      	mov	r5, r0
 800a106:	2800      	cmp	r0, #0
 800a108:	d168      	bne.n	800a1dc <__gethex+0x100>
 800a10a:	49a0      	ldr	r1, [pc, #640]	@ (800a38c <__gethex+0x2b0>)
 800a10c:	2201      	movs	r2, #1
 800a10e:	4648      	mov	r0, r9
 800a110:	f7ff f82d 	bl	800916e <strncmp>
 800a114:	4607      	mov	r7, r0
 800a116:	2800      	cmp	r0, #0
 800a118:	d167      	bne.n	800a1ea <__gethex+0x10e>
 800a11a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a11e:	4626      	mov	r6, r4
 800a120:	f7ff ffc6 	bl	800a0b0 <__hexdig_fun>
 800a124:	2800      	cmp	r0, #0
 800a126:	d062      	beq.n	800a1ee <__gethex+0x112>
 800a128:	4623      	mov	r3, r4
 800a12a:	7818      	ldrb	r0, [r3, #0]
 800a12c:	2830      	cmp	r0, #48	@ 0x30
 800a12e:	4699      	mov	r9, r3
 800a130:	f103 0301 	add.w	r3, r3, #1
 800a134:	d0f9      	beq.n	800a12a <__gethex+0x4e>
 800a136:	f7ff ffbb 	bl	800a0b0 <__hexdig_fun>
 800a13a:	fab0 f580 	clz	r5, r0
 800a13e:	096d      	lsrs	r5, r5, #5
 800a140:	f04f 0b01 	mov.w	fp, #1
 800a144:	464a      	mov	r2, r9
 800a146:	4616      	mov	r6, r2
 800a148:	3201      	adds	r2, #1
 800a14a:	7830      	ldrb	r0, [r6, #0]
 800a14c:	f7ff ffb0 	bl	800a0b0 <__hexdig_fun>
 800a150:	2800      	cmp	r0, #0
 800a152:	d1f8      	bne.n	800a146 <__gethex+0x6a>
 800a154:	498d      	ldr	r1, [pc, #564]	@ (800a38c <__gethex+0x2b0>)
 800a156:	2201      	movs	r2, #1
 800a158:	4630      	mov	r0, r6
 800a15a:	f7ff f808 	bl	800916e <strncmp>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d13f      	bne.n	800a1e2 <__gethex+0x106>
 800a162:	b944      	cbnz	r4, 800a176 <__gethex+0x9a>
 800a164:	1c74      	adds	r4, r6, #1
 800a166:	4622      	mov	r2, r4
 800a168:	4616      	mov	r6, r2
 800a16a:	3201      	adds	r2, #1
 800a16c:	7830      	ldrb	r0, [r6, #0]
 800a16e:	f7ff ff9f 	bl	800a0b0 <__hexdig_fun>
 800a172:	2800      	cmp	r0, #0
 800a174:	d1f8      	bne.n	800a168 <__gethex+0x8c>
 800a176:	1ba4      	subs	r4, r4, r6
 800a178:	00a7      	lsls	r7, r4, #2
 800a17a:	7833      	ldrb	r3, [r6, #0]
 800a17c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a180:	2b50      	cmp	r3, #80	@ 0x50
 800a182:	d13e      	bne.n	800a202 <__gethex+0x126>
 800a184:	7873      	ldrb	r3, [r6, #1]
 800a186:	2b2b      	cmp	r3, #43	@ 0x2b
 800a188:	d033      	beq.n	800a1f2 <__gethex+0x116>
 800a18a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a18c:	d034      	beq.n	800a1f8 <__gethex+0x11c>
 800a18e:	1c71      	adds	r1, r6, #1
 800a190:	2400      	movs	r4, #0
 800a192:	7808      	ldrb	r0, [r1, #0]
 800a194:	f7ff ff8c 	bl	800a0b0 <__hexdig_fun>
 800a198:	1e43      	subs	r3, r0, #1
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b18      	cmp	r3, #24
 800a19e:	d830      	bhi.n	800a202 <__gethex+0x126>
 800a1a0:	f1a0 0210 	sub.w	r2, r0, #16
 800a1a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a1a8:	f7ff ff82 	bl	800a0b0 <__hexdig_fun>
 800a1ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800a1b0:	fa5f fc8c 	uxtb.w	ip, ip
 800a1b4:	f1bc 0f18 	cmp.w	ip, #24
 800a1b8:	f04f 030a 	mov.w	r3, #10
 800a1bc:	d91e      	bls.n	800a1fc <__gethex+0x120>
 800a1be:	b104      	cbz	r4, 800a1c2 <__gethex+0xe6>
 800a1c0:	4252      	negs	r2, r2
 800a1c2:	4417      	add	r7, r2
 800a1c4:	f8ca 1000 	str.w	r1, [sl]
 800a1c8:	b1ed      	cbz	r5, 800a206 <__gethex+0x12a>
 800a1ca:	f1bb 0f00 	cmp.w	fp, #0
 800a1ce:	bf0c      	ite	eq
 800a1d0:	2506      	moveq	r5, #6
 800a1d2:	2500      	movne	r5, #0
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	b005      	add	sp, #20
 800a1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1dc:	2500      	movs	r5, #0
 800a1de:	462c      	mov	r4, r5
 800a1e0:	e7b0      	b.n	800a144 <__gethex+0x68>
 800a1e2:	2c00      	cmp	r4, #0
 800a1e4:	d1c7      	bne.n	800a176 <__gethex+0x9a>
 800a1e6:	4627      	mov	r7, r4
 800a1e8:	e7c7      	b.n	800a17a <__gethex+0x9e>
 800a1ea:	464e      	mov	r6, r9
 800a1ec:	462f      	mov	r7, r5
 800a1ee:	2501      	movs	r5, #1
 800a1f0:	e7c3      	b.n	800a17a <__gethex+0x9e>
 800a1f2:	2400      	movs	r4, #0
 800a1f4:	1cb1      	adds	r1, r6, #2
 800a1f6:	e7cc      	b.n	800a192 <__gethex+0xb6>
 800a1f8:	2401      	movs	r4, #1
 800a1fa:	e7fb      	b.n	800a1f4 <__gethex+0x118>
 800a1fc:	fb03 0002 	mla	r0, r3, r2, r0
 800a200:	e7ce      	b.n	800a1a0 <__gethex+0xc4>
 800a202:	4631      	mov	r1, r6
 800a204:	e7de      	b.n	800a1c4 <__gethex+0xe8>
 800a206:	eba6 0309 	sub.w	r3, r6, r9
 800a20a:	3b01      	subs	r3, #1
 800a20c:	4629      	mov	r1, r5
 800a20e:	2b07      	cmp	r3, #7
 800a210:	dc0a      	bgt.n	800a228 <__gethex+0x14c>
 800a212:	9801      	ldr	r0, [sp, #4]
 800a214:	f000 fa46 	bl	800a6a4 <_Balloc>
 800a218:	4604      	mov	r4, r0
 800a21a:	b940      	cbnz	r0, 800a22e <__gethex+0x152>
 800a21c:	4b5c      	ldr	r3, [pc, #368]	@ (800a390 <__gethex+0x2b4>)
 800a21e:	4602      	mov	r2, r0
 800a220:	21e4      	movs	r1, #228	@ 0xe4
 800a222:	485c      	ldr	r0, [pc, #368]	@ (800a394 <__gethex+0x2b8>)
 800a224:	f001 f996 	bl	800b554 <__assert_func>
 800a228:	3101      	adds	r1, #1
 800a22a:	105b      	asrs	r3, r3, #1
 800a22c:	e7ef      	b.n	800a20e <__gethex+0x132>
 800a22e:	f100 0a14 	add.w	sl, r0, #20
 800a232:	2300      	movs	r3, #0
 800a234:	4655      	mov	r5, sl
 800a236:	469b      	mov	fp, r3
 800a238:	45b1      	cmp	r9, r6
 800a23a:	d337      	bcc.n	800a2ac <__gethex+0x1d0>
 800a23c:	f845 bb04 	str.w	fp, [r5], #4
 800a240:	eba5 050a 	sub.w	r5, r5, sl
 800a244:	10ad      	asrs	r5, r5, #2
 800a246:	6125      	str	r5, [r4, #16]
 800a248:	4658      	mov	r0, fp
 800a24a:	f000 fb1d 	bl	800a888 <__hi0bits>
 800a24e:	016d      	lsls	r5, r5, #5
 800a250:	f8d8 6000 	ldr.w	r6, [r8]
 800a254:	1a2d      	subs	r5, r5, r0
 800a256:	42b5      	cmp	r5, r6
 800a258:	dd54      	ble.n	800a304 <__gethex+0x228>
 800a25a:	1bad      	subs	r5, r5, r6
 800a25c:	4629      	mov	r1, r5
 800a25e:	4620      	mov	r0, r4
 800a260:	f000 feb1 	bl	800afc6 <__any_on>
 800a264:	4681      	mov	r9, r0
 800a266:	b178      	cbz	r0, 800a288 <__gethex+0x1ac>
 800a268:	1e6b      	subs	r3, r5, #1
 800a26a:	1159      	asrs	r1, r3, #5
 800a26c:	f003 021f 	and.w	r2, r3, #31
 800a270:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a274:	f04f 0901 	mov.w	r9, #1
 800a278:	fa09 f202 	lsl.w	r2, r9, r2
 800a27c:	420a      	tst	r2, r1
 800a27e:	d003      	beq.n	800a288 <__gethex+0x1ac>
 800a280:	454b      	cmp	r3, r9
 800a282:	dc36      	bgt.n	800a2f2 <__gethex+0x216>
 800a284:	f04f 0902 	mov.w	r9, #2
 800a288:	4629      	mov	r1, r5
 800a28a:	4620      	mov	r0, r4
 800a28c:	f7ff febe 	bl	800a00c <rshift>
 800a290:	442f      	add	r7, r5
 800a292:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a296:	42bb      	cmp	r3, r7
 800a298:	da42      	bge.n	800a320 <__gethex+0x244>
 800a29a:	9801      	ldr	r0, [sp, #4]
 800a29c:	4621      	mov	r1, r4
 800a29e:	f000 fa41 	bl	800a724 <_Bfree>
 800a2a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	6013      	str	r3, [r2, #0]
 800a2a8:	25a3      	movs	r5, #163	@ 0xa3
 800a2aa:	e793      	b.n	800a1d4 <__gethex+0xf8>
 800a2ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a2b0:	2a2e      	cmp	r2, #46	@ 0x2e
 800a2b2:	d012      	beq.n	800a2da <__gethex+0x1fe>
 800a2b4:	2b20      	cmp	r3, #32
 800a2b6:	d104      	bne.n	800a2c2 <__gethex+0x1e6>
 800a2b8:	f845 bb04 	str.w	fp, [r5], #4
 800a2bc:	f04f 0b00 	mov.w	fp, #0
 800a2c0:	465b      	mov	r3, fp
 800a2c2:	7830      	ldrb	r0, [r6, #0]
 800a2c4:	9303      	str	r3, [sp, #12]
 800a2c6:	f7ff fef3 	bl	800a0b0 <__hexdig_fun>
 800a2ca:	9b03      	ldr	r3, [sp, #12]
 800a2cc:	f000 000f 	and.w	r0, r0, #15
 800a2d0:	4098      	lsls	r0, r3
 800a2d2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a2d6:	3304      	adds	r3, #4
 800a2d8:	e7ae      	b.n	800a238 <__gethex+0x15c>
 800a2da:	45b1      	cmp	r9, r6
 800a2dc:	d8ea      	bhi.n	800a2b4 <__gethex+0x1d8>
 800a2de:	492b      	ldr	r1, [pc, #172]	@ (800a38c <__gethex+0x2b0>)
 800a2e0:	9303      	str	r3, [sp, #12]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	f7fe ff42 	bl	800916e <strncmp>
 800a2ea:	9b03      	ldr	r3, [sp, #12]
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	d1e1      	bne.n	800a2b4 <__gethex+0x1d8>
 800a2f0:	e7a2      	b.n	800a238 <__gethex+0x15c>
 800a2f2:	1ea9      	subs	r1, r5, #2
 800a2f4:	4620      	mov	r0, r4
 800a2f6:	f000 fe66 	bl	800afc6 <__any_on>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	d0c2      	beq.n	800a284 <__gethex+0x1a8>
 800a2fe:	f04f 0903 	mov.w	r9, #3
 800a302:	e7c1      	b.n	800a288 <__gethex+0x1ac>
 800a304:	da09      	bge.n	800a31a <__gethex+0x23e>
 800a306:	1b75      	subs	r5, r6, r5
 800a308:	4621      	mov	r1, r4
 800a30a:	9801      	ldr	r0, [sp, #4]
 800a30c:	462a      	mov	r2, r5
 800a30e:	f000 fc21 	bl	800ab54 <__lshift>
 800a312:	1b7f      	subs	r7, r7, r5
 800a314:	4604      	mov	r4, r0
 800a316:	f100 0a14 	add.w	sl, r0, #20
 800a31a:	f04f 0900 	mov.w	r9, #0
 800a31e:	e7b8      	b.n	800a292 <__gethex+0x1b6>
 800a320:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a324:	42bd      	cmp	r5, r7
 800a326:	dd6f      	ble.n	800a408 <__gethex+0x32c>
 800a328:	1bed      	subs	r5, r5, r7
 800a32a:	42ae      	cmp	r6, r5
 800a32c:	dc34      	bgt.n	800a398 <__gethex+0x2bc>
 800a32e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a332:	2b02      	cmp	r3, #2
 800a334:	d022      	beq.n	800a37c <__gethex+0x2a0>
 800a336:	2b03      	cmp	r3, #3
 800a338:	d024      	beq.n	800a384 <__gethex+0x2a8>
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d115      	bne.n	800a36a <__gethex+0x28e>
 800a33e:	42ae      	cmp	r6, r5
 800a340:	d113      	bne.n	800a36a <__gethex+0x28e>
 800a342:	2e01      	cmp	r6, #1
 800a344:	d10b      	bne.n	800a35e <__gethex+0x282>
 800a346:	9a02      	ldr	r2, [sp, #8]
 800a348:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a34c:	6013      	str	r3, [r2, #0]
 800a34e:	2301      	movs	r3, #1
 800a350:	6123      	str	r3, [r4, #16]
 800a352:	f8ca 3000 	str.w	r3, [sl]
 800a356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a358:	2562      	movs	r5, #98	@ 0x62
 800a35a:	601c      	str	r4, [r3, #0]
 800a35c:	e73a      	b.n	800a1d4 <__gethex+0xf8>
 800a35e:	1e71      	subs	r1, r6, #1
 800a360:	4620      	mov	r0, r4
 800a362:	f000 fe30 	bl	800afc6 <__any_on>
 800a366:	2800      	cmp	r0, #0
 800a368:	d1ed      	bne.n	800a346 <__gethex+0x26a>
 800a36a:	9801      	ldr	r0, [sp, #4]
 800a36c:	4621      	mov	r1, r4
 800a36e:	f000 f9d9 	bl	800a724 <_Bfree>
 800a372:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a374:	2300      	movs	r3, #0
 800a376:	6013      	str	r3, [r2, #0]
 800a378:	2550      	movs	r5, #80	@ 0x50
 800a37a:	e72b      	b.n	800a1d4 <__gethex+0xf8>
 800a37c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1f3      	bne.n	800a36a <__gethex+0x28e>
 800a382:	e7e0      	b.n	800a346 <__gethex+0x26a>
 800a384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a386:	2b00      	cmp	r3, #0
 800a388:	d1dd      	bne.n	800a346 <__gethex+0x26a>
 800a38a:	e7ee      	b.n	800a36a <__gethex+0x28e>
 800a38c:	0800bc98 	.word	0x0800bc98
 800a390:	0800bdad 	.word	0x0800bdad
 800a394:	0800bdbe 	.word	0x0800bdbe
 800a398:	1e6f      	subs	r7, r5, #1
 800a39a:	f1b9 0f00 	cmp.w	r9, #0
 800a39e:	d130      	bne.n	800a402 <__gethex+0x326>
 800a3a0:	b127      	cbz	r7, 800a3ac <__gethex+0x2d0>
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	f000 fe0e 	bl	800afc6 <__any_on>
 800a3aa:	4681      	mov	r9, r0
 800a3ac:	117a      	asrs	r2, r7, #5
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a3b4:	f007 071f 	and.w	r7, r7, #31
 800a3b8:	40bb      	lsls	r3, r7
 800a3ba:	4213      	tst	r3, r2
 800a3bc:	4629      	mov	r1, r5
 800a3be:	4620      	mov	r0, r4
 800a3c0:	bf18      	it	ne
 800a3c2:	f049 0902 	orrne.w	r9, r9, #2
 800a3c6:	f7ff fe21 	bl	800a00c <rshift>
 800a3ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a3ce:	1b76      	subs	r6, r6, r5
 800a3d0:	2502      	movs	r5, #2
 800a3d2:	f1b9 0f00 	cmp.w	r9, #0
 800a3d6:	d047      	beq.n	800a468 <__gethex+0x38c>
 800a3d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d015      	beq.n	800a40c <__gethex+0x330>
 800a3e0:	2b03      	cmp	r3, #3
 800a3e2:	d017      	beq.n	800a414 <__gethex+0x338>
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d109      	bne.n	800a3fc <__gethex+0x320>
 800a3e8:	f019 0f02 	tst.w	r9, #2
 800a3ec:	d006      	beq.n	800a3fc <__gethex+0x320>
 800a3ee:	f8da 3000 	ldr.w	r3, [sl]
 800a3f2:	ea49 0903 	orr.w	r9, r9, r3
 800a3f6:	f019 0f01 	tst.w	r9, #1
 800a3fa:	d10e      	bne.n	800a41a <__gethex+0x33e>
 800a3fc:	f045 0510 	orr.w	r5, r5, #16
 800a400:	e032      	b.n	800a468 <__gethex+0x38c>
 800a402:	f04f 0901 	mov.w	r9, #1
 800a406:	e7d1      	b.n	800a3ac <__gethex+0x2d0>
 800a408:	2501      	movs	r5, #1
 800a40a:	e7e2      	b.n	800a3d2 <__gethex+0x2f6>
 800a40c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a40e:	f1c3 0301 	rsb	r3, r3, #1
 800a412:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a416:	2b00      	cmp	r3, #0
 800a418:	d0f0      	beq.n	800a3fc <__gethex+0x320>
 800a41a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a41e:	f104 0314 	add.w	r3, r4, #20
 800a422:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a426:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a42a:	f04f 0c00 	mov.w	ip, #0
 800a42e:	4618      	mov	r0, r3
 800a430:	f853 2b04 	ldr.w	r2, [r3], #4
 800a434:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a438:	d01b      	beq.n	800a472 <__gethex+0x396>
 800a43a:	3201      	adds	r2, #1
 800a43c:	6002      	str	r2, [r0, #0]
 800a43e:	2d02      	cmp	r5, #2
 800a440:	f104 0314 	add.w	r3, r4, #20
 800a444:	d13c      	bne.n	800a4c0 <__gethex+0x3e4>
 800a446:	f8d8 2000 	ldr.w	r2, [r8]
 800a44a:	3a01      	subs	r2, #1
 800a44c:	42b2      	cmp	r2, r6
 800a44e:	d109      	bne.n	800a464 <__gethex+0x388>
 800a450:	1171      	asrs	r1, r6, #5
 800a452:	2201      	movs	r2, #1
 800a454:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a458:	f006 061f 	and.w	r6, r6, #31
 800a45c:	fa02 f606 	lsl.w	r6, r2, r6
 800a460:	421e      	tst	r6, r3
 800a462:	d13a      	bne.n	800a4da <__gethex+0x3fe>
 800a464:	f045 0520 	orr.w	r5, r5, #32
 800a468:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a46a:	601c      	str	r4, [r3, #0]
 800a46c:	9b02      	ldr	r3, [sp, #8]
 800a46e:	601f      	str	r7, [r3, #0]
 800a470:	e6b0      	b.n	800a1d4 <__gethex+0xf8>
 800a472:	4299      	cmp	r1, r3
 800a474:	f843 cc04 	str.w	ip, [r3, #-4]
 800a478:	d8d9      	bhi.n	800a42e <__gethex+0x352>
 800a47a:	68a3      	ldr	r3, [r4, #8]
 800a47c:	459b      	cmp	fp, r3
 800a47e:	db17      	blt.n	800a4b0 <__gethex+0x3d4>
 800a480:	6861      	ldr	r1, [r4, #4]
 800a482:	9801      	ldr	r0, [sp, #4]
 800a484:	3101      	adds	r1, #1
 800a486:	f000 f90d 	bl	800a6a4 <_Balloc>
 800a48a:	4681      	mov	r9, r0
 800a48c:	b918      	cbnz	r0, 800a496 <__gethex+0x3ba>
 800a48e:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f8 <__gethex+0x41c>)
 800a490:	4602      	mov	r2, r0
 800a492:	2184      	movs	r1, #132	@ 0x84
 800a494:	e6c5      	b.n	800a222 <__gethex+0x146>
 800a496:	6922      	ldr	r2, [r4, #16]
 800a498:	3202      	adds	r2, #2
 800a49a:	f104 010c 	add.w	r1, r4, #12
 800a49e:	0092      	lsls	r2, r2, #2
 800a4a0:	300c      	adds	r0, #12
 800a4a2:	f7fe fefe 	bl	80092a2 <memcpy>
 800a4a6:	4621      	mov	r1, r4
 800a4a8:	9801      	ldr	r0, [sp, #4]
 800a4aa:	f000 f93b 	bl	800a724 <_Bfree>
 800a4ae:	464c      	mov	r4, r9
 800a4b0:	6923      	ldr	r3, [r4, #16]
 800a4b2:	1c5a      	adds	r2, r3, #1
 800a4b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a4b8:	6122      	str	r2, [r4, #16]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	615a      	str	r2, [r3, #20]
 800a4be:	e7be      	b.n	800a43e <__gethex+0x362>
 800a4c0:	6922      	ldr	r2, [r4, #16]
 800a4c2:	455a      	cmp	r2, fp
 800a4c4:	dd0b      	ble.n	800a4de <__gethex+0x402>
 800a4c6:	2101      	movs	r1, #1
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f7ff fd9f 	bl	800a00c <rshift>
 800a4ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4d2:	3701      	adds	r7, #1
 800a4d4:	42bb      	cmp	r3, r7
 800a4d6:	f6ff aee0 	blt.w	800a29a <__gethex+0x1be>
 800a4da:	2501      	movs	r5, #1
 800a4dc:	e7c2      	b.n	800a464 <__gethex+0x388>
 800a4de:	f016 061f 	ands.w	r6, r6, #31
 800a4e2:	d0fa      	beq.n	800a4da <__gethex+0x3fe>
 800a4e4:	4453      	add	r3, sl
 800a4e6:	f1c6 0620 	rsb	r6, r6, #32
 800a4ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a4ee:	f000 f9cb 	bl	800a888 <__hi0bits>
 800a4f2:	42b0      	cmp	r0, r6
 800a4f4:	dbe7      	blt.n	800a4c6 <__gethex+0x3ea>
 800a4f6:	e7f0      	b.n	800a4da <__gethex+0x3fe>
 800a4f8:	0800bdad 	.word	0x0800bdad

0800a4fc <L_shift>:
 800a4fc:	f1c2 0208 	rsb	r2, r2, #8
 800a500:	0092      	lsls	r2, r2, #2
 800a502:	b570      	push	{r4, r5, r6, lr}
 800a504:	f1c2 0620 	rsb	r6, r2, #32
 800a508:	6843      	ldr	r3, [r0, #4]
 800a50a:	6804      	ldr	r4, [r0, #0]
 800a50c:	fa03 f506 	lsl.w	r5, r3, r6
 800a510:	432c      	orrs	r4, r5
 800a512:	40d3      	lsrs	r3, r2
 800a514:	6004      	str	r4, [r0, #0]
 800a516:	f840 3f04 	str.w	r3, [r0, #4]!
 800a51a:	4288      	cmp	r0, r1
 800a51c:	d3f4      	bcc.n	800a508 <L_shift+0xc>
 800a51e:	bd70      	pop	{r4, r5, r6, pc}

0800a520 <__match>:
 800a520:	b530      	push	{r4, r5, lr}
 800a522:	6803      	ldr	r3, [r0, #0]
 800a524:	3301      	adds	r3, #1
 800a526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a52a:	b914      	cbnz	r4, 800a532 <__match+0x12>
 800a52c:	6003      	str	r3, [r0, #0]
 800a52e:	2001      	movs	r0, #1
 800a530:	bd30      	pop	{r4, r5, pc}
 800a532:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a536:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a53a:	2d19      	cmp	r5, #25
 800a53c:	bf98      	it	ls
 800a53e:	3220      	addls	r2, #32
 800a540:	42a2      	cmp	r2, r4
 800a542:	d0f0      	beq.n	800a526 <__match+0x6>
 800a544:	2000      	movs	r0, #0
 800a546:	e7f3      	b.n	800a530 <__match+0x10>

0800a548 <__hexnan>:
 800a548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a54c:	680b      	ldr	r3, [r1, #0]
 800a54e:	6801      	ldr	r1, [r0, #0]
 800a550:	115e      	asrs	r6, r3, #5
 800a552:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a556:	f013 031f 	ands.w	r3, r3, #31
 800a55a:	b087      	sub	sp, #28
 800a55c:	bf18      	it	ne
 800a55e:	3604      	addne	r6, #4
 800a560:	2500      	movs	r5, #0
 800a562:	1f37      	subs	r7, r6, #4
 800a564:	4682      	mov	sl, r0
 800a566:	4690      	mov	r8, r2
 800a568:	9301      	str	r3, [sp, #4]
 800a56a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a56e:	46b9      	mov	r9, r7
 800a570:	463c      	mov	r4, r7
 800a572:	9502      	str	r5, [sp, #8]
 800a574:	46ab      	mov	fp, r5
 800a576:	784a      	ldrb	r2, [r1, #1]
 800a578:	1c4b      	adds	r3, r1, #1
 800a57a:	9303      	str	r3, [sp, #12]
 800a57c:	b342      	cbz	r2, 800a5d0 <__hexnan+0x88>
 800a57e:	4610      	mov	r0, r2
 800a580:	9105      	str	r1, [sp, #20]
 800a582:	9204      	str	r2, [sp, #16]
 800a584:	f7ff fd94 	bl	800a0b0 <__hexdig_fun>
 800a588:	2800      	cmp	r0, #0
 800a58a:	d151      	bne.n	800a630 <__hexnan+0xe8>
 800a58c:	9a04      	ldr	r2, [sp, #16]
 800a58e:	9905      	ldr	r1, [sp, #20]
 800a590:	2a20      	cmp	r2, #32
 800a592:	d818      	bhi.n	800a5c6 <__hexnan+0x7e>
 800a594:	9b02      	ldr	r3, [sp, #8]
 800a596:	459b      	cmp	fp, r3
 800a598:	dd13      	ble.n	800a5c2 <__hexnan+0x7a>
 800a59a:	454c      	cmp	r4, r9
 800a59c:	d206      	bcs.n	800a5ac <__hexnan+0x64>
 800a59e:	2d07      	cmp	r5, #7
 800a5a0:	dc04      	bgt.n	800a5ac <__hexnan+0x64>
 800a5a2:	462a      	mov	r2, r5
 800a5a4:	4649      	mov	r1, r9
 800a5a6:	4620      	mov	r0, r4
 800a5a8:	f7ff ffa8 	bl	800a4fc <L_shift>
 800a5ac:	4544      	cmp	r4, r8
 800a5ae:	d952      	bls.n	800a656 <__hexnan+0x10e>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	f1a4 0904 	sub.w	r9, r4, #4
 800a5b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5ba:	f8cd b008 	str.w	fp, [sp, #8]
 800a5be:	464c      	mov	r4, r9
 800a5c0:	461d      	mov	r5, r3
 800a5c2:	9903      	ldr	r1, [sp, #12]
 800a5c4:	e7d7      	b.n	800a576 <__hexnan+0x2e>
 800a5c6:	2a29      	cmp	r2, #41	@ 0x29
 800a5c8:	d157      	bne.n	800a67a <__hexnan+0x132>
 800a5ca:	3102      	adds	r1, #2
 800a5cc:	f8ca 1000 	str.w	r1, [sl]
 800a5d0:	f1bb 0f00 	cmp.w	fp, #0
 800a5d4:	d051      	beq.n	800a67a <__hexnan+0x132>
 800a5d6:	454c      	cmp	r4, r9
 800a5d8:	d206      	bcs.n	800a5e8 <__hexnan+0xa0>
 800a5da:	2d07      	cmp	r5, #7
 800a5dc:	dc04      	bgt.n	800a5e8 <__hexnan+0xa0>
 800a5de:	462a      	mov	r2, r5
 800a5e0:	4649      	mov	r1, r9
 800a5e2:	4620      	mov	r0, r4
 800a5e4:	f7ff ff8a 	bl	800a4fc <L_shift>
 800a5e8:	4544      	cmp	r4, r8
 800a5ea:	d936      	bls.n	800a65a <__hexnan+0x112>
 800a5ec:	f1a8 0204 	sub.w	r2, r8, #4
 800a5f0:	4623      	mov	r3, r4
 800a5f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5fa:	429f      	cmp	r7, r3
 800a5fc:	d2f9      	bcs.n	800a5f2 <__hexnan+0xaa>
 800a5fe:	1b3b      	subs	r3, r7, r4
 800a600:	f023 0303 	bic.w	r3, r3, #3
 800a604:	3304      	adds	r3, #4
 800a606:	3401      	adds	r4, #1
 800a608:	3e03      	subs	r6, #3
 800a60a:	42b4      	cmp	r4, r6
 800a60c:	bf88      	it	hi
 800a60e:	2304      	movhi	r3, #4
 800a610:	4443      	add	r3, r8
 800a612:	2200      	movs	r2, #0
 800a614:	f843 2b04 	str.w	r2, [r3], #4
 800a618:	429f      	cmp	r7, r3
 800a61a:	d2fb      	bcs.n	800a614 <__hexnan+0xcc>
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	b91b      	cbnz	r3, 800a628 <__hexnan+0xe0>
 800a620:	4547      	cmp	r7, r8
 800a622:	d128      	bne.n	800a676 <__hexnan+0x12e>
 800a624:	2301      	movs	r3, #1
 800a626:	603b      	str	r3, [r7, #0]
 800a628:	2005      	movs	r0, #5
 800a62a:	b007      	add	sp, #28
 800a62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a630:	3501      	adds	r5, #1
 800a632:	2d08      	cmp	r5, #8
 800a634:	f10b 0b01 	add.w	fp, fp, #1
 800a638:	dd06      	ble.n	800a648 <__hexnan+0x100>
 800a63a:	4544      	cmp	r4, r8
 800a63c:	d9c1      	bls.n	800a5c2 <__hexnan+0x7a>
 800a63e:	2300      	movs	r3, #0
 800a640:	f844 3c04 	str.w	r3, [r4, #-4]
 800a644:	2501      	movs	r5, #1
 800a646:	3c04      	subs	r4, #4
 800a648:	6822      	ldr	r2, [r4, #0]
 800a64a:	f000 000f 	and.w	r0, r0, #15
 800a64e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a652:	6020      	str	r0, [r4, #0]
 800a654:	e7b5      	b.n	800a5c2 <__hexnan+0x7a>
 800a656:	2508      	movs	r5, #8
 800a658:	e7b3      	b.n	800a5c2 <__hexnan+0x7a>
 800a65a:	9b01      	ldr	r3, [sp, #4]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d0dd      	beq.n	800a61c <__hexnan+0xd4>
 800a660:	f1c3 0320 	rsb	r3, r3, #32
 800a664:	f04f 32ff 	mov.w	r2, #4294967295
 800a668:	40da      	lsrs	r2, r3
 800a66a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a66e:	4013      	ands	r3, r2
 800a670:	f846 3c04 	str.w	r3, [r6, #-4]
 800a674:	e7d2      	b.n	800a61c <__hexnan+0xd4>
 800a676:	3f04      	subs	r7, #4
 800a678:	e7d0      	b.n	800a61c <__hexnan+0xd4>
 800a67a:	2004      	movs	r0, #4
 800a67c:	e7d5      	b.n	800a62a <__hexnan+0xe2>

0800a67e <__ascii_mbtowc>:
 800a67e:	b082      	sub	sp, #8
 800a680:	b901      	cbnz	r1, 800a684 <__ascii_mbtowc+0x6>
 800a682:	a901      	add	r1, sp, #4
 800a684:	b142      	cbz	r2, 800a698 <__ascii_mbtowc+0x1a>
 800a686:	b14b      	cbz	r3, 800a69c <__ascii_mbtowc+0x1e>
 800a688:	7813      	ldrb	r3, [r2, #0]
 800a68a:	600b      	str	r3, [r1, #0]
 800a68c:	7812      	ldrb	r2, [r2, #0]
 800a68e:	1e10      	subs	r0, r2, #0
 800a690:	bf18      	it	ne
 800a692:	2001      	movne	r0, #1
 800a694:	b002      	add	sp, #8
 800a696:	4770      	bx	lr
 800a698:	4610      	mov	r0, r2
 800a69a:	e7fb      	b.n	800a694 <__ascii_mbtowc+0x16>
 800a69c:	f06f 0001 	mvn.w	r0, #1
 800a6a0:	e7f8      	b.n	800a694 <__ascii_mbtowc+0x16>
	...

0800a6a4 <_Balloc>:
 800a6a4:	b570      	push	{r4, r5, r6, lr}
 800a6a6:	69c6      	ldr	r6, [r0, #28]
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	460d      	mov	r5, r1
 800a6ac:	b976      	cbnz	r6, 800a6cc <_Balloc+0x28>
 800a6ae:	2010      	movs	r0, #16
 800a6b0:	f7fc ff04 	bl	80074bc <malloc>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	61e0      	str	r0, [r4, #28]
 800a6b8:	b920      	cbnz	r0, 800a6c4 <_Balloc+0x20>
 800a6ba:	4b18      	ldr	r3, [pc, #96]	@ (800a71c <_Balloc+0x78>)
 800a6bc:	4818      	ldr	r0, [pc, #96]	@ (800a720 <_Balloc+0x7c>)
 800a6be:	216b      	movs	r1, #107	@ 0x6b
 800a6c0:	f000 ff48 	bl	800b554 <__assert_func>
 800a6c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6c8:	6006      	str	r6, [r0, #0]
 800a6ca:	60c6      	str	r6, [r0, #12]
 800a6cc:	69e6      	ldr	r6, [r4, #28]
 800a6ce:	68f3      	ldr	r3, [r6, #12]
 800a6d0:	b183      	cbz	r3, 800a6f4 <_Balloc+0x50>
 800a6d2:	69e3      	ldr	r3, [r4, #28]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6da:	b9b8      	cbnz	r0, 800a70c <_Balloc+0x68>
 800a6dc:	2101      	movs	r1, #1
 800a6de:	fa01 f605 	lsl.w	r6, r1, r5
 800a6e2:	1d72      	adds	r2, r6, #5
 800a6e4:	0092      	lsls	r2, r2, #2
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	f000 ff52 	bl	800b590 <_calloc_r>
 800a6ec:	b160      	cbz	r0, 800a708 <_Balloc+0x64>
 800a6ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6f2:	e00e      	b.n	800a712 <_Balloc+0x6e>
 800a6f4:	2221      	movs	r2, #33	@ 0x21
 800a6f6:	2104      	movs	r1, #4
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f000 ff49 	bl	800b590 <_calloc_r>
 800a6fe:	69e3      	ldr	r3, [r4, #28]
 800a700:	60f0      	str	r0, [r6, #12]
 800a702:	68db      	ldr	r3, [r3, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1e4      	bne.n	800a6d2 <_Balloc+0x2e>
 800a708:	2000      	movs	r0, #0
 800a70a:	bd70      	pop	{r4, r5, r6, pc}
 800a70c:	6802      	ldr	r2, [r0, #0]
 800a70e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a712:	2300      	movs	r3, #0
 800a714:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a718:	e7f7      	b.n	800a70a <_Balloc+0x66>
 800a71a:	bf00      	nop
 800a71c:	0800bd3e 	.word	0x0800bd3e
 800a720:	0800be1e 	.word	0x0800be1e

0800a724 <_Bfree>:
 800a724:	b570      	push	{r4, r5, r6, lr}
 800a726:	69c6      	ldr	r6, [r0, #28]
 800a728:	4605      	mov	r5, r0
 800a72a:	460c      	mov	r4, r1
 800a72c:	b976      	cbnz	r6, 800a74c <_Bfree+0x28>
 800a72e:	2010      	movs	r0, #16
 800a730:	f7fc fec4 	bl	80074bc <malloc>
 800a734:	4602      	mov	r2, r0
 800a736:	61e8      	str	r0, [r5, #28]
 800a738:	b920      	cbnz	r0, 800a744 <_Bfree+0x20>
 800a73a:	4b09      	ldr	r3, [pc, #36]	@ (800a760 <_Bfree+0x3c>)
 800a73c:	4809      	ldr	r0, [pc, #36]	@ (800a764 <_Bfree+0x40>)
 800a73e:	218f      	movs	r1, #143	@ 0x8f
 800a740:	f000 ff08 	bl	800b554 <__assert_func>
 800a744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a748:	6006      	str	r6, [r0, #0]
 800a74a:	60c6      	str	r6, [r0, #12]
 800a74c:	b13c      	cbz	r4, 800a75e <_Bfree+0x3a>
 800a74e:	69eb      	ldr	r3, [r5, #28]
 800a750:	6862      	ldr	r2, [r4, #4]
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a758:	6021      	str	r1, [r4, #0]
 800a75a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a75e:	bd70      	pop	{r4, r5, r6, pc}
 800a760:	0800bd3e 	.word	0x0800bd3e
 800a764:	0800be1e 	.word	0x0800be1e

0800a768 <__multadd>:
 800a768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a76c:	690d      	ldr	r5, [r1, #16]
 800a76e:	4607      	mov	r7, r0
 800a770:	460c      	mov	r4, r1
 800a772:	461e      	mov	r6, r3
 800a774:	f101 0c14 	add.w	ip, r1, #20
 800a778:	2000      	movs	r0, #0
 800a77a:	f8dc 3000 	ldr.w	r3, [ip]
 800a77e:	b299      	uxth	r1, r3
 800a780:	fb02 6101 	mla	r1, r2, r1, r6
 800a784:	0c1e      	lsrs	r6, r3, #16
 800a786:	0c0b      	lsrs	r3, r1, #16
 800a788:	fb02 3306 	mla	r3, r2, r6, r3
 800a78c:	b289      	uxth	r1, r1
 800a78e:	3001      	adds	r0, #1
 800a790:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a794:	4285      	cmp	r5, r0
 800a796:	f84c 1b04 	str.w	r1, [ip], #4
 800a79a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a79e:	dcec      	bgt.n	800a77a <__multadd+0x12>
 800a7a0:	b30e      	cbz	r6, 800a7e6 <__multadd+0x7e>
 800a7a2:	68a3      	ldr	r3, [r4, #8]
 800a7a4:	42ab      	cmp	r3, r5
 800a7a6:	dc19      	bgt.n	800a7dc <__multadd+0x74>
 800a7a8:	6861      	ldr	r1, [r4, #4]
 800a7aa:	4638      	mov	r0, r7
 800a7ac:	3101      	adds	r1, #1
 800a7ae:	f7ff ff79 	bl	800a6a4 <_Balloc>
 800a7b2:	4680      	mov	r8, r0
 800a7b4:	b928      	cbnz	r0, 800a7c2 <__multadd+0x5a>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a7ec <__multadd+0x84>)
 800a7ba:	480d      	ldr	r0, [pc, #52]	@ (800a7f0 <__multadd+0x88>)
 800a7bc:	21ba      	movs	r1, #186	@ 0xba
 800a7be:	f000 fec9 	bl	800b554 <__assert_func>
 800a7c2:	6922      	ldr	r2, [r4, #16]
 800a7c4:	3202      	adds	r2, #2
 800a7c6:	f104 010c 	add.w	r1, r4, #12
 800a7ca:	0092      	lsls	r2, r2, #2
 800a7cc:	300c      	adds	r0, #12
 800a7ce:	f7fe fd68 	bl	80092a2 <memcpy>
 800a7d2:	4621      	mov	r1, r4
 800a7d4:	4638      	mov	r0, r7
 800a7d6:	f7ff ffa5 	bl	800a724 <_Bfree>
 800a7da:	4644      	mov	r4, r8
 800a7dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7e0:	3501      	adds	r5, #1
 800a7e2:	615e      	str	r6, [r3, #20]
 800a7e4:	6125      	str	r5, [r4, #16]
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7ec:	0800bdad 	.word	0x0800bdad
 800a7f0:	0800be1e 	.word	0x0800be1e

0800a7f4 <__s2b>:
 800a7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7f8:	460c      	mov	r4, r1
 800a7fa:	4615      	mov	r5, r2
 800a7fc:	461f      	mov	r7, r3
 800a7fe:	2209      	movs	r2, #9
 800a800:	3308      	adds	r3, #8
 800a802:	4606      	mov	r6, r0
 800a804:	fb93 f3f2 	sdiv	r3, r3, r2
 800a808:	2100      	movs	r1, #0
 800a80a:	2201      	movs	r2, #1
 800a80c:	429a      	cmp	r2, r3
 800a80e:	db09      	blt.n	800a824 <__s2b+0x30>
 800a810:	4630      	mov	r0, r6
 800a812:	f7ff ff47 	bl	800a6a4 <_Balloc>
 800a816:	b940      	cbnz	r0, 800a82a <__s2b+0x36>
 800a818:	4602      	mov	r2, r0
 800a81a:	4b19      	ldr	r3, [pc, #100]	@ (800a880 <__s2b+0x8c>)
 800a81c:	4819      	ldr	r0, [pc, #100]	@ (800a884 <__s2b+0x90>)
 800a81e:	21d3      	movs	r1, #211	@ 0xd3
 800a820:	f000 fe98 	bl	800b554 <__assert_func>
 800a824:	0052      	lsls	r2, r2, #1
 800a826:	3101      	adds	r1, #1
 800a828:	e7f0      	b.n	800a80c <__s2b+0x18>
 800a82a:	9b08      	ldr	r3, [sp, #32]
 800a82c:	6143      	str	r3, [r0, #20]
 800a82e:	2d09      	cmp	r5, #9
 800a830:	f04f 0301 	mov.w	r3, #1
 800a834:	6103      	str	r3, [r0, #16]
 800a836:	dd16      	ble.n	800a866 <__s2b+0x72>
 800a838:	f104 0909 	add.w	r9, r4, #9
 800a83c:	46c8      	mov	r8, r9
 800a83e:	442c      	add	r4, r5
 800a840:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a844:	4601      	mov	r1, r0
 800a846:	3b30      	subs	r3, #48	@ 0x30
 800a848:	220a      	movs	r2, #10
 800a84a:	4630      	mov	r0, r6
 800a84c:	f7ff ff8c 	bl	800a768 <__multadd>
 800a850:	45a0      	cmp	r8, r4
 800a852:	d1f5      	bne.n	800a840 <__s2b+0x4c>
 800a854:	f1a5 0408 	sub.w	r4, r5, #8
 800a858:	444c      	add	r4, r9
 800a85a:	1b2d      	subs	r5, r5, r4
 800a85c:	1963      	adds	r3, r4, r5
 800a85e:	42bb      	cmp	r3, r7
 800a860:	db04      	blt.n	800a86c <__s2b+0x78>
 800a862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a866:	340a      	adds	r4, #10
 800a868:	2509      	movs	r5, #9
 800a86a:	e7f6      	b.n	800a85a <__s2b+0x66>
 800a86c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a870:	4601      	mov	r1, r0
 800a872:	3b30      	subs	r3, #48	@ 0x30
 800a874:	220a      	movs	r2, #10
 800a876:	4630      	mov	r0, r6
 800a878:	f7ff ff76 	bl	800a768 <__multadd>
 800a87c:	e7ee      	b.n	800a85c <__s2b+0x68>
 800a87e:	bf00      	nop
 800a880:	0800bdad 	.word	0x0800bdad
 800a884:	0800be1e 	.word	0x0800be1e

0800a888 <__hi0bits>:
 800a888:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a88c:	4603      	mov	r3, r0
 800a88e:	bf36      	itet	cc
 800a890:	0403      	lslcc	r3, r0, #16
 800a892:	2000      	movcs	r0, #0
 800a894:	2010      	movcc	r0, #16
 800a896:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a89a:	bf3c      	itt	cc
 800a89c:	021b      	lslcc	r3, r3, #8
 800a89e:	3008      	addcc	r0, #8
 800a8a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8a4:	bf3c      	itt	cc
 800a8a6:	011b      	lslcc	r3, r3, #4
 800a8a8:	3004      	addcc	r0, #4
 800a8aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8ae:	bf3c      	itt	cc
 800a8b0:	009b      	lslcc	r3, r3, #2
 800a8b2:	3002      	addcc	r0, #2
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	db05      	blt.n	800a8c4 <__hi0bits+0x3c>
 800a8b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a8bc:	f100 0001 	add.w	r0, r0, #1
 800a8c0:	bf08      	it	eq
 800a8c2:	2020      	moveq	r0, #32
 800a8c4:	4770      	bx	lr

0800a8c6 <__lo0bits>:
 800a8c6:	6803      	ldr	r3, [r0, #0]
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	f013 0007 	ands.w	r0, r3, #7
 800a8ce:	d00b      	beq.n	800a8e8 <__lo0bits+0x22>
 800a8d0:	07d9      	lsls	r1, r3, #31
 800a8d2:	d421      	bmi.n	800a918 <__lo0bits+0x52>
 800a8d4:	0798      	lsls	r0, r3, #30
 800a8d6:	bf49      	itett	mi
 800a8d8:	085b      	lsrmi	r3, r3, #1
 800a8da:	089b      	lsrpl	r3, r3, #2
 800a8dc:	2001      	movmi	r0, #1
 800a8de:	6013      	strmi	r3, [r2, #0]
 800a8e0:	bf5c      	itt	pl
 800a8e2:	6013      	strpl	r3, [r2, #0]
 800a8e4:	2002      	movpl	r0, #2
 800a8e6:	4770      	bx	lr
 800a8e8:	b299      	uxth	r1, r3
 800a8ea:	b909      	cbnz	r1, 800a8f0 <__lo0bits+0x2a>
 800a8ec:	0c1b      	lsrs	r3, r3, #16
 800a8ee:	2010      	movs	r0, #16
 800a8f0:	b2d9      	uxtb	r1, r3
 800a8f2:	b909      	cbnz	r1, 800a8f8 <__lo0bits+0x32>
 800a8f4:	3008      	adds	r0, #8
 800a8f6:	0a1b      	lsrs	r3, r3, #8
 800a8f8:	0719      	lsls	r1, r3, #28
 800a8fa:	bf04      	itt	eq
 800a8fc:	091b      	lsreq	r3, r3, #4
 800a8fe:	3004      	addeq	r0, #4
 800a900:	0799      	lsls	r1, r3, #30
 800a902:	bf04      	itt	eq
 800a904:	089b      	lsreq	r3, r3, #2
 800a906:	3002      	addeq	r0, #2
 800a908:	07d9      	lsls	r1, r3, #31
 800a90a:	d403      	bmi.n	800a914 <__lo0bits+0x4e>
 800a90c:	085b      	lsrs	r3, r3, #1
 800a90e:	f100 0001 	add.w	r0, r0, #1
 800a912:	d003      	beq.n	800a91c <__lo0bits+0x56>
 800a914:	6013      	str	r3, [r2, #0]
 800a916:	4770      	bx	lr
 800a918:	2000      	movs	r0, #0
 800a91a:	4770      	bx	lr
 800a91c:	2020      	movs	r0, #32
 800a91e:	4770      	bx	lr

0800a920 <__i2b>:
 800a920:	b510      	push	{r4, lr}
 800a922:	460c      	mov	r4, r1
 800a924:	2101      	movs	r1, #1
 800a926:	f7ff febd 	bl	800a6a4 <_Balloc>
 800a92a:	4602      	mov	r2, r0
 800a92c:	b928      	cbnz	r0, 800a93a <__i2b+0x1a>
 800a92e:	4b05      	ldr	r3, [pc, #20]	@ (800a944 <__i2b+0x24>)
 800a930:	4805      	ldr	r0, [pc, #20]	@ (800a948 <__i2b+0x28>)
 800a932:	f240 1145 	movw	r1, #325	@ 0x145
 800a936:	f000 fe0d 	bl	800b554 <__assert_func>
 800a93a:	2301      	movs	r3, #1
 800a93c:	6144      	str	r4, [r0, #20]
 800a93e:	6103      	str	r3, [r0, #16]
 800a940:	bd10      	pop	{r4, pc}
 800a942:	bf00      	nop
 800a944:	0800bdad 	.word	0x0800bdad
 800a948:	0800be1e 	.word	0x0800be1e

0800a94c <__multiply>:
 800a94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a950:	4614      	mov	r4, r2
 800a952:	690a      	ldr	r2, [r1, #16]
 800a954:	6923      	ldr	r3, [r4, #16]
 800a956:	429a      	cmp	r2, r3
 800a958:	bfa8      	it	ge
 800a95a:	4623      	movge	r3, r4
 800a95c:	460f      	mov	r7, r1
 800a95e:	bfa4      	itt	ge
 800a960:	460c      	movge	r4, r1
 800a962:	461f      	movge	r7, r3
 800a964:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a968:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a96c:	68a3      	ldr	r3, [r4, #8]
 800a96e:	6861      	ldr	r1, [r4, #4]
 800a970:	eb0a 0609 	add.w	r6, sl, r9
 800a974:	42b3      	cmp	r3, r6
 800a976:	b085      	sub	sp, #20
 800a978:	bfb8      	it	lt
 800a97a:	3101      	addlt	r1, #1
 800a97c:	f7ff fe92 	bl	800a6a4 <_Balloc>
 800a980:	b930      	cbnz	r0, 800a990 <__multiply+0x44>
 800a982:	4602      	mov	r2, r0
 800a984:	4b44      	ldr	r3, [pc, #272]	@ (800aa98 <__multiply+0x14c>)
 800a986:	4845      	ldr	r0, [pc, #276]	@ (800aa9c <__multiply+0x150>)
 800a988:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a98c:	f000 fde2 	bl	800b554 <__assert_func>
 800a990:	f100 0514 	add.w	r5, r0, #20
 800a994:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a998:	462b      	mov	r3, r5
 800a99a:	2200      	movs	r2, #0
 800a99c:	4543      	cmp	r3, r8
 800a99e:	d321      	bcc.n	800a9e4 <__multiply+0x98>
 800a9a0:	f107 0114 	add.w	r1, r7, #20
 800a9a4:	f104 0214 	add.w	r2, r4, #20
 800a9a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a9ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a9b0:	9302      	str	r3, [sp, #8]
 800a9b2:	1b13      	subs	r3, r2, r4
 800a9b4:	3b15      	subs	r3, #21
 800a9b6:	f023 0303 	bic.w	r3, r3, #3
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	f104 0715 	add.w	r7, r4, #21
 800a9c0:	42ba      	cmp	r2, r7
 800a9c2:	bf38      	it	cc
 800a9c4:	2304      	movcc	r3, #4
 800a9c6:	9301      	str	r3, [sp, #4]
 800a9c8:	9b02      	ldr	r3, [sp, #8]
 800a9ca:	9103      	str	r1, [sp, #12]
 800a9cc:	428b      	cmp	r3, r1
 800a9ce:	d80c      	bhi.n	800a9ea <__multiply+0x9e>
 800a9d0:	2e00      	cmp	r6, #0
 800a9d2:	dd03      	ble.n	800a9dc <__multiply+0x90>
 800a9d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d05b      	beq.n	800aa94 <__multiply+0x148>
 800a9dc:	6106      	str	r6, [r0, #16]
 800a9de:	b005      	add	sp, #20
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e4:	f843 2b04 	str.w	r2, [r3], #4
 800a9e8:	e7d8      	b.n	800a99c <__multiply+0x50>
 800a9ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800a9ee:	f1ba 0f00 	cmp.w	sl, #0
 800a9f2:	d024      	beq.n	800aa3e <__multiply+0xf2>
 800a9f4:	f104 0e14 	add.w	lr, r4, #20
 800a9f8:	46a9      	mov	r9, r5
 800a9fa:	f04f 0c00 	mov.w	ip, #0
 800a9fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa02:	f8d9 3000 	ldr.w	r3, [r9]
 800aa06:	fa1f fb87 	uxth.w	fp, r7
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800aa10:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aa14:	f8d9 7000 	ldr.w	r7, [r9]
 800aa18:	4463      	add	r3, ip
 800aa1a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa1e:	fb0a c70b 	mla	r7, sl, fp, ip
 800aa22:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa2c:	4572      	cmp	r2, lr
 800aa2e:	f849 3b04 	str.w	r3, [r9], #4
 800aa32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa36:	d8e2      	bhi.n	800a9fe <__multiply+0xb2>
 800aa38:	9b01      	ldr	r3, [sp, #4]
 800aa3a:	f845 c003 	str.w	ip, [r5, r3]
 800aa3e:	9b03      	ldr	r3, [sp, #12]
 800aa40:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aa44:	3104      	adds	r1, #4
 800aa46:	f1b9 0f00 	cmp.w	r9, #0
 800aa4a:	d021      	beq.n	800aa90 <__multiply+0x144>
 800aa4c:	682b      	ldr	r3, [r5, #0]
 800aa4e:	f104 0c14 	add.w	ip, r4, #20
 800aa52:	46ae      	mov	lr, r5
 800aa54:	f04f 0a00 	mov.w	sl, #0
 800aa58:	f8bc b000 	ldrh.w	fp, [ip]
 800aa5c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800aa60:	fb09 770b 	mla	r7, r9, fp, r7
 800aa64:	4457      	add	r7, sl
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa6c:	f84e 3b04 	str.w	r3, [lr], #4
 800aa70:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa78:	f8be 3000 	ldrh.w	r3, [lr]
 800aa7c:	fb09 330a 	mla	r3, r9, sl, r3
 800aa80:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800aa84:	4562      	cmp	r2, ip
 800aa86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa8a:	d8e5      	bhi.n	800aa58 <__multiply+0x10c>
 800aa8c:	9f01      	ldr	r7, [sp, #4]
 800aa8e:	51eb      	str	r3, [r5, r7]
 800aa90:	3504      	adds	r5, #4
 800aa92:	e799      	b.n	800a9c8 <__multiply+0x7c>
 800aa94:	3e01      	subs	r6, #1
 800aa96:	e79b      	b.n	800a9d0 <__multiply+0x84>
 800aa98:	0800bdad 	.word	0x0800bdad
 800aa9c:	0800be1e 	.word	0x0800be1e

0800aaa0 <__pow5mult>:
 800aaa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa4:	4615      	mov	r5, r2
 800aaa6:	f012 0203 	ands.w	r2, r2, #3
 800aaaa:	4607      	mov	r7, r0
 800aaac:	460e      	mov	r6, r1
 800aaae:	d007      	beq.n	800aac0 <__pow5mult+0x20>
 800aab0:	4c25      	ldr	r4, [pc, #148]	@ (800ab48 <__pow5mult+0xa8>)
 800aab2:	3a01      	subs	r2, #1
 800aab4:	2300      	movs	r3, #0
 800aab6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aaba:	f7ff fe55 	bl	800a768 <__multadd>
 800aabe:	4606      	mov	r6, r0
 800aac0:	10ad      	asrs	r5, r5, #2
 800aac2:	d03d      	beq.n	800ab40 <__pow5mult+0xa0>
 800aac4:	69fc      	ldr	r4, [r7, #28]
 800aac6:	b97c      	cbnz	r4, 800aae8 <__pow5mult+0x48>
 800aac8:	2010      	movs	r0, #16
 800aaca:	f7fc fcf7 	bl	80074bc <malloc>
 800aace:	4602      	mov	r2, r0
 800aad0:	61f8      	str	r0, [r7, #28]
 800aad2:	b928      	cbnz	r0, 800aae0 <__pow5mult+0x40>
 800aad4:	4b1d      	ldr	r3, [pc, #116]	@ (800ab4c <__pow5mult+0xac>)
 800aad6:	481e      	ldr	r0, [pc, #120]	@ (800ab50 <__pow5mult+0xb0>)
 800aad8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aadc:	f000 fd3a 	bl	800b554 <__assert_func>
 800aae0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aae4:	6004      	str	r4, [r0, #0]
 800aae6:	60c4      	str	r4, [r0, #12]
 800aae8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aaec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aaf0:	b94c      	cbnz	r4, 800ab06 <__pow5mult+0x66>
 800aaf2:	f240 2171 	movw	r1, #625	@ 0x271
 800aaf6:	4638      	mov	r0, r7
 800aaf8:	f7ff ff12 	bl	800a920 <__i2b>
 800aafc:	2300      	movs	r3, #0
 800aafe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab02:	4604      	mov	r4, r0
 800ab04:	6003      	str	r3, [r0, #0]
 800ab06:	f04f 0900 	mov.w	r9, #0
 800ab0a:	07eb      	lsls	r3, r5, #31
 800ab0c:	d50a      	bpl.n	800ab24 <__pow5mult+0x84>
 800ab0e:	4631      	mov	r1, r6
 800ab10:	4622      	mov	r2, r4
 800ab12:	4638      	mov	r0, r7
 800ab14:	f7ff ff1a 	bl	800a94c <__multiply>
 800ab18:	4631      	mov	r1, r6
 800ab1a:	4680      	mov	r8, r0
 800ab1c:	4638      	mov	r0, r7
 800ab1e:	f7ff fe01 	bl	800a724 <_Bfree>
 800ab22:	4646      	mov	r6, r8
 800ab24:	106d      	asrs	r5, r5, #1
 800ab26:	d00b      	beq.n	800ab40 <__pow5mult+0xa0>
 800ab28:	6820      	ldr	r0, [r4, #0]
 800ab2a:	b938      	cbnz	r0, 800ab3c <__pow5mult+0x9c>
 800ab2c:	4622      	mov	r2, r4
 800ab2e:	4621      	mov	r1, r4
 800ab30:	4638      	mov	r0, r7
 800ab32:	f7ff ff0b 	bl	800a94c <__multiply>
 800ab36:	6020      	str	r0, [r4, #0]
 800ab38:	f8c0 9000 	str.w	r9, [r0]
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	e7e4      	b.n	800ab0a <__pow5mult+0x6a>
 800ab40:	4630      	mov	r0, r6
 800ab42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab46:	bf00      	nop
 800ab48:	0800be78 	.word	0x0800be78
 800ab4c:	0800bd3e 	.word	0x0800bd3e
 800ab50:	0800be1e 	.word	0x0800be1e

0800ab54 <__lshift>:
 800ab54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab58:	460c      	mov	r4, r1
 800ab5a:	6849      	ldr	r1, [r1, #4]
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	4607      	mov	r7, r0
 800ab66:	4691      	mov	r9, r2
 800ab68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab6c:	f108 0601 	add.w	r6, r8, #1
 800ab70:	42b3      	cmp	r3, r6
 800ab72:	db0b      	blt.n	800ab8c <__lshift+0x38>
 800ab74:	4638      	mov	r0, r7
 800ab76:	f7ff fd95 	bl	800a6a4 <_Balloc>
 800ab7a:	4605      	mov	r5, r0
 800ab7c:	b948      	cbnz	r0, 800ab92 <__lshift+0x3e>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	4b28      	ldr	r3, [pc, #160]	@ (800ac24 <__lshift+0xd0>)
 800ab82:	4829      	ldr	r0, [pc, #164]	@ (800ac28 <__lshift+0xd4>)
 800ab84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ab88:	f000 fce4 	bl	800b554 <__assert_func>
 800ab8c:	3101      	adds	r1, #1
 800ab8e:	005b      	lsls	r3, r3, #1
 800ab90:	e7ee      	b.n	800ab70 <__lshift+0x1c>
 800ab92:	2300      	movs	r3, #0
 800ab94:	f100 0114 	add.w	r1, r0, #20
 800ab98:	f100 0210 	add.w	r2, r0, #16
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	4553      	cmp	r3, sl
 800aba0:	db33      	blt.n	800ac0a <__lshift+0xb6>
 800aba2:	6920      	ldr	r0, [r4, #16]
 800aba4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aba8:	f104 0314 	add.w	r3, r4, #20
 800abac:	f019 091f 	ands.w	r9, r9, #31
 800abb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800abb8:	d02b      	beq.n	800ac12 <__lshift+0xbe>
 800abba:	f1c9 0e20 	rsb	lr, r9, #32
 800abbe:	468a      	mov	sl, r1
 800abc0:	2200      	movs	r2, #0
 800abc2:	6818      	ldr	r0, [r3, #0]
 800abc4:	fa00 f009 	lsl.w	r0, r0, r9
 800abc8:	4310      	orrs	r0, r2
 800abca:	f84a 0b04 	str.w	r0, [sl], #4
 800abce:	f853 2b04 	ldr.w	r2, [r3], #4
 800abd2:	459c      	cmp	ip, r3
 800abd4:	fa22 f20e 	lsr.w	r2, r2, lr
 800abd8:	d8f3      	bhi.n	800abc2 <__lshift+0x6e>
 800abda:	ebac 0304 	sub.w	r3, ip, r4
 800abde:	3b15      	subs	r3, #21
 800abe0:	f023 0303 	bic.w	r3, r3, #3
 800abe4:	3304      	adds	r3, #4
 800abe6:	f104 0015 	add.w	r0, r4, #21
 800abea:	4584      	cmp	ip, r0
 800abec:	bf38      	it	cc
 800abee:	2304      	movcc	r3, #4
 800abf0:	50ca      	str	r2, [r1, r3]
 800abf2:	b10a      	cbz	r2, 800abf8 <__lshift+0xa4>
 800abf4:	f108 0602 	add.w	r6, r8, #2
 800abf8:	3e01      	subs	r6, #1
 800abfa:	4638      	mov	r0, r7
 800abfc:	612e      	str	r6, [r5, #16]
 800abfe:	4621      	mov	r1, r4
 800ac00:	f7ff fd90 	bl	800a724 <_Bfree>
 800ac04:	4628      	mov	r0, r5
 800ac06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac0a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac0e:	3301      	adds	r3, #1
 800ac10:	e7c5      	b.n	800ab9e <__lshift+0x4a>
 800ac12:	3904      	subs	r1, #4
 800ac14:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac18:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac1c:	459c      	cmp	ip, r3
 800ac1e:	d8f9      	bhi.n	800ac14 <__lshift+0xc0>
 800ac20:	e7ea      	b.n	800abf8 <__lshift+0xa4>
 800ac22:	bf00      	nop
 800ac24:	0800bdad 	.word	0x0800bdad
 800ac28:	0800be1e 	.word	0x0800be1e

0800ac2c <__mcmp>:
 800ac2c:	690a      	ldr	r2, [r1, #16]
 800ac2e:	4603      	mov	r3, r0
 800ac30:	6900      	ldr	r0, [r0, #16]
 800ac32:	1a80      	subs	r0, r0, r2
 800ac34:	b530      	push	{r4, r5, lr}
 800ac36:	d10e      	bne.n	800ac56 <__mcmp+0x2a>
 800ac38:	3314      	adds	r3, #20
 800ac3a:	3114      	adds	r1, #20
 800ac3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac4c:	4295      	cmp	r5, r2
 800ac4e:	d003      	beq.n	800ac58 <__mcmp+0x2c>
 800ac50:	d205      	bcs.n	800ac5e <__mcmp+0x32>
 800ac52:	f04f 30ff 	mov.w	r0, #4294967295
 800ac56:	bd30      	pop	{r4, r5, pc}
 800ac58:	42a3      	cmp	r3, r4
 800ac5a:	d3f3      	bcc.n	800ac44 <__mcmp+0x18>
 800ac5c:	e7fb      	b.n	800ac56 <__mcmp+0x2a>
 800ac5e:	2001      	movs	r0, #1
 800ac60:	e7f9      	b.n	800ac56 <__mcmp+0x2a>
	...

0800ac64 <__mdiff>:
 800ac64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac68:	4689      	mov	r9, r1
 800ac6a:	4606      	mov	r6, r0
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	4648      	mov	r0, r9
 800ac70:	4614      	mov	r4, r2
 800ac72:	f7ff ffdb 	bl	800ac2c <__mcmp>
 800ac76:	1e05      	subs	r5, r0, #0
 800ac78:	d112      	bne.n	800aca0 <__mdiff+0x3c>
 800ac7a:	4629      	mov	r1, r5
 800ac7c:	4630      	mov	r0, r6
 800ac7e:	f7ff fd11 	bl	800a6a4 <_Balloc>
 800ac82:	4602      	mov	r2, r0
 800ac84:	b928      	cbnz	r0, 800ac92 <__mdiff+0x2e>
 800ac86:	4b3f      	ldr	r3, [pc, #252]	@ (800ad84 <__mdiff+0x120>)
 800ac88:	f240 2137 	movw	r1, #567	@ 0x237
 800ac8c:	483e      	ldr	r0, [pc, #248]	@ (800ad88 <__mdiff+0x124>)
 800ac8e:	f000 fc61 	bl	800b554 <__assert_func>
 800ac92:	2301      	movs	r3, #1
 800ac94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac98:	4610      	mov	r0, r2
 800ac9a:	b003      	add	sp, #12
 800ac9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca0:	bfbc      	itt	lt
 800aca2:	464b      	movlt	r3, r9
 800aca4:	46a1      	movlt	r9, r4
 800aca6:	4630      	mov	r0, r6
 800aca8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800acac:	bfba      	itte	lt
 800acae:	461c      	movlt	r4, r3
 800acb0:	2501      	movlt	r5, #1
 800acb2:	2500      	movge	r5, #0
 800acb4:	f7ff fcf6 	bl	800a6a4 <_Balloc>
 800acb8:	4602      	mov	r2, r0
 800acba:	b918      	cbnz	r0, 800acc4 <__mdiff+0x60>
 800acbc:	4b31      	ldr	r3, [pc, #196]	@ (800ad84 <__mdiff+0x120>)
 800acbe:	f240 2145 	movw	r1, #581	@ 0x245
 800acc2:	e7e3      	b.n	800ac8c <__mdiff+0x28>
 800acc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800acc8:	6926      	ldr	r6, [r4, #16]
 800acca:	60c5      	str	r5, [r0, #12]
 800accc:	f109 0310 	add.w	r3, r9, #16
 800acd0:	f109 0514 	add.w	r5, r9, #20
 800acd4:	f104 0e14 	add.w	lr, r4, #20
 800acd8:	f100 0b14 	add.w	fp, r0, #20
 800acdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ace0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ace4:	9301      	str	r3, [sp, #4]
 800ace6:	46d9      	mov	r9, fp
 800ace8:	f04f 0c00 	mov.w	ip, #0
 800acec:	9b01      	ldr	r3, [sp, #4]
 800acee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800acf2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800acf6:	9301      	str	r3, [sp, #4]
 800acf8:	fa1f f38a 	uxth.w	r3, sl
 800acfc:	4619      	mov	r1, r3
 800acfe:	b283      	uxth	r3, r0
 800ad00:	1acb      	subs	r3, r1, r3
 800ad02:	0c00      	lsrs	r0, r0, #16
 800ad04:	4463      	add	r3, ip
 800ad06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ad0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ad14:	4576      	cmp	r6, lr
 800ad16:	f849 3b04 	str.w	r3, [r9], #4
 800ad1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad1e:	d8e5      	bhi.n	800acec <__mdiff+0x88>
 800ad20:	1b33      	subs	r3, r6, r4
 800ad22:	3b15      	subs	r3, #21
 800ad24:	f023 0303 	bic.w	r3, r3, #3
 800ad28:	3415      	adds	r4, #21
 800ad2a:	3304      	adds	r3, #4
 800ad2c:	42a6      	cmp	r6, r4
 800ad2e:	bf38      	it	cc
 800ad30:	2304      	movcc	r3, #4
 800ad32:	441d      	add	r5, r3
 800ad34:	445b      	add	r3, fp
 800ad36:	461e      	mov	r6, r3
 800ad38:	462c      	mov	r4, r5
 800ad3a:	4544      	cmp	r4, r8
 800ad3c:	d30e      	bcc.n	800ad5c <__mdiff+0xf8>
 800ad3e:	f108 0103 	add.w	r1, r8, #3
 800ad42:	1b49      	subs	r1, r1, r5
 800ad44:	f021 0103 	bic.w	r1, r1, #3
 800ad48:	3d03      	subs	r5, #3
 800ad4a:	45a8      	cmp	r8, r5
 800ad4c:	bf38      	it	cc
 800ad4e:	2100      	movcc	r1, #0
 800ad50:	440b      	add	r3, r1
 800ad52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad56:	b191      	cbz	r1, 800ad7e <__mdiff+0x11a>
 800ad58:	6117      	str	r7, [r2, #16]
 800ad5a:	e79d      	b.n	800ac98 <__mdiff+0x34>
 800ad5c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ad60:	46e6      	mov	lr, ip
 800ad62:	0c08      	lsrs	r0, r1, #16
 800ad64:	fa1c fc81 	uxtah	ip, ip, r1
 800ad68:	4471      	add	r1, lr
 800ad6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ad6e:	b289      	uxth	r1, r1
 800ad70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ad74:	f846 1b04 	str.w	r1, [r6], #4
 800ad78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad7c:	e7dd      	b.n	800ad3a <__mdiff+0xd6>
 800ad7e:	3f01      	subs	r7, #1
 800ad80:	e7e7      	b.n	800ad52 <__mdiff+0xee>
 800ad82:	bf00      	nop
 800ad84:	0800bdad 	.word	0x0800bdad
 800ad88:	0800be1e 	.word	0x0800be1e

0800ad8c <__ulp>:
 800ad8c:	b082      	sub	sp, #8
 800ad8e:	ed8d 0b00 	vstr	d0, [sp]
 800ad92:	9a01      	ldr	r2, [sp, #4]
 800ad94:	4b0f      	ldr	r3, [pc, #60]	@ (800add4 <__ulp+0x48>)
 800ad96:	4013      	ands	r3, r2
 800ad98:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	dc08      	bgt.n	800adb2 <__ulp+0x26>
 800ada0:	425b      	negs	r3, r3
 800ada2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ada6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800adaa:	da04      	bge.n	800adb6 <__ulp+0x2a>
 800adac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800adb0:	4113      	asrs	r3, r2
 800adb2:	2200      	movs	r2, #0
 800adb4:	e008      	b.n	800adc8 <__ulp+0x3c>
 800adb6:	f1a2 0314 	sub.w	r3, r2, #20
 800adba:	2b1e      	cmp	r3, #30
 800adbc:	bfda      	itte	le
 800adbe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800adc2:	40da      	lsrle	r2, r3
 800adc4:	2201      	movgt	r2, #1
 800adc6:	2300      	movs	r3, #0
 800adc8:	4619      	mov	r1, r3
 800adca:	4610      	mov	r0, r2
 800adcc:	ec41 0b10 	vmov	d0, r0, r1
 800add0:	b002      	add	sp, #8
 800add2:	4770      	bx	lr
 800add4:	7ff00000 	.word	0x7ff00000

0800add8 <__b2d>:
 800add8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800addc:	6906      	ldr	r6, [r0, #16]
 800adde:	f100 0814 	add.w	r8, r0, #20
 800ade2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ade6:	1f37      	subs	r7, r6, #4
 800ade8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800adec:	4610      	mov	r0, r2
 800adee:	f7ff fd4b 	bl	800a888 <__hi0bits>
 800adf2:	f1c0 0320 	rsb	r3, r0, #32
 800adf6:	280a      	cmp	r0, #10
 800adf8:	600b      	str	r3, [r1, #0]
 800adfa:	491b      	ldr	r1, [pc, #108]	@ (800ae68 <__b2d+0x90>)
 800adfc:	dc15      	bgt.n	800ae2a <__b2d+0x52>
 800adfe:	f1c0 0c0b 	rsb	ip, r0, #11
 800ae02:	fa22 f30c 	lsr.w	r3, r2, ip
 800ae06:	45b8      	cmp	r8, r7
 800ae08:	ea43 0501 	orr.w	r5, r3, r1
 800ae0c:	bf34      	ite	cc
 800ae0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae12:	2300      	movcs	r3, #0
 800ae14:	3015      	adds	r0, #21
 800ae16:	fa02 f000 	lsl.w	r0, r2, r0
 800ae1a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ae1e:	4303      	orrs	r3, r0
 800ae20:	461c      	mov	r4, r3
 800ae22:	ec45 4b10 	vmov	d0, r4, r5
 800ae26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae2a:	45b8      	cmp	r8, r7
 800ae2c:	bf3a      	itte	cc
 800ae2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae32:	f1a6 0708 	subcc.w	r7, r6, #8
 800ae36:	2300      	movcs	r3, #0
 800ae38:	380b      	subs	r0, #11
 800ae3a:	d012      	beq.n	800ae62 <__b2d+0x8a>
 800ae3c:	f1c0 0120 	rsb	r1, r0, #32
 800ae40:	fa23 f401 	lsr.w	r4, r3, r1
 800ae44:	4082      	lsls	r2, r0
 800ae46:	4322      	orrs	r2, r4
 800ae48:	4547      	cmp	r7, r8
 800ae4a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ae4e:	bf8c      	ite	hi
 800ae50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ae54:	2200      	movls	r2, #0
 800ae56:	4083      	lsls	r3, r0
 800ae58:	40ca      	lsrs	r2, r1
 800ae5a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	e7de      	b.n	800ae20 <__b2d+0x48>
 800ae62:	ea42 0501 	orr.w	r5, r2, r1
 800ae66:	e7db      	b.n	800ae20 <__b2d+0x48>
 800ae68:	3ff00000 	.word	0x3ff00000

0800ae6c <__d2b>:
 800ae6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae70:	460f      	mov	r7, r1
 800ae72:	2101      	movs	r1, #1
 800ae74:	ec59 8b10 	vmov	r8, r9, d0
 800ae78:	4616      	mov	r6, r2
 800ae7a:	f7ff fc13 	bl	800a6a4 <_Balloc>
 800ae7e:	4604      	mov	r4, r0
 800ae80:	b930      	cbnz	r0, 800ae90 <__d2b+0x24>
 800ae82:	4602      	mov	r2, r0
 800ae84:	4b23      	ldr	r3, [pc, #140]	@ (800af14 <__d2b+0xa8>)
 800ae86:	4824      	ldr	r0, [pc, #144]	@ (800af18 <__d2b+0xac>)
 800ae88:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae8c:	f000 fb62 	bl	800b554 <__assert_func>
 800ae90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae98:	b10d      	cbz	r5, 800ae9e <__d2b+0x32>
 800ae9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae9e:	9301      	str	r3, [sp, #4]
 800aea0:	f1b8 0300 	subs.w	r3, r8, #0
 800aea4:	d023      	beq.n	800aeee <__d2b+0x82>
 800aea6:	4668      	mov	r0, sp
 800aea8:	9300      	str	r3, [sp, #0]
 800aeaa:	f7ff fd0c 	bl	800a8c6 <__lo0bits>
 800aeae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aeb2:	b1d0      	cbz	r0, 800aeea <__d2b+0x7e>
 800aeb4:	f1c0 0320 	rsb	r3, r0, #32
 800aeb8:	fa02 f303 	lsl.w	r3, r2, r3
 800aebc:	430b      	orrs	r3, r1
 800aebe:	40c2      	lsrs	r2, r0
 800aec0:	6163      	str	r3, [r4, #20]
 800aec2:	9201      	str	r2, [sp, #4]
 800aec4:	9b01      	ldr	r3, [sp, #4]
 800aec6:	61a3      	str	r3, [r4, #24]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	bf0c      	ite	eq
 800aecc:	2201      	moveq	r2, #1
 800aece:	2202      	movne	r2, #2
 800aed0:	6122      	str	r2, [r4, #16]
 800aed2:	b1a5      	cbz	r5, 800aefe <__d2b+0x92>
 800aed4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aed8:	4405      	add	r5, r0
 800aeda:	603d      	str	r5, [r7, #0]
 800aedc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aee0:	6030      	str	r0, [r6, #0]
 800aee2:	4620      	mov	r0, r4
 800aee4:	b003      	add	sp, #12
 800aee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aeea:	6161      	str	r1, [r4, #20]
 800aeec:	e7ea      	b.n	800aec4 <__d2b+0x58>
 800aeee:	a801      	add	r0, sp, #4
 800aef0:	f7ff fce9 	bl	800a8c6 <__lo0bits>
 800aef4:	9b01      	ldr	r3, [sp, #4]
 800aef6:	6163      	str	r3, [r4, #20]
 800aef8:	3020      	adds	r0, #32
 800aefa:	2201      	movs	r2, #1
 800aefc:	e7e8      	b.n	800aed0 <__d2b+0x64>
 800aefe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800af06:	6038      	str	r0, [r7, #0]
 800af08:	6918      	ldr	r0, [r3, #16]
 800af0a:	f7ff fcbd 	bl	800a888 <__hi0bits>
 800af0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af12:	e7e5      	b.n	800aee0 <__d2b+0x74>
 800af14:	0800bdad 	.word	0x0800bdad
 800af18:	0800be1e 	.word	0x0800be1e

0800af1c <__ratio>:
 800af1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af20:	b085      	sub	sp, #20
 800af22:	e9cd 1000 	strd	r1, r0, [sp]
 800af26:	a902      	add	r1, sp, #8
 800af28:	f7ff ff56 	bl	800add8 <__b2d>
 800af2c:	9800      	ldr	r0, [sp, #0]
 800af2e:	a903      	add	r1, sp, #12
 800af30:	ec55 4b10 	vmov	r4, r5, d0
 800af34:	f7ff ff50 	bl	800add8 <__b2d>
 800af38:	9b01      	ldr	r3, [sp, #4]
 800af3a:	6919      	ldr	r1, [r3, #16]
 800af3c:	9b00      	ldr	r3, [sp, #0]
 800af3e:	691b      	ldr	r3, [r3, #16]
 800af40:	1ac9      	subs	r1, r1, r3
 800af42:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800af46:	1a9b      	subs	r3, r3, r2
 800af48:	ec5b ab10 	vmov	sl, fp, d0
 800af4c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800af50:	2b00      	cmp	r3, #0
 800af52:	bfce      	itee	gt
 800af54:	462a      	movgt	r2, r5
 800af56:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af5a:	465a      	movle	r2, fp
 800af5c:	462f      	mov	r7, r5
 800af5e:	46d9      	mov	r9, fp
 800af60:	bfcc      	ite	gt
 800af62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af66:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800af6a:	464b      	mov	r3, r9
 800af6c:	4652      	mov	r2, sl
 800af6e:	4620      	mov	r0, r4
 800af70:	4639      	mov	r1, r7
 800af72:	f7f5 fc8b 	bl	800088c <__aeabi_ddiv>
 800af76:	ec41 0b10 	vmov	d0, r0, r1
 800af7a:	b005      	add	sp, #20
 800af7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af80 <__copybits>:
 800af80:	3901      	subs	r1, #1
 800af82:	b570      	push	{r4, r5, r6, lr}
 800af84:	1149      	asrs	r1, r1, #5
 800af86:	6914      	ldr	r4, [r2, #16]
 800af88:	3101      	adds	r1, #1
 800af8a:	f102 0314 	add.w	r3, r2, #20
 800af8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af92:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af96:	1f05      	subs	r5, r0, #4
 800af98:	42a3      	cmp	r3, r4
 800af9a:	d30c      	bcc.n	800afb6 <__copybits+0x36>
 800af9c:	1aa3      	subs	r3, r4, r2
 800af9e:	3b11      	subs	r3, #17
 800afa0:	f023 0303 	bic.w	r3, r3, #3
 800afa4:	3211      	adds	r2, #17
 800afa6:	42a2      	cmp	r2, r4
 800afa8:	bf88      	it	hi
 800afaa:	2300      	movhi	r3, #0
 800afac:	4418      	add	r0, r3
 800afae:	2300      	movs	r3, #0
 800afb0:	4288      	cmp	r0, r1
 800afb2:	d305      	bcc.n	800afc0 <__copybits+0x40>
 800afb4:	bd70      	pop	{r4, r5, r6, pc}
 800afb6:	f853 6b04 	ldr.w	r6, [r3], #4
 800afba:	f845 6f04 	str.w	r6, [r5, #4]!
 800afbe:	e7eb      	b.n	800af98 <__copybits+0x18>
 800afc0:	f840 3b04 	str.w	r3, [r0], #4
 800afc4:	e7f4      	b.n	800afb0 <__copybits+0x30>

0800afc6 <__any_on>:
 800afc6:	f100 0214 	add.w	r2, r0, #20
 800afca:	6900      	ldr	r0, [r0, #16]
 800afcc:	114b      	asrs	r3, r1, #5
 800afce:	4298      	cmp	r0, r3
 800afd0:	b510      	push	{r4, lr}
 800afd2:	db11      	blt.n	800aff8 <__any_on+0x32>
 800afd4:	dd0a      	ble.n	800afec <__any_on+0x26>
 800afd6:	f011 011f 	ands.w	r1, r1, #31
 800afda:	d007      	beq.n	800afec <__any_on+0x26>
 800afdc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800afe0:	fa24 f001 	lsr.w	r0, r4, r1
 800afe4:	fa00 f101 	lsl.w	r1, r0, r1
 800afe8:	428c      	cmp	r4, r1
 800afea:	d10b      	bne.n	800b004 <__any_on+0x3e>
 800afec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d803      	bhi.n	800affc <__any_on+0x36>
 800aff4:	2000      	movs	r0, #0
 800aff6:	bd10      	pop	{r4, pc}
 800aff8:	4603      	mov	r3, r0
 800affa:	e7f7      	b.n	800afec <__any_on+0x26>
 800affc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b000:	2900      	cmp	r1, #0
 800b002:	d0f5      	beq.n	800aff0 <__any_on+0x2a>
 800b004:	2001      	movs	r0, #1
 800b006:	e7f6      	b.n	800aff6 <__any_on+0x30>

0800b008 <_strtol_l.constprop.0>:
 800b008:	2b24      	cmp	r3, #36	@ 0x24
 800b00a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b00e:	4686      	mov	lr, r0
 800b010:	4690      	mov	r8, r2
 800b012:	d801      	bhi.n	800b018 <_strtol_l.constprop.0+0x10>
 800b014:	2b01      	cmp	r3, #1
 800b016:	d106      	bne.n	800b026 <_strtol_l.constprop.0+0x1e>
 800b018:	f7fe f916 	bl	8009248 <__errno>
 800b01c:	2316      	movs	r3, #22
 800b01e:	6003      	str	r3, [r0, #0]
 800b020:	2000      	movs	r0, #0
 800b022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b026:	4834      	ldr	r0, [pc, #208]	@ (800b0f8 <_strtol_l.constprop.0+0xf0>)
 800b028:	460d      	mov	r5, r1
 800b02a:	462a      	mov	r2, r5
 800b02c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b030:	5d06      	ldrb	r6, [r0, r4]
 800b032:	f016 0608 	ands.w	r6, r6, #8
 800b036:	d1f8      	bne.n	800b02a <_strtol_l.constprop.0+0x22>
 800b038:	2c2d      	cmp	r4, #45	@ 0x2d
 800b03a:	d12d      	bne.n	800b098 <_strtol_l.constprop.0+0x90>
 800b03c:	782c      	ldrb	r4, [r5, #0]
 800b03e:	2601      	movs	r6, #1
 800b040:	1c95      	adds	r5, r2, #2
 800b042:	f033 0210 	bics.w	r2, r3, #16
 800b046:	d109      	bne.n	800b05c <_strtol_l.constprop.0+0x54>
 800b048:	2c30      	cmp	r4, #48	@ 0x30
 800b04a:	d12a      	bne.n	800b0a2 <_strtol_l.constprop.0+0x9a>
 800b04c:	782a      	ldrb	r2, [r5, #0]
 800b04e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b052:	2a58      	cmp	r2, #88	@ 0x58
 800b054:	d125      	bne.n	800b0a2 <_strtol_l.constprop.0+0x9a>
 800b056:	786c      	ldrb	r4, [r5, #1]
 800b058:	2310      	movs	r3, #16
 800b05a:	3502      	adds	r5, #2
 800b05c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b060:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b064:	2200      	movs	r2, #0
 800b066:	fbbc f9f3 	udiv	r9, ip, r3
 800b06a:	4610      	mov	r0, r2
 800b06c:	fb03 ca19 	mls	sl, r3, r9, ip
 800b070:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b074:	2f09      	cmp	r7, #9
 800b076:	d81b      	bhi.n	800b0b0 <_strtol_l.constprop.0+0xa8>
 800b078:	463c      	mov	r4, r7
 800b07a:	42a3      	cmp	r3, r4
 800b07c:	dd27      	ble.n	800b0ce <_strtol_l.constprop.0+0xc6>
 800b07e:	1c57      	adds	r7, r2, #1
 800b080:	d007      	beq.n	800b092 <_strtol_l.constprop.0+0x8a>
 800b082:	4581      	cmp	r9, r0
 800b084:	d320      	bcc.n	800b0c8 <_strtol_l.constprop.0+0xc0>
 800b086:	d101      	bne.n	800b08c <_strtol_l.constprop.0+0x84>
 800b088:	45a2      	cmp	sl, r4
 800b08a:	db1d      	blt.n	800b0c8 <_strtol_l.constprop.0+0xc0>
 800b08c:	fb00 4003 	mla	r0, r0, r3, r4
 800b090:	2201      	movs	r2, #1
 800b092:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b096:	e7eb      	b.n	800b070 <_strtol_l.constprop.0+0x68>
 800b098:	2c2b      	cmp	r4, #43	@ 0x2b
 800b09a:	bf04      	itt	eq
 800b09c:	782c      	ldrbeq	r4, [r5, #0]
 800b09e:	1c95      	addeq	r5, r2, #2
 800b0a0:	e7cf      	b.n	800b042 <_strtol_l.constprop.0+0x3a>
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1da      	bne.n	800b05c <_strtol_l.constprop.0+0x54>
 800b0a6:	2c30      	cmp	r4, #48	@ 0x30
 800b0a8:	bf0c      	ite	eq
 800b0aa:	2308      	moveq	r3, #8
 800b0ac:	230a      	movne	r3, #10
 800b0ae:	e7d5      	b.n	800b05c <_strtol_l.constprop.0+0x54>
 800b0b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b0b4:	2f19      	cmp	r7, #25
 800b0b6:	d801      	bhi.n	800b0bc <_strtol_l.constprop.0+0xb4>
 800b0b8:	3c37      	subs	r4, #55	@ 0x37
 800b0ba:	e7de      	b.n	800b07a <_strtol_l.constprop.0+0x72>
 800b0bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b0c0:	2f19      	cmp	r7, #25
 800b0c2:	d804      	bhi.n	800b0ce <_strtol_l.constprop.0+0xc6>
 800b0c4:	3c57      	subs	r4, #87	@ 0x57
 800b0c6:	e7d8      	b.n	800b07a <_strtol_l.constprop.0+0x72>
 800b0c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0cc:	e7e1      	b.n	800b092 <_strtol_l.constprop.0+0x8a>
 800b0ce:	1c53      	adds	r3, r2, #1
 800b0d0:	d108      	bne.n	800b0e4 <_strtol_l.constprop.0+0xdc>
 800b0d2:	2322      	movs	r3, #34	@ 0x22
 800b0d4:	f8ce 3000 	str.w	r3, [lr]
 800b0d8:	4660      	mov	r0, ip
 800b0da:	f1b8 0f00 	cmp.w	r8, #0
 800b0de:	d0a0      	beq.n	800b022 <_strtol_l.constprop.0+0x1a>
 800b0e0:	1e69      	subs	r1, r5, #1
 800b0e2:	e006      	b.n	800b0f2 <_strtol_l.constprop.0+0xea>
 800b0e4:	b106      	cbz	r6, 800b0e8 <_strtol_l.constprop.0+0xe0>
 800b0e6:	4240      	negs	r0, r0
 800b0e8:	f1b8 0f00 	cmp.w	r8, #0
 800b0ec:	d099      	beq.n	800b022 <_strtol_l.constprop.0+0x1a>
 800b0ee:	2a00      	cmp	r2, #0
 800b0f0:	d1f6      	bne.n	800b0e0 <_strtol_l.constprop.0+0xd8>
 800b0f2:	f8c8 1000 	str.w	r1, [r8]
 800b0f6:	e794      	b.n	800b022 <_strtol_l.constprop.0+0x1a>
 800b0f8:	0800bf79 	.word	0x0800bf79

0800b0fc <_strtol_r>:
 800b0fc:	f7ff bf84 	b.w	800b008 <_strtol_l.constprop.0>

0800b100 <__ascii_wctomb>:
 800b100:	4603      	mov	r3, r0
 800b102:	4608      	mov	r0, r1
 800b104:	b141      	cbz	r1, 800b118 <__ascii_wctomb+0x18>
 800b106:	2aff      	cmp	r2, #255	@ 0xff
 800b108:	d904      	bls.n	800b114 <__ascii_wctomb+0x14>
 800b10a:	228a      	movs	r2, #138	@ 0x8a
 800b10c:	601a      	str	r2, [r3, #0]
 800b10e:	f04f 30ff 	mov.w	r0, #4294967295
 800b112:	4770      	bx	lr
 800b114:	700a      	strb	r2, [r1, #0]
 800b116:	2001      	movs	r0, #1
 800b118:	4770      	bx	lr

0800b11a <__ssputs_r>:
 800b11a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b11e:	688e      	ldr	r6, [r1, #8]
 800b120:	461f      	mov	r7, r3
 800b122:	42be      	cmp	r6, r7
 800b124:	680b      	ldr	r3, [r1, #0]
 800b126:	4682      	mov	sl, r0
 800b128:	460c      	mov	r4, r1
 800b12a:	4690      	mov	r8, r2
 800b12c:	d82d      	bhi.n	800b18a <__ssputs_r+0x70>
 800b12e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b132:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b136:	d026      	beq.n	800b186 <__ssputs_r+0x6c>
 800b138:	6965      	ldr	r5, [r4, #20]
 800b13a:	6909      	ldr	r1, [r1, #16]
 800b13c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b140:	eba3 0901 	sub.w	r9, r3, r1
 800b144:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b148:	1c7b      	adds	r3, r7, #1
 800b14a:	444b      	add	r3, r9
 800b14c:	106d      	asrs	r5, r5, #1
 800b14e:	429d      	cmp	r5, r3
 800b150:	bf38      	it	cc
 800b152:	461d      	movcc	r5, r3
 800b154:	0553      	lsls	r3, r2, #21
 800b156:	d527      	bpl.n	800b1a8 <__ssputs_r+0x8e>
 800b158:	4629      	mov	r1, r5
 800b15a:	f7fc f9d9 	bl	8007510 <_malloc_r>
 800b15e:	4606      	mov	r6, r0
 800b160:	b360      	cbz	r0, 800b1bc <__ssputs_r+0xa2>
 800b162:	6921      	ldr	r1, [r4, #16]
 800b164:	464a      	mov	r2, r9
 800b166:	f7fe f89c 	bl	80092a2 <memcpy>
 800b16a:	89a3      	ldrh	r3, [r4, #12]
 800b16c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b170:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b174:	81a3      	strh	r3, [r4, #12]
 800b176:	6126      	str	r6, [r4, #16]
 800b178:	6165      	str	r5, [r4, #20]
 800b17a:	444e      	add	r6, r9
 800b17c:	eba5 0509 	sub.w	r5, r5, r9
 800b180:	6026      	str	r6, [r4, #0]
 800b182:	60a5      	str	r5, [r4, #8]
 800b184:	463e      	mov	r6, r7
 800b186:	42be      	cmp	r6, r7
 800b188:	d900      	bls.n	800b18c <__ssputs_r+0x72>
 800b18a:	463e      	mov	r6, r7
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	4632      	mov	r2, r6
 800b190:	4641      	mov	r1, r8
 800b192:	f000 f9c5 	bl	800b520 <memmove>
 800b196:	68a3      	ldr	r3, [r4, #8]
 800b198:	1b9b      	subs	r3, r3, r6
 800b19a:	60a3      	str	r3, [r4, #8]
 800b19c:	6823      	ldr	r3, [r4, #0]
 800b19e:	4433      	add	r3, r6
 800b1a0:	6023      	str	r3, [r4, #0]
 800b1a2:	2000      	movs	r0, #0
 800b1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a8:	462a      	mov	r2, r5
 800b1aa:	f000 fa05 	bl	800b5b8 <_realloc_r>
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	2800      	cmp	r0, #0
 800b1b2:	d1e0      	bne.n	800b176 <__ssputs_r+0x5c>
 800b1b4:	6921      	ldr	r1, [r4, #16]
 800b1b6:	4650      	mov	r0, sl
 800b1b8:	f7fe fede 	bl	8009f78 <_free_r>
 800b1bc:	230c      	movs	r3, #12
 800b1be:	f8ca 3000 	str.w	r3, [sl]
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1c8:	81a3      	strh	r3, [r4, #12]
 800b1ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ce:	e7e9      	b.n	800b1a4 <__ssputs_r+0x8a>

0800b1d0 <_svfiprintf_r>:
 800b1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d4:	4698      	mov	r8, r3
 800b1d6:	898b      	ldrh	r3, [r1, #12]
 800b1d8:	061b      	lsls	r3, r3, #24
 800b1da:	b09d      	sub	sp, #116	@ 0x74
 800b1dc:	4607      	mov	r7, r0
 800b1de:	460d      	mov	r5, r1
 800b1e0:	4614      	mov	r4, r2
 800b1e2:	d510      	bpl.n	800b206 <_svfiprintf_r+0x36>
 800b1e4:	690b      	ldr	r3, [r1, #16]
 800b1e6:	b973      	cbnz	r3, 800b206 <_svfiprintf_r+0x36>
 800b1e8:	2140      	movs	r1, #64	@ 0x40
 800b1ea:	f7fc f991 	bl	8007510 <_malloc_r>
 800b1ee:	6028      	str	r0, [r5, #0]
 800b1f0:	6128      	str	r0, [r5, #16]
 800b1f2:	b930      	cbnz	r0, 800b202 <_svfiprintf_r+0x32>
 800b1f4:	230c      	movs	r3, #12
 800b1f6:	603b      	str	r3, [r7, #0]
 800b1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1fc:	b01d      	add	sp, #116	@ 0x74
 800b1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b202:	2340      	movs	r3, #64	@ 0x40
 800b204:	616b      	str	r3, [r5, #20]
 800b206:	2300      	movs	r3, #0
 800b208:	9309      	str	r3, [sp, #36]	@ 0x24
 800b20a:	2320      	movs	r3, #32
 800b20c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b210:	f8cd 800c 	str.w	r8, [sp, #12]
 800b214:	2330      	movs	r3, #48	@ 0x30
 800b216:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b3b4 <_svfiprintf_r+0x1e4>
 800b21a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b21e:	f04f 0901 	mov.w	r9, #1
 800b222:	4623      	mov	r3, r4
 800b224:	469a      	mov	sl, r3
 800b226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b22a:	b10a      	cbz	r2, 800b230 <_svfiprintf_r+0x60>
 800b22c:	2a25      	cmp	r2, #37	@ 0x25
 800b22e:	d1f9      	bne.n	800b224 <_svfiprintf_r+0x54>
 800b230:	ebba 0b04 	subs.w	fp, sl, r4
 800b234:	d00b      	beq.n	800b24e <_svfiprintf_r+0x7e>
 800b236:	465b      	mov	r3, fp
 800b238:	4622      	mov	r2, r4
 800b23a:	4629      	mov	r1, r5
 800b23c:	4638      	mov	r0, r7
 800b23e:	f7ff ff6c 	bl	800b11a <__ssputs_r>
 800b242:	3001      	adds	r0, #1
 800b244:	f000 80a7 	beq.w	800b396 <_svfiprintf_r+0x1c6>
 800b248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b24a:	445a      	add	r2, fp
 800b24c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b24e:	f89a 3000 	ldrb.w	r3, [sl]
 800b252:	2b00      	cmp	r3, #0
 800b254:	f000 809f 	beq.w	800b396 <_svfiprintf_r+0x1c6>
 800b258:	2300      	movs	r3, #0
 800b25a:	f04f 32ff 	mov.w	r2, #4294967295
 800b25e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b262:	f10a 0a01 	add.w	sl, sl, #1
 800b266:	9304      	str	r3, [sp, #16]
 800b268:	9307      	str	r3, [sp, #28]
 800b26a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b26e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b270:	4654      	mov	r4, sl
 800b272:	2205      	movs	r2, #5
 800b274:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b278:	484e      	ldr	r0, [pc, #312]	@ (800b3b4 <_svfiprintf_r+0x1e4>)
 800b27a:	f7f4 ffc9 	bl	8000210 <memchr>
 800b27e:	9a04      	ldr	r2, [sp, #16]
 800b280:	b9d8      	cbnz	r0, 800b2ba <_svfiprintf_r+0xea>
 800b282:	06d0      	lsls	r0, r2, #27
 800b284:	bf44      	itt	mi
 800b286:	2320      	movmi	r3, #32
 800b288:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b28c:	0711      	lsls	r1, r2, #28
 800b28e:	bf44      	itt	mi
 800b290:	232b      	movmi	r3, #43	@ 0x2b
 800b292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b296:	f89a 3000 	ldrb.w	r3, [sl]
 800b29a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b29c:	d015      	beq.n	800b2ca <_svfiprintf_r+0xfa>
 800b29e:	9a07      	ldr	r2, [sp, #28]
 800b2a0:	4654      	mov	r4, sl
 800b2a2:	2000      	movs	r0, #0
 800b2a4:	f04f 0c0a 	mov.w	ip, #10
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2ae:	3b30      	subs	r3, #48	@ 0x30
 800b2b0:	2b09      	cmp	r3, #9
 800b2b2:	d94b      	bls.n	800b34c <_svfiprintf_r+0x17c>
 800b2b4:	b1b0      	cbz	r0, 800b2e4 <_svfiprintf_r+0x114>
 800b2b6:	9207      	str	r2, [sp, #28]
 800b2b8:	e014      	b.n	800b2e4 <_svfiprintf_r+0x114>
 800b2ba:	eba0 0308 	sub.w	r3, r0, r8
 800b2be:	fa09 f303 	lsl.w	r3, r9, r3
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	9304      	str	r3, [sp, #16]
 800b2c6:	46a2      	mov	sl, r4
 800b2c8:	e7d2      	b.n	800b270 <_svfiprintf_r+0xa0>
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	1d19      	adds	r1, r3, #4
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	9103      	str	r1, [sp, #12]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	bfbb      	ittet	lt
 800b2d6:	425b      	neglt	r3, r3
 800b2d8:	f042 0202 	orrlt.w	r2, r2, #2
 800b2dc:	9307      	strge	r3, [sp, #28]
 800b2de:	9307      	strlt	r3, [sp, #28]
 800b2e0:	bfb8      	it	lt
 800b2e2:	9204      	strlt	r2, [sp, #16]
 800b2e4:	7823      	ldrb	r3, [r4, #0]
 800b2e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2e8:	d10a      	bne.n	800b300 <_svfiprintf_r+0x130>
 800b2ea:	7863      	ldrb	r3, [r4, #1]
 800b2ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2ee:	d132      	bne.n	800b356 <_svfiprintf_r+0x186>
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	1d1a      	adds	r2, r3, #4
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	9203      	str	r2, [sp, #12]
 800b2f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2fc:	3402      	adds	r4, #2
 800b2fe:	9305      	str	r3, [sp, #20]
 800b300:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b3c4 <_svfiprintf_r+0x1f4>
 800b304:	7821      	ldrb	r1, [r4, #0]
 800b306:	2203      	movs	r2, #3
 800b308:	4650      	mov	r0, sl
 800b30a:	f7f4 ff81 	bl	8000210 <memchr>
 800b30e:	b138      	cbz	r0, 800b320 <_svfiprintf_r+0x150>
 800b310:	9b04      	ldr	r3, [sp, #16]
 800b312:	eba0 000a 	sub.w	r0, r0, sl
 800b316:	2240      	movs	r2, #64	@ 0x40
 800b318:	4082      	lsls	r2, r0
 800b31a:	4313      	orrs	r3, r2
 800b31c:	3401      	adds	r4, #1
 800b31e:	9304      	str	r3, [sp, #16]
 800b320:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b324:	4824      	ldr	r0, [pc, #144]	@ (800b3b8 <_svfiprintf_r+0x1e8>)
 800b326:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b32a:	2206      	movs	r2, #6
 800b32c:	f7f4 ff70 	bl	8000210 <memchr>
 800b330:	2800      	cmp	r0, #0
 800b332:	d036      	beq.n	800b3a2 <_svfiprintf_r+0x1d2>
 800b334:	4b21      	ldr	r3, [pc, #132]	@ (800b3bc <_svfiprintf_r+0x1ec>)
 800b336:	bb1b      	cbnz	r3, 800b380 <_svfiprintf_r+0x1b0>
 800b338:	9b03      	ldr	r3, [sp, #12]
 800b33a:	3307      	adds	r3, #7
 800b33c:	f023 0307 	bic.w	r3, r3, #7
 800b340:	3308      	adds	r3, #8
 800b342:	9303      	str	r3, [sp, #12]
 800b344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b346:	4433      	add	r3, r6
 800b348:	9309      	str	r3, [sp, #36]	@ 0x24
 800b34a:	e76a      	b.n	800b222 <_svfiprintf_r+0x52>
 800b34c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b350:	460c      	mov	r4, r1
 800b352:	2001      	movs	r0, #1
 800b354:	e7a8      	b.n	800b2a8 <_svfiprintf_r+0xd8>
 800b356:	2300      	movs	r3, #0
 800b358:	3401      	adds	r4, #1
 800b35a:	9305      	str	r3, [sp, #20]
 800b35c:	4619      	mov	r1, r3
 800b35e:	f04f 0c0a 	mov.w	ip, #10
 800b362:	4620      	mov	r0, r4
 800b364:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b368:	3a30      	subs	r2, #48	@ 0x30
 800b36a:	2a09      	cmp	r2, #9
 800b36c:	d903      	bls.n	800b376 <_svfiprintf_r+0x1a6>
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d0c6      	beq.n	800b300 <_svfiprintf_r+0x130>
 800b372:	9105      	str	r1, [sp, #20]
 800b374:	e7c4      	b.n	800b300 <_svfiprintf_r+0x130>
 800b376:	fb0c 2101 	mla	r1, ip, r1, r2
 800b37a:	4604      	mov	r4, r0
 800b37c:	2301      	movs	r3, #1
 800b37e:	e7f0      	b.n	800b362 <_svfiprintf_r+0x192>
 800b380:	ab03      	add	r3, sp, #12
 800b382:	9300      	str	r3, [sp, #0]
 800b384:	462a      	mov	r2, r5
 800b386:	4b0e      	ldr	r3, [pc, #56]	@ (800b3c0 <_svfiprintf_r+0x1f0>)
 800b388:	a904      	add	r1, sp, #16
 800b38a:	4638      	mov	r0, r7
 800b38c:	f7fc fff6 	bl	800837c <_printf_float>
 800b390:	1c42      	adds	r2, r0, #1
 800b392:	4606      	mov	r6, r0
 800b394:	d1d6      	bne.n	800b344 <_svfiprintf_r+0x174>
 800b396:	89ab      	ldrh	r3, [r5, #12]
 800b398:	065b      	lsls	r3, r3, #25
 800b39a:	f53f af2d 	bmi.w	800b1f8 <_svfiprintf_r+0x28>
 800b39e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3a0:	e72c      	b.n	800b1fc <_svfiprintf_r+0x2c>
 800b3a2:	ab03      	add	r3, sp, #12
 800b3a4:	9300      	str	r3, [sp, #0]
 800b3a6:	462a      	mov	r2, r5
 800b3a8:	4b05      	ldr	r3, [pc, #20]	@ (800b3c0 <_svfiprintf_r+0x1f0>)
 800b3aa:	a904      	add	r1, sp, #16
 800b3ac:	4638      	mov	r0, r7
 800b3ae:	f7fd fa7d 	bl	80088ac <_printf_i>
 800b3b2:	e7ed      	b.n	800b390 <_svfiprintf_r+0x1c0>
 800b3b4:	0800c079 	.word	0x0800c079
 800b3b8:	0800c083 	.word	0x0800c083
 800b3bc:	0800837d 	.word	0x0800837d
 800b3c0:	0800b11b 	.word	0x0800b11b
 800b3c4:	0800c07f 	.word	0x0800c07f

0800b3c8 <__sflush_r>:
 800b3c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d0:	0716      	lsls	r6, r2, #28
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	460c      	mov	r4, r1
 800b3d6:	d454      	bmi.n	800b482 <__sflush_r+0xba>
 800b3d8:	684b      	ldr	r3, [r1, #4]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	dc02      	bgt.n	800b3e4 <__sflush_r+0x1c>
 800b3de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	dd48      	ble.n	800b476 <__sflush_r+0xae>
 800b3e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3e6:	2e00      	cmp	r6, #0
 800b3e8:	d045      	beq.n	800b476 <__sflush_r+0xae>
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b3f0:	682f      	ldr	r7, [r5, #0]
 800b3f2:	6a21      	ldr	r1, [r4, #32]
 800b3f4:	602b      	str	r3, [r5, #0]
 800b3f6:	d030      	beq.n	800b45a <__sflush_r+0x92>
 800b3f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	0759      	lsls	r1, r3, #29
 800b3fe:	d505      	bpl.n	800b40c <__sflush_r+0x44>
 800b400:	6863      	ldr	r3, [r4, #4]
 800b402:	1ad2      	subs	r2, r2, r3
 800b404:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b406:	b10b      	cbz	r3, 800b40c <__sflush_r+0x44>
 800b408:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b40a:	1ad2      	subs	r2, r2, r3
 800b40c:	2300      	movs	r3, #0
 800b40e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b410:	6a21      	ldr	r1, [r4, #32]
 800b412:	4628      	mov	r0, r5
 800b414:	47b0      	blx	r6
 800b416:	1c43      	adds	r3, r0, #1
 800b418:	89a3      	ldrh	r3, [r4, #12]
 800b41a:	d106      	bne.n	800b42a <__sflush_r+0x62>
 800b41c:	6829      	ldr	r1, [r5, #0]
 800b41e:	291d      	cmp	r1, #29
 800b420:	d82b      	bhi.n	800b47a <__sflush_r+0xb2>
 800b422:	4a2a      	ldr	r2, [pc, #168]	@ (800b4cc <__sflush_r+0x104>)
 800b424:	410a      	asrs	r2, r1
 800b426:	07d6      	lsls	r6, r2, #31
 800b428:	d427      	bmi.n	800b47a <__sflush_r+0xb2>
 800b42a:	2200      	movs	r2, #0
 800b42c:	6062      	str	r2, [r4, #4]
 800b42e:	04d9      	lsls	r1, r3, #19
 800b430:	6922      	ldr	r2, [r4, #16]
 800b432:	6022      	str	r2, [r4, #0]
 800b434:	d504      	bpl.n	800b440 <__sflush_r+0x78>
 800b436:	1c42      	adds	r2, r0, #1
 800b438:	d101      	bne.n	800b43e <__sflush_r+0x76>
 800b43a:	682b      	ldr	r3, [r5, #0]
 800b43c:	b903      	cbnz	r3, 800b440 <__sflush_r+0x78>
 800b43e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b442:	602f      	str	r7, [r5, #0]
 800b444:	b1b9      	cbz	r1, 800b476 <__sflush_r+0xae>
 800b446:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b44a:	4299      	cmp	r1, r3
 800b44c:	d002      	beq.n	800b454 <__sflush_r+0x8c>
 800b44e:	4628      	mov	r0, r5
 800b450:	f7fe fd92 	bl	8009f78 <_free_r>
 800b454:	2300      	movs	r3, #0
 800b456:	6363      	str	r3, [r4, #52]	@ 0x34
 800b458:	e00d      	b.n	800b476 <__sflush_r+0xae>
 800b45a:	2301      	movs	r3, #1
 800b45c:	4628      	mov	r0, r5
 800b45e:	47b0      	blx	r6
 800b460:	4602      	mov	r2, r0
 800b462:	1c50      	adds	r0, r2, #1
 800b464:	d1c9      	bne.n	800b3fa <__sflush_r+0x32>
 800b466:	682b      	ldr	r3, [r5, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d0c6      	beq.n	800b3fa <__sflush_r+0x32>
 800b46c:	2b1d      	cmp	r3, #29
 800b46e:	d001      	beq.n	800b474 <__sflush_r+0xac>
 800b470:	2b16      	cmp	r3, #22
 800b472:	d11e      	bne.n	800b4b2 <__sflush_r+0xea>
 800b474:	602f      	str	r7, [r5, #0]
 800b476:	2000      	movs	r0, #0
 800b478:	e022      	b.n	800b4c0 <__sflush_r+0xf8>
 800b47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b47e:	b21b      	sxth	r3, r3
 800b480:	e01b      	b.n	800b4ba <__sflush_r+0xf2>
 800b482:	690f      	ldr	r7, [r1, #16]
 800b484:	2f00      	cmp	r7, #0
 800b486:	d0f6      	beq.n	800b476 <__sflush_r+0xae>
 800b488:	0793      	lsls	r3, r2, #30
 800b48a:	680e      	ldr	r6, [r1, #0]
 800b48c:	bf08      	it	eq
 800b48e:	694b      	ldreq	r3, [r1, #20]
 800b490:	600f      	str	r7, [r1, #0]
 800b492:	bf18      	it	ne
 800b494:	2300      	movne	r3, #0
 800b496:	eba6 0807 	sub.w	r8, r6, r7
 800b49a:	608b      	str	r3, [r1, #8]
 800b49c:	f1b8 0f00 	cmp.w	r8, #0
 800b4a0:	dde9      	ble.n	800b476 <__sflush_r+0xae>
 800b4a2:	6a21      	ldr	r1, [r4, #32]
 800b4a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b4a6:	4643      	mov	r3, r8
 800b4a8:	463a      	mov	r2, r7
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	47b0      	blx	r6
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	dc08      	bgt.n	800b4c4 <__sflush_r+0xfc>
 800b4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4ba:	81a3      	strh	r3, [r4, #12]
 800b4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4c4:	4407      	add	r7, r0
 800b4c6:	eba8 0800 	sub.w	r8, r8, r0
 800b4ca:	e7e7      	b.n	800b49c <__sflush_r+0xd4>
 800b4cc:	dfbffffe 	.word	0xdfbffffe

0800b4d0 <_fflush_r>:
 800b4d0:	b538      	push	{r3, r4, r5, lr}
 800b4d2:	690b      	ldr	r3, [r1, #16]
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	460c      	mov	r4, r1
 800b4d8:	b913      	cbnz	r3, 800b4e0 <_fflush_r+0x10>
 800b4da:	2500      	movs	r5, #0
 800b4dc:	4628      	mov	r0, r5
 800b4de:	bd38      	pop	{r3, r4, r5, pc}
 800b4e0:	b118      	cbz	r0, 800b4ea <_fflush_r+0x1a>
 800b4e2:	6a03      	ldr	r3, [r0, #32]
 800b4e4:	b90b      	cbnz	r3, 800b4ea <_fflush_r+0x1a>
 800b4e6:	f7fd fda1 	bl	800902c <__sinit>
 800b4ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d0f3      	beq.n	800b4da <_fflush_r+0xa>
 800b4f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4f4:	07d0      	lsls	r0, r2, #31
 800b4f6:	d404      	bmi.n	800b502 <_fflush_r+0x32>
 800b4f8:	0599      	lsls	r1, r3, #22
 800b4fa:	d402      	bmi.n	800b502 <_fflush_r+0x32>
 800b4fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4fe:	f7fd fece 	bl	800929e <__retarget_lock_acquire_recursive>
 800b502:	4628      	mov	r0, r5
 800b504:	4621      	mov	r1, r4
 800b506:	f7ff ff5f 	bl	800b3c8 <__sflush_r>
 800b50a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b50c:	07da      	lsls	r2, r3, #31
 800b50e:	4605      	mov	r5, r0
 800b510:	d4e4      	bmi.n	800b4dc <_fflush_r+0xc>
 800b512:	89a3      	ldrh	r3, [r4, #12]
 800b514:	059b      	lsls	r3, r3, #22
 800b516:	d4e1      	bmi.n	800b4dc <_fflush_r+0xc>
 800b518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b51a:	f7fd fec1 	bl	80092a0 <__retarget_lock_release_recursive>
 800b51e:	e7dd      	b.n	800b4dc <_fflush_r+0xc>

0800b520 <memmove>:
 800b520:	4288      	cmp	r0, r1
 800b522:	b510      	push	{r4, lr}
 800b524:	eb01 0402 	add.w	r4, r1, r2
 800b528:	d902      	bls.n	800b530 <memmove+0x10>
 800b52a:	4284      	cmp	r4, r0
 800b52c:	4623      	mov	r3, r4
 800b52e:	d807      	bhi.n	800b540 <memmove+0x20>
 800b530:	1e43      	subs	r3, r0, #1
 800b532:	42a1      	cmp	r1, r4
 800b534:	d008      	beq.n	800b548 <memmove+0x28>
 800b536:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b53a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b53e:	e7f8      	b.n	800b532 <memmove+0x12>
 800b540:	4402      	add	r2, r0
 800b542:	4601      	mov	r1, r0
 800b544:	428a      	cmp	r2, r1
 800b546:	d100      	bne.n	800b54a <memmove+0x2a>
 800b548:	bd10      	pop	{r4, pc}
 800b54a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b54e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b552:	e7f7      	b.n	800b544 <memmove+0x24>

0800b554 <__assert_func>:
 800b554:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b556:	4614      	mov	r4, r2
 800b558:	461a      	mov	r2, r3
 800b55a:	4b09      	ldr	r3, [pc, #36]	@ (800b580 <__assert_func+0x2c>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4605      	mov	r5, r0
 800b560:	68d8      	ldr	r0, [r3, #12]
 800b562:	b954      	cbnz	r4, 800b57a <__assert_func+0x26>
 800b564:	4b07      	ldr	r3, [pc, #28]	@ (800b584 <__assert_func+0x30>)
 800b566:	461c      	mov	r4, r3
 800b568:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b56c:	9100      	str	r1, [sp, #0]
 800b56e:	462b      	mov	r3, r5
 800b570:	4905      	ldr	r1, [pc, #20]	@ (800b588 <__assert_func+0x34>)
 800b572:	f000 f84f 	bl	800b614 <fiprintf>
 800b576:	f000 f85f 	bl	800b638 <abort>
 800b57a:	4b04      	ldr	r3, [pc, #16]	@ (800b58c <__assert_func+0x38>)
 800b57c:	e7f4      	b.n	800b568 <__assert_func+0x14>
 800b57e:	bf00      	nop
 800b580:	20000188 	.word	0x20000188
 800b584:	0800c0c5 	.word	0x0800c0c5
 800b588:	0800c097 	.word	0x0800c097
 800b58c:	0800c08a 	.word	0x0800c08a

0800b590 <_calloc_r>:
 800b590:	b570      	push	{r4, r5, r6, lr}
 800b592:	fba1 5402 	umull	r5, r4, r1, r2
 800b596:	b93c      	cbnz	r4, 800b5a8 <_calloc_r+0x18>
 800b598:	4629      	mov	r1, r5
 800b59a:	f7fb ffb9 	bl	8007510 <_malloc_r>
 800b59e:	4606      	mov	r6, r0
 800b5a0:	b928      	cbnz	r0, 800b5ae <_calloc_r+0x1e>
 800b5a2:	2600      	movs	r6, #0
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	bd70      	pop	{r4, r5, r6, pc}
 800b5a8:	220c      	movs	r2, #12
 800b5aa:	6002      	str	r2, [r0, #0]
 800b5ac:	e7f9      	b.n	800b5a2 <_calloc_r+0x12>
 800b5ae:	462a      	mov	r2, r5
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	f7fd fdd4 	bl	800915e <memset>
 800b5b6:	e7f5      	b.n	800b5a4 <_calloc_r+0x14>

0800b5b8 <_realloc_r>:
 800b5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5bc:	4680      	mov	r8, r0
 800b5be:	4615      	mov	r5, r2
 800b5c0:	460c      	mov	r4, r1
 800b5c2:	b921      	cbnz	r1, 800b5ce <_realloc_r+0x16>
 800b5c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c8:	4611      	mov	r1, r2
 800b5ca:	f7fb bfa1 	b.w	8007510 <_malloc_r>
 800b5ce:	b92a      	cbnz	r2, 800b5dc <_realloc_r+0x24>
 800b5d0:	f7fe fcd2 	bl	8009f78 <_free_r>
 800b5d4:	2400      	movs	r4, #0
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5dc:	f000 f833 	bl	800b646 <_malloc_usable_size_r>
 800b5e0:	4285      	cmp	r5, r0
 800b5e2:	4606      	mov	r6, r0
 800b5e4:	d802      	bhi.n	800b5ec <_realloc_r+0x34>
 800b5e6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5ea:	d8f4      	bhi.n	800b5d6 <_realloc_r+0x1e>
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	4640      	mov	r0, r8
 800b5f0:	f7fb ff8e 	bl	8007510 <_malloc_r>
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	d0ec      	beq.n	800b5d4 <_realloc_r+0x1c>
 800b5fa:	42b5      	cmp	r5, r6
 800b5fc:	462a      	mov	r2, r5
 800b5fe:	4621      	mov	r1, r4
 800b600:	bf28      	it	cs
 800b602:	4632      	movcs	r2, r6
 800b604:	f7fd fe4d 	bl	80092a2 <memcpy>
 800b608:	4621      	mov	r1, r4
 800b60a:	4640      	mov	r0, r8
 800b60c:	f7fe fcb4 	bl	8009f78 <_free_r>
 800b610:	463c      	mov	r4, r7
 800b612:	e7e0      	b.n	800b5d6 <_realloc_r+0x1e>

0800b614 <fiprintf>:
 800b614:	b40e      	push	{r1, r2, r3}
 800b616:	b503      	push	{r0, r1, lr}
 800b618:	4601      	mov	r1, r0
 800b61a:	ab03      	add	r3, sp, #12
 800b61c:	4805      	ldr	r0, [pc, #20]	@ (800b634 <fiprintf+0x20>)
 800b61e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b622:	6800      	ldr	r0, [r0, #0]
 800b624:	9301      	str	r3, [sp, #4]
 800b626:	f000 f83f 	bl	800b6a8 <_vfiprintf_r>
 800b62a:	b002      	add	sp, #8
 800b62c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b630:	b003      	add	sp, #12
 800b632:	4770      	bx	lr
 800b634:	20000188 	.word	0x20000188

0800b638 <abort>:
 800b638:	b508      	push	{r3, lr}
 800b63a:	2006      	movs	r0, #6
 800b63c:	f000 fa08 	bl	800ba50 <raise>
 800b640:	2001      	movs	r0, #1
 800b642:	f7f7 fbc3 	bl	8002dcc <_exit>

0800b646 <_malloc_usable_size_r>:
 800b646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b64a:	1f18      	subs	r0, r3, #4
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	bfbc      	itt	lt
 800b650:	580b      	ldrlt	r3, [r1, r0]
 800b652:	18c0      	addlt	r0, r0, r3
 800b654:	4770      	bx	lr

0800b656 <__sfputc_r>:
 800b656:	6893      	ldr	r3, [r2, #8]
 800b658:	3b01      	subs	r3, #1
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	b410      	push	{r4}
 800b65e:	6093      	str	r3, [r2, #8]
 800b660:	da08      	bge.n	800b674 <__sfputc_r+0x1e>
 800b662:	6994      	ldr	r4, [r2, #24]
 800b664:	42a3      	cmp	r3, r4
 800b666:	db01      	blt.n	800b66c <__sfputc_r+0x16>
 800b668:	290a      	cmp	r1, #10
 800b66a:	d103      	bne.n	800b674 <__sfputc_r+0x1e>
 800b66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b670:	f000 b932 	b.w	800b8d8 <__swbuf_r>
 800b674:	6813      	ldr	r3, [r2, #0]
 800b676:	1c58      	adds	r0, r3, #1
 800b678:	6010      	str	r0, [r2, #0]
 800b67a:	7019      	strb	r1, [r3, #0]
 800b67c:	4608      	mov	r0, r1
 800b67e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <__sfputs_r>:
 800b684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b686:	4606      	mov	r6, r0
 800b688:	460f      	mov	r7, r1
 800b68a:	4614      	mov	r4, r2
 800b68c:	18d5      	adds	r5, r2, r3
 800b68e:	42ac      	cmp	r4, r5
 800b690:	d101      	bne.n	800b696 <__sfputs_r+0x12>
 800b692:	2000      	movs	r0, #0
 800b694:	e007      	b.n	800b6a6 <__sfputs_r+0x22>
 800b696:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b69a:	463a      	mov	r2, r7
 800b69c:	4630      	mov	r0, r6
 800b69e:	f7ff ffda 	bl	800b656 <__sfputc_r>
 800b6a2:	1c43      	adds	r3, r0, #1
 800b6a4:	d1f3      	bne.n	800b68e <__sfputs_r+0xa>
 800b6a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6a8 <_vfiprintf_r>:
 800b6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ac:	460d      	mov	r5, r1
 800b6ae:	b09d      	sub	sp, #116	@ 0x74
 800b6b0:	4614      	mov	r4, r2
 800b6b2:	4698      	mov	r8, r3
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	b118      	cbz	r0, 800b6c0 <_vfiprintf_r+0x18>
 800b6b8:	6a03      	ldr	r3, [r0, #32]
 800b6ba:	b90b      	cbnz	r3, 800b6c0 <_vfiprintf_r+0x18>
 800b6bc:	f7fd fcb6 	bl	800902c <__sinit>
 800b6c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6c2:	07d9      	lsls	r1, r3, #31
 800b6c4:	d405      	bmi.n	800b6d2 <_vfiprintf_r+0x2a>
 800b6c6:	89ab      	ldrh	r3, [r5, #12]
 800b6c8:	059a      	lsls	r2, r3, #22
 800b6ca:	d402      	bmi.n	800b6d2 <_vfiprintf_r+0x2a>
 800b6cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6ce:	f7fd fde6 	bl	800929e <__retarget_lock_acquire_recursive>
 800b6d2:	89ab      	ldrh	r3, [r5, #12]
 800b6d4:	071b      	lsls	r3, r3, #28
 800b6d6:	d501      	bpl.n	800b6dc <_vfiprintf_r+0x34>
 800b6d8:	692b      	ldr	r3, [r5, #16]
 800b6da:	b99b      	cbnz	r3, 800b704 <_vfiprintf_r+0x5c>
 800b6dc:	4629      	mov	r1, r5
 800b6de:	4630      	mov	r0, r6
 800b6e0:	f000 f938 	bl	800b954 <__swsetup_r>
 800b6e4:	b170      	cbz	r0, 800b704 <_vfiprintf_r+0x5c>
 800b6e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6e8:	07dc      	lsls	r4, r3, #31
 800b6ea:	d504      	bpl.n	800b6f6 <_vfiprintf_r+0x4e>
 800b6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f0:	b01d      	add	sp, #116	@ 0x74
 800b6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f6:	89ab      	ldrh	r3, [r5, #12]
 800b6f8:	0598      	lsls	r0, r3, #22
 800b6fa:	d4f7      	bmi.n	800b6ec <_vfiprintf_r+0x44>
 800b6fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6fe:	f7fd fdcf 	bl	80092a0 <__retarget_lock_release_recursive>
 800b702:	e7f3      	b.n	800b6ec <_vfiprintf_r+0x44>
 800b704:	2300      	movs	r3, #0
 800b706:	9309      	str	r3, [sp, #36]	@ 0x24
 800b708:	2320      	movs	r3, #32
 800b70a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b70e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b712:	2330      	movs	r3, #48	@ 0x30
 800b714:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b8c4 <_vfiprintf_r+0x21c>
 800b718:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b71c:	f04f 0901 	mov.w	r9, #1
 800b720:	4623      	mov	r3, r4
 800b722:	469a      	mov	sl, r3
 800b724:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b728:	b10a      	cbz	r2, 800b72e <_vfiprintf_r+0x86>
 800b72a:	2a25      	cmp	r2, #37	@ 0x25
 800b72c:	d1f9      	bne.n	800b722 <_vfiprintf_r+0x7a>
 800b72e:	ebba 0b04 	subs.w	fp, sl, r4
 800b732:	d00b      	beq.n	800b74c <_vfiprintf_r+0xa4>
 800b734:	465b      	mov	r3, fp
 800b736:	4622      	mov	r2, r4
 800b738:	4629      	mov	r1, r5
 800b73a:	4630      	mov	r0, r6
 800b73c:	f7ff ffa2 	bl	800b684 <__sfputs_r>
 800b740:	3001      	adds	r0, #1
 800b742:	f000 80a7 	beq.w	800b894 <_vfiprintf_r+0x1ec>
 800b746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b748:	445a      	add	r2, fp
 800b74a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b74c:	f89a 3000 	ldrb.w	r3, [sl]
 800b750:	2b00      	cmp	r3, #0
 800b752:	f000 809f 	beq.w	800b894 <_vfiprintf_r+0x1ec>
 800b756:	2300      	movs	r3, #0
 800b758:	f04f 32ff 	mov.w	r2, #4294967295
 800b75c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b760:	f10a 0a01 	add.w	sl, sl, #1
 800b764:	9304      	str	r3, [sp, #16]
 800b766:	9307      	str	r3, [sp, #28]
 800b768:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b76c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b76e:	4654      	mov	r4, sl
 800b770:	2205      	movs	r2, #5
 800b772:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b776:	4853      	ldr	r0, [pc, #332]	@ (800b8c4 <_vfiprintf_r+0x21c>)
 800b778:	f7f4 fd4a 	bl	8000210 <memchr>
 800b77c:	9a04      	ldr	r2, [sp, #16]
 800b77e:	b9d8      	cbnz	r0, 800b7b8 <_vfiprintf_r+0x110>
 800b780:	06d1      	lsls	r1, r2, #27
 800b782:	bf44      	itt	mi
 800b784:	2320      	movmi	r3, #32
 800b786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b78a:	0713      	lsls	r3, r2, #28
 800b78c:	bf44      	itt	mi
 800b78e:	232b      	movmi	r3, #43	@ 0x2b
 800b790:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b794:	f89a 3000 	ldrb.w	r3, [sl]
 800b798:	2b2a      	cmp	r3, #42	@ 0x2a
 800b79a:	d015      	beq.n	800b7c8 <_vfiprintf_r+0x120>
 800b79c:	9a07      	ldr	r2, [sp, #28]
 800b79e:	4654      	mov	r4, sl
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	f04f 0c0a 	mov.w	ip, #10
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7ac:	3b30      	subs	r3, #48	@ 0x30
 800b7ae:	2b09      	cmp	r3, #9
 800b7b0:	d94b      	bls.n	800b84a <_vfiprintf_r+0x1a2>
 800b7b2:	b1b0      	cbz	r0, 800b7e2 <_vfiprintf_r+0x13a>
 800b7b4:	9207      	str	r2, [sp, #28]
 800b7b6:	e014      	b.n	800b7e2 <_vfiprintf_r+0x13a>
 800b7b8:	eba0 0308 	sub.w	r3, r0, r8
 800b7bc:	fa09 f303 	lsl.w	r3, r9, r3
 800b7c0:	4313      	orrs	r3, r2
 800b7c2:	9304      	str	r3, [sp, #16]
 800b7c4:	46a2      	mov	sl, r4
 800b7c6:	e7d2      	b.n	800b76e <_vfiprintf_r+0xc6>
 800b7c8:	9b03      	ldr	r3, [sp, #12]
 800b7ca:	1d19      	adds	r1, r3, #4
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	9103      	str	r1, [sp, #12]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	bfbb      	ittet	lt
 800b7d4:	425b      	neglt	r3, r3
 800b7d6:	f042 0202 	orrlt.w	r2, r2, #2
 800b7da:	9307      	strge	r3, [sp, #28]
 800b7dc:	9307      	strlt	r3, [sp, #28]
 800b7de:	bfb8      	it	lt
 800b7e0:	9204      	strlt	r2, [sp, #16]
 800b7e2:	7823      	ldrb	r3, [r4, #0]
 800b7e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7e6:	d10a      	bne.n	800b7fe <_vfiprintf_r+0x156>
 800b7e8:	7863      	ldrb	r3, [r4, #1]
 800b7ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7ec:	d132      	bne.n	800b854 <_vfiprintf_r+0x1ac>
 800b7ee:	9b03      	ldr	r3, [sp, #12]
 800b7f0:	1d1a      	adds	r2, r3, #4
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	9203      	str	r2, [sp, #12]
 800b7f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b7fa:	3402      	adds	r4, #2
 800b7fc:	9305      	str	r3, [sp, #20]
 800b7fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b8d4 <_vfiprintf_r+0x22c>
 800b802:	7821      	ldrb	r1, [r4, #0]
 800b804:	2203      	movs	r2, #3
 800b806:	4650      	mov	r0, sl
 800b808:	f7f4 fd02 	bl	8000210 <memchr>
 800b80c:	b138      	cbz	r0, 800b81e <_vfiprintf_r+0x176>
 800b80e:	9b04      	ldr	r3, [sp, #16]
 800b810:	eba0 000a 	sub.w	r0, r0, sl
 800b814:	2240      	movs	r2, #64	@ 0x40
 800b816:	4082      	lsls	r2, r0
 800b818:	4313      	orrs	r3, r2
 800b81a:	3401      	adds	r4, #1
 800b81c:	9304      	str	r3, [sp, #16]
 800b81e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b822:	4829      	ldr	r0, [pc, #164]	@ (800b8c8 <_vfiprintf_r+0x220>)
 800b824:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b828:	2206      	movs	r2, #6
 800b82a:	f7f4 fcf1 	bl	8000210 <memchr>
 800b82e:	2800      	cmp	r0, #0
 800b830:	d03f      	beq.n	800b8b2 <_vfiprintf_r+0x20a>
 800b832:	4b26      	ldr	r3, [pc, #152]	@ (800b8cc <_vfiprintf_r+0x224>)
 800b834:	bb1b      	cbnz	r3, 800b87e <_vfiprintf_r+0x1d6>
 800b836:	9b03      	ldr	r3, [sp, #12]
 800b838:	3307      	adds	r3, #7
 800b83a:	f023 0307 	bic.w	r3, r3, #7
 800b83e:	3308      	adds	r3, #8
 800b840:	9303      	str	r3, [sp, #12]
 800b842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b844:	443b      	add	r3, r7
 800b846:	9309      	str	r3, [sp, #36]	@ 0x24
 800b848:	e76a      	b.n	800b720 <_vfiprintf_r+0x78>
 800b84a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b84e:	460c      	mov	r4, r1
 800b850:	2001      	movs	r0, #1
 800b852:	e7a8      	b.n	800b7a6 <_vfiprintf_r+0xfe>
 800b854:	2300      	movs	r3, #0
 800b856:	3401      	adds	r4, #1
 800b858:	9305      	str	r3, [sp, #20]
 800b85a:	4619      	mov	r1, r3
 800b85c:	f04f 0c0a 	mov.w	ip, #10
 800b860:	4620      	mov	r0, r4
 800b862:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b866:	3a30      	subs	r2, #48	@ 0x30
 800b868:	2a09      	cmp	r2, #9
 800b86a:	d903      	bls.n	800b874 <_vfiprintf_r+0x1cc>
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d0c6      	beq.n	800b7fe <_vfiprintf_r+0x156>
 800b870:	9105      	str	r1, [sp, #20]
 800b872:	e7c4      	b.n	800b7fe <_vfiprintf_r+0x156>
 800b874:	fb0c 2101 	mla	r1, ip, r1, r2
 800b878:	4604      	mov	r4, r0
 800b87a:	2301      	movs	r3, #1
 800b87c:	e7f0      	b.n	800b860 <_vfiprintf_r+0x1b8>
 800b87e:	ab03      	add	r3, sp, #12
 800b880:	9300      	str	r3, [sp, #0]
 800b882:	462a      	mov	r2, r5
 800b884:	4b12      	ldr	r3, [pc, #72]	@ (800b8d0 <_vfiprintf_r+0x228>)
 800b886:	a904      	add	r1, sp, #16
 800b888:	4630      	mov	r0, r6
 800b88a:	f7fc fd77 	bl	800837c <_printf_float>
 800b88e:	4607      	mov	r7, r0
 800b890:	1c78      	adds	r0, r7, #1
 800b892:	d1d6      	bne.n	800b842 <_vfiprintf_r+0x19a>
 800b894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b896:	07d9      	lsls	r1, r3, #31
 800b898:	d405      	bmi.n	800b8a6 <_vfiprintf_r+0x1fe>
 800b89a:	89ab      	ldrh	r3, [r5, #12]
 800b89c:	059a      	lsls	r2, r3, #22
 800b89e:	d402      	bmi.n	800b8a6 <_vfiprintf_r+0x1fe>
 800b8a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8a2:	f7fd fcfd 	bl	80092a0 <__retarget_lock_release_recursive>
 800b8a6:	89ab      	ldrh	r3, [r5, #12]
 800b8a8:	065b      	lsls	r3, r3, #25
 800b8aa:	f53f af1f 	bmi.w	800b6ec <_vfiprintf_r+0x44>
 800b8ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8b0:	e71e      	b.n	800b6f0 <_vfiprintf_r+0x48>
 800b8b2:	ab03      	add	r3, sp, #12
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4b05      	ldr	r3, [pc, #20]	@ (800b8d0 <_vfiprintf_r+0x228>)
 800b8ba:	a904      	add	r1, sp, #16
 800b8bc:	4630      	mov	r0, r6
 800b8be:	f7fc fff5 	bl	80088ac <_printf_i>
 800b8c2:	e7e4      	b.n	800b88e <_vfiprintf_r+0x1e6>
 800b8c4:	0800c079 	.word	0x0800c079
 800b8c8:	0800c083 	.word	0x0800c083
 800b8cc:	0800837d 	.word	0x0800837d
 800b8d0:	0800b685 	.word	0x0800b685
 800b8d4:	0800c07f 	.word	0x0800c07f

0800b8d8 <__swbuf_r>:
 800b8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8da:	460e      	mov	r6, r1
 800b8dc:	4614      	mov	r4, r2
 800b8de:	4605      	mov	r5, r0
 800b8e0:	b118      	cbz	r0, 800b8ea <__swbuf_r+0x12>
 800b8e2:	6a03      	ldr	r3, [r0, #32]
 800b8e4:	b90b      	cbnz	r3, 800b8ea <__swbuf_r+0x12>
 800b8e6:	f7fd fba1 	bl	800902c <__sinit>
 800b8ea:	69a3      	ldr	r3, [r4, #24]
 800b8ec:	60a3      	str	r3, [r4, #8]
 800b8ee:	89a3      	ldrh	r3, [r4, #12]
 800b8f0:	071a      	lsls	r2, r3, #28
 800b8f2:	d501      	bpl.n	800b8f8 <__swbuf_r+0x20>
 800b8f4:	6923      	ldr	r3, [r4, #16]
 800b8f6:	b943      	cbnz	r3, 800b90a <__swbuf_r+0x32>
 800b8f8:	4621      	mov	r1, r4
 800b8fa:	4628      	mov	r0, r5
 800b8fc:	f000 f82a 	bl	800b954 <__swsetup_r>
 800b900:	b118      	cbz	r0, 800b90a <__swbuf_r+0x32>
 800b902:	f04f 37ff 	mov.w	r7, #4294967295
 800b906:	4638      	mov	r0, r7
 800b908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b90a:	6823      	ldr	r3, [r4, #0]
 800b90c:	6922      	ldr	r2, [r4, #16]
 800b90e:	1a98      	subs	r0, r3, r2
 800b910:	6963      	ldr	r3, [r4, #20]
 800b912:	b2f6      	uxtb	r6, r6
 800b914:	4283      	cmp	r3, r0
 800b916:	4637      	mov	r7, r6
 800b918:	dc05      	bgt.n	800b926 <__swbuf_r+0x4e>
 800b91a:	4621      	mov	r1, r4
 800b91c:	4628      	mov	r0, r5
 800b91e:	f7ff fdd7 	bl	800b4d0 <_fflush_r>
 800b922:	2800      	cmp	r0, #0
 800b924:	d1ed      	bne.n	800b902 <__swbuf_r+0x2a>
 800b926:	68a3      	ldr	r3, [r4, #8]
 800b928:	3b01      	subs	r3, #1
 800b92a:	60a3      	str	r3, [r4, #8]
 800b92c:	6823      	ldr	r3, [r4, #0]
 800b92e:	1c5a      	adds	r2, r3, #1
 800b930:	6022      	str	r2, [r4, #0]
 800b932:	701e      	strb	r6, [r3, #0]
 800b934:	6962      	ldr	r2, [r4, #20]
 800b936:	1c43      	adds	r3, r0, #1
 800b938:	429a      	cmp	r2, r3
 800b93a:	d004      	beq.n	800b946 <__swbuf_r+0x6e>
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	07db      	lsls	r3, r3, #31
 800b940:	d5e1      	bpl.n	800b906 <__swbuf_r+0x2e>
 800b942:	2e0a      	cmp	r6, #10
 800b944:	d1df      	bne.n	800b906 <__swbuf_r+0x2e>
 800b946:	4621      	mov	r1, r4
 800b948:	4628      	mov	r0, r5
 800b94a:	f7ff fdc1 	bl	800b4d0 <_fflush_r>
 800b94e:	2800      	cmp	r0, #0
 800b950:	d0d9      	beq.n	800b906 <__swbuf_r+0x2e>
 800b952:	e7d6      	b.n	800b902 <__swbuf_r+0x2a>

0800b954 <__swsetup_r>:
 800b954:	b538      	push	{r3, r4, r5, lr}
 800b956:	4b29      	ldr	r3, [pc, #164]	@ (800b9fc <__swsetup_r+0xa8>)
 800b958:	4605      	mov	r5, r0
 800b95a:	6818      	ldr	r0, [r3, #0]
 800b95c:	460c      	mov	r4, r1
 800b95e:	b118      	cbz	r0, 800b968 <__swsetup_r+0x14>
 800b960:	6a03      	ldr	r3, [r0, #32]
 800b962:	b90b      	cbnz	r3, 800b968 <__swsetup_r+0x14>
 800b964:	f7fd fb62 	bl	800902c <__sinit>
 800b968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b96c:	0719      	lsls	r1, r3, #28
 800b96e:	d422      	bmi.n	800b9b6 <__swsetup_r+0x62>
 800b970:	06da      	lsls	r2, r3, #27
 800b972:	d407      	bmi.n	800b984 <__swsetup_r+0x30>
 800b974:	2209      	movs	r2, #9
 800b976:	602a      	str	r2, [r5, #0]
 800b978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b97c:	81a3      	strh	r3, [r4, #12]
 800b97e:	f04f 30ff 	mov.w	r0, #4294967295
 800b982:	e033      	b.n	800b9ec <__swsetup_r+0x98>
 800b984:	0758      	lsls	r0, r3, #29
 800b986:	d512      	bpl.n	800b9ae <__swsetup_r+0x5a>
 800b988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b98a:	b141      	cbz	r1, 800b99e <__swsetup_r+0x4a>
 800b98c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b990:	4299      	cmp	r1, r3
 800b992:	d002      	beq.n	800b99a <__swsetup_r+0x46>
 800b994:	4628      	mov	r0, r5
 800b996:	f7fe faef 	bl	8009f78 <_free_r>
 800b99a:	2300      	movs	r3, #0
 800b99c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b99e:	89a3      	ldrh	r3, [r4, #12]
 800b9a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b9a4:	81a3      	strh	r3, [r4, #12]
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	6063      	str	r3, [r4, #4]
 800b9aa:	6923      	ldr	r3, [r4, #16]
 800b9ac:	6023      	str	r3, [r4, #0]
 800b9ae:	89a3      	ldrh	r3, [r4, #12]
 800b9b0:	f043 0308 	orr.w	r3, r3, #8
 800b9b4:	81a3      	strh	r3, [r4, #12]
 800b9b6:	6923      	ldr	r3, [r4, #16]
 800b9b8:	b94b      	cbnz	r3, 800b9ce <__swsetup_r+0x7a>
 800b9ba:	89a3      	ldrh	r3, [r4, #12]
 800b9bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b9c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9c4:	d003      	beq.n	800b9ce <__swsetup_r+0x7a>
 800b9c6:	4621      	mov	r1, r4
 800b9c8:	4628      	mov	r0, r5
 800b9ca:	f000 f883 	bl	800bad4 <__smakebuf_r>
 800b9ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9d2:	f013 0201 	ands.w	r2, r3, #1
 800b9d6:	d00a      	beq.n	800b9ee <__swsetup_r+0x9a>
 800b9d8:	2200      	movs	r2, #0
 800b9da:	60a2      	str	r2, [r4, #8]
 800b9dc:	6962      	ldr	r2, [r4, #20]
 800b9de:	4252      	negs	r2, r2
 800b9e0:	61a2      	str	r2, [r4, #24]
 800b9e2:	6922      	ldr	r2, [r4, #16]
 800b9e4:	b942      	cbnz	r2, 800b9f8 <__swsetup_r+0xa4>
 800b9e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b9ea:	d1c5      	bne.n	800b978 <__swsetup_r+0x24>
 800b9ec:	bd38      	pop	{r3, r4, r5, pc}
 800b9ee:	0799      	lsls	r1, r3, #30
 800b9f0:	bf58      	it	pl
 800b9f2:	6962      	ldrpl	r2, [r4, #20]
 800b9f4:	60a2      	str	r2, [r4, #8]
 800b9f6:	e7f4      	b.n	800b9e2 <__swsetup_r+0x8e>
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	e7f7      	b.n	800b9ec <__swsetup_r+0x98>
 800b9fc:	20000188 	.word	0x20000188

0800ba00 <_raise_r>:
 800ba00:	291f      	cmp	r1, #31
 800ba02:	b538      	push	{r3, r4, r5, lr}
 800ba04:	4605      	mov	r5, r0
 800ba06:	460c      	mov	r4, r1
 800ba08:	d904      	bls.n	800ba14 <_raise_r+0x14>
 800ba0a:	2316      	movs	r3, #22
 800ba0c:	6003      	str	r3, [r0, #0]
 800ba0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba16:	b112      	cbz	r2, 800ba1e <_raise_r+0x1e>
 800ba18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba1c:	b94b      	cbnz	r3, 800ba32 <_raise_r+0x32>
 800ba1e:	4628      	mov	r0, r5
 800ba20:	f000 f830 	bl	800ba84 <_getpid_r>
 800ba24:	4622      	mov	r2, r4
 800ba26:	4601      	mov	r1, r0
 800ba28:	4628      	mov	r0, r5
 800ba2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba2e:	f000 b817 	b.w	800ba60 <_kill_r>
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d00a      	beq.n	800ba4c <_raise_r+0x4c>
 800ba36:	1c59      	adds	r1, r3, #1
 800ba38:	d103      	bne.n	800ba42 <_raise_r+0x42>
 800ba3a:	2316      	movs	r3, #22
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	2001      	movs	r0, #1
 800ba40:	e7e7      	b.n	800ba12 <_raise_r+0x12>
 800ba42:	2100      	movs	r1, #0
 800ba44:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba48:	4620      	mov	r0, r4
 800ba4a:	4798      	blx	r3
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e7e0      	b.n	800ba12 <_raise_r+0x12>

0800ba50 <raise>:
 800ba50:	4b02      	ldr	r3, [pc, #8]	@ (800ba5c <raise+0xc>)
 800ba52:	4601      	mov	r1, r0
 800ba54:	6818      	ldr	r0, [r3, #0]
 800ba56:	f7ff bfd3 	b.w	800ba00 <_raise_r>
 800ba5a:	bf00      	nop
 800ba5c:	20000188 	.word	0x20000188

0800ba60 <_kill_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4d07      	ldr	r5, [pc, #28]	@ (800ba80 <_kill_r+0x20>)
 800ba64:	2300      	movs	r3, #0
 800ba66:	4604      	mov	r4, r0
 800ba68:	4608      	mov	r0, r1
 800ba6a:	4611      	mov	r1, r2
 800ba6c:	602b      	str	r3, [r5, #0]
 800ba6e:	f7f7 f99d 	bl	8002dac <_kill>
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d102      	bne.n	800ba7c <_kill_r+0x1c>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	b103      	cbz	r3, 800ba7c <_kill_r+0x1c>
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	bd38      	pop	{r3, r4, r5, pc}
 800ba7e:	bf00      	nop
 800ba80:	20000940 	.word	0x20000940

0800ba84 <_getpid_r>:
 800ba84:	f7f7 b98a 	b.w	8002d9c <_getpid>

0800ba88 <__swhatbuf_r>:
 800ba88:	b570      	push	{r4, r5, r6, lr}
 800ba8a:	460c      	mov	r4, r1
 800ba8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba90:	2900      	cmp	r1, #0
 800ba92:	b096      	sub	sp, #88	@ 0x58
 800ba94:	4615      	mov	r5, r2
 800ba96:	461e      	mov	r6, r3
 800ba98:	da0d      	bge.n	800bab6 <__swhatbuf_r+0x2e>
 800ba9a:	89a3      	ldrh	r3, [r4, #12]
 800ba9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800baa0:	f04f 0100 	mov.w	r1, #0
 800baa4:	bf14      	ite	ne
 800baa6:	2340      	movne	r3, #64	@ 0x40
 800baa8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800baac:	2000      	movs	r0, #0
 800baae:	6031      	str	r1, [r6, #0]
 800bab0:	602b      	str	r3, [r5, #0]
 800bab2:	b016      	add	sp, #88	@ 0x58
 800bab4:	bd70      	pop	{r4, r5, r6, pc}
 800bab6:	466a      	mov	r2, sp
 800bab8:	f000 f848 	bl	800bb4c <_fstat_r>
 800babc:	2800      	cmp	r0, #0
 800babe:	dbec      	blt.n	800ba9a <__swhatbuf_r+0x12>
 800bac0:	9901      	ldr	r1, [sp, #4]
 800bac2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bac6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800baca:	4259      	negs	r1, r3
 800bacc:	4159      	adcs	r1, r3
 800bace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bad2:	e7eb      	b.n	800baac <__swhatbuf_r+0x24>

0800bad4 <__smakebuf_r>:
 800bad4:	898b      	ldrh	r3, [r1, #12]
 800bad6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bad8:	079d      	lsls	r5, r3, #30
 800bada:	4606      	mov	r6, r0
 800badc:	460c      	mov	r4, r1
 800bade:	d507      	bpl.n	800baf0 <__smakebuf_r+0x1c>
 800bae0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	6123      	str	r3, [r4, #16]
 800bae8:	2301      	movs	r3, #1
 800baea:	6163      	str	r3, [r4, #20]
 800baec:	b003      	add	sp, #12
 800baee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baf0:	ab01      	add	r3, sp, #4
 800baf2:	466a      	mov	r2, sp
 800baf4:	f7ff ffc8 	bl	800ba88 <__swhatbuf_r>
 800baf8:	9f00      	ldr	r7, [sp, #0]
 800bafa:	4605      	mov	r5, r0
 800bafc:	4639      	mov	r1, r7
 800bafe:	4630      	mov	r0, r6
 800bb00:	f7fb fd06 	bl	8007510 <_malloc_r>
 800bb04:	b948      	cbnz	r0, 800bb1a <__smakebuf_r+0x46>
 800bb06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb0a:	059a      	lsls	r2, r3, #22
 800bb0c:	d4ee      	bmi.n	800baec <__smakebuf_r+0x18>
 800bb0e:	f023 0303 	bic.w	r3, r3, #3
 800bb12:	f043 0302 	orr.w	r3, r3, #2
 800bb16:	81a3      	strh	r3, [r4, #12]
 800bb18:	e7e2      	b.n	800bae0 <__smakebuf_r+0xc>
 800bb1a:	89a3      	ldrh	r3, [r4, #12]
 800bb1c:	6020      	str	r0, [r4, #0]
 800bb1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb22:	81a3      	strh	r3, [r4, #12]
 800bb24:	9b01      	ldr	r3, [sp, #4]
 800bb26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb2a:	b15b      	cbz	r3, 800bb44 <__smakebuf_r+0x70>
 800bb2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb30:	4630      	mov	r0, r6
 800bb32:	f000 f81d 	bl	800bb70 <_isatty_r>
 800bb36:	b128      	cbz	r0, 800bb44 <__smakebuf_r+0x70>
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	f023 0303 	bic.w	r3, r3, #3
 800bb3e:	f043 0301 	orr.w	r3, r3, #1
 800bb42:	81a3      	strh	r3, [r4, #12]
 800bb44:	89a3      	ldrh	r3, [r4, #12]
 800bb46:	431d      	orrs	r5, r3
 800bb48:	81a5      	strh	r5, [r4, #12]
 800bb4a:	e7cf      	b.n	800baec <__smakebuf_r+0x18>

0800bb4c <_fstat_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	4d07      	ldr	r5, [pc, #28]	@ (800bb6c <_fstat_r+0x20>)
 800bb50:	2300      	movs	r3, #0
 800bb52:	4604      	mov	r4, r0
 800bb54:	4608      	mov	r0, r1
 800bb56:	4611      	mov	r1, r2
 800bb58:	602b      	str	r3, [r5, #0]
 800bb5a:	f7f7 f987 	bl	8002e6c <_fstat>
 800bb5e:	1c43      	adds	r3, r0, #1
 800bb60:	d102      	bne.n	800bb68 <_fstat_r+0x1c>
 800bb62:	682b      	ldr	r3, [r5, #0]
 800bb64:	b103      	cbz	r3, 800bb68 <_fstat_r+0x1c>
 800bb66:	6023      	str	r3, [r4, #0]
 800bb68:	bd38      	pop	{r3, r4, r5, pc}
 800bb6a:	bf00      	nop
 800bb6c:	20000940 	.word	0x20000940

0800bb70 <_isatty_r>:
 800bb70:	b538      	push	{r3, r4, r5, lr}
 800bb72:	4d06      	ldr	r5, [pc, #24]	@ (800bb8c <_isatty_r+0x1c>)
 800bb74:	2300      	movs	r3, #0
 800bb76:	4604      	mov	r4, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	602b      	str	r3, [r5, #0]
 800bb7c:	f7f7 f986 	bl	8002e8c <_isatty>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	d102      	bne.n	800bb8a <_isatty_r+0x1a>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	b103      	cbz	r3, 800bb8a <_isatty_r+0x1a>
 800bb88:	6023      	str	r3, [r4, #0]
 800bb8a:	bd38      	pop	{r3, r4, r5, pc}
 800bb8c:	20000940 	.word	0x20000940

0800bb90 <_init>:
 800bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb92:	bf00      	nop
 800bb94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb96:	bc08      	pop	{r3}
 800bb98:	469e      	mov	lr, r3
 800bb9a:	4770      	bx	lr

0800bb9c <_fini>:
 800bb9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb9e:	bf00      	nop
 800bba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bba2:	bc08      	pop	{r3}
 800bba4:	469e      	mov	lr, r3
 800bba6:	4770      	bx	lr
