Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb 13 11:22:27 2025
| Host         : LAPTOP-AOM7HOQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Riconoscitore_onBoard_timing_summary_routed.rpt -pb Riconoscitore_onBoard_timing_summary_routed.pb -rpx Riconoscitore_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Riconoscitore_onBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (17)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: deb_i/CLEARED_BTN_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: deb_m/CLEARED_BTN_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ric/stato_corrente_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ric/stato_corrente_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ric/stato_corrente_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ric/stato_corrente_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.300        0.000                      0                  194        0.260        0.000                      0                  194        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.300        0.000                      0                  194        0.260        0.000                      0                  194        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.858ns (17.132%)  route 4.150ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.127    10.335    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.632    14.635    deb_i/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.858ns (17.132%)  route 4.150ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.127    10.335    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.632    14.635    deb_i/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.858ns (17.132%)  route 4.150ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.127    10.335    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.632    14.635    deb_i/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.858ns (17.132%)  route 4.150ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.127    10.335    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.632    14.635    deb_i/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.858ns (17.693%)  route 3.991ns (82.307%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.968    10.176    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.632    14.633    deb_i/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.858ns (17.693%)  route 3.991ns (82.307%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.968    10.176    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.632    14.633    deb_i/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.858ns (17.693%)  route 3.991ns (82.307%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.968    10.176    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.632    14.633    deb_i/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.858ns (17.693%)  route 3.991ns (82.307%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.968    10.176    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  deb_i/deb.count_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.632    14.633    deb_i/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.858ns (17.635%)  route 4.007ns (82.365%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.984    10.192    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[17]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.632    14.659    deb_i/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 deb_i/deb.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.858ns (17.635%)  route 4.007ns (82.365%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  deb_i/deb.count_reg[18]/Q
                         net (fo=2, routed)           1.377     7.160    deb_i/deb.count_reg_n_0_[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.284 f  deb_i/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.401     7.685    deb_i/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.124     7.809 f  deb_i/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=4, routed)           1.245     9.054    deb_i/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.154     9.208 r  deb_i/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.984    10.192    deb_i/deb.count[31]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  deb_i/deb.count_reg[18]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.632    14.659    deb_i/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 deb_m/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  deb_m/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.172     1.859    deb_m/BTN_state[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  deb_m/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    deb_m/BTN_state__0[1]
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     1.643    deb_m/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  deb_m/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_m/deb.count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.783    deb_m/deb.count_reg_n_0_[24]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  deb_m/deb.count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.891    deb_m/deb.count_reg[24]_i_1__0_n_4
    SLICE_X3Y92          FDRE                                         r  deb_m/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  deb_m/deb.count_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    deb_m/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  deb_m/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  deb_m/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.784    deb_m/deb.count_reg_n_0_[28]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  deb_m/deb.count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.892    deb_m/deb.count_reg[28]_i_1__0_n_4
    SLICE_X3Y93          FDRE                                         r  deb_m/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  deb_m/deb.count_reg[28]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    deb_m/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_m/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  deb_m/CLEARED_BTN_reg/Q
                         net (fo=2, routed)           0.175     1.862    deb_m/cleared_m_read
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  deb_m/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    deb_m/CLEARED_BTN_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.642    deb_m/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.175     1.862    deb_i/cleared_i_read
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.907    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.120     1.642    deb_i/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  deb_m/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_m/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.784    deb_m/deb.count_reg_n_0_[20]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  deb_m/deb.count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.892    deb_m/deb.count_reg[20]_i_1__0_n_4
    SLICE_X3Y91          FDRE                                         r  deb_m/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  deb_m/deb.count_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    deb_m/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.783    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  deb_m/deb.count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.891    deb_m/deb.count_reg[12]_i_1__0_n_4
    SLICE_X3Y89          FDRE                                         r  deb_m/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  deb_m/deb.count_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    deb_m/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.601     1.520    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  deb_m/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  deb_m/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.782    deb_m/deb.count_reg_n_0_[4]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  deb_m/deb.count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    deb_m/deb.count_reg[4]_i_1__0_n_4
    SLICE_X3Y87          FDRE                                         r  deb_m/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  deb_m/deb.count_reg[4]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    deb_m/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  deb_m/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  deb_m/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.783    deb_m/deb.count_reg_n_0_[8]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  deb_m/deb.count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.891    deb_m/deb.count_reg[8]_i_1__0_n_4
    SLICE_X3Y88          FDRE                                         r  deb_m/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  deb_m/deb.count_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    deb_m/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  deb_m/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  deb_m/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.115     1.778    deb_m/deb.count_reg_n_0_[13]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  deb_m/deb.count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.893    deb_m/deb.count_reg[16]_i_1__0_n_7
    SLICE_X3Y90          FDRE                                         r  deb_m/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  deb_m/deb.count_reg[13]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    deb_m/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     deb_i/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     deb_i/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     deb_i/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     deb_i/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     deb_i/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     deb_i/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     deb_i/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     deb_i/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     deb_i/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     deb_i/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     deb_i/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     deb_i/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     deb_i/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     deb_i/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     deb_i/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.439ns (58.381%)  route 3.165ns (41.619%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.844     1.403    ric/state_OBUF[3]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.152     1.555 r  ric/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.321     3.876    state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728     7.604 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.604    state[0]
    H17                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.236ns (56.336%)  route 3.283ns (43.664%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.842     1.401    ric/state_OBUF[3]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     1.525 r  ric/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.441     3.966    state_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.518 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.518    state[2]
    J13                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 4.448ns (60.260%)  route 2.934ns (39.740%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[1]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.863     1.422    ric/stato_corrente[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.152     1.574 r  ric/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.071     3.645    state_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.382 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.382    state[1]
    K15                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/temp_Y_reg/G
                            (positive level-sensitive latch)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.128ns (59.765%)  route 2.779ns (40.235%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/temp_Y_reg/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/temp_Y_reg/Q
                         net (fo=1, routed)           2.779     3.338    LED_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.907 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.907    LED
    V11                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.110ns (66.820%)  route 2.041ns (33.180%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          2.041     2.600    state_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.150 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.150    state[3]
    N14                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 1.953ns (40.500%)  route 2.869ns (59.500%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.575     3.052    ric/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.150     3.202 r  ric/stato_corrente_reg[2]_i_3/O
                         net (fo=3, routed)           0.821     4.022    ric/stato_corrente_reg[2]_i_3_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.326     4.348 r  ric/stato_corrente_reg[0]_i_1/O
                         net (fo=1, routed)           0.473     4.821    ric/stato_corrente_reg[0]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 1.953ns (40.802%)  route 2.833ns (59.198%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.575     3.052    ric/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.150     3.202 r  ric/stato_corrente_reg[2]_i_3/O
                         net (fo=3, routed)           0.600     3.801    ric/stato_corrente_reg[2]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.326     4.127 r  ric/stato_corrente_reg[2]_i_1/O
                         net (fo=1, routed)           0.658     4.785    ric/stato_corrente_reg[2]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 1.953ns (41.207%)  route 2.786ns (58.793%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.575     3.052    ric/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.150     3.202 r  ric/stato_corrente_reg[2]_i_3/O
                         net (fo=3, routed)           0.602     3.803    ric/stato_corrente_reg[2]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.326     4.129 r  ric/stato_corrente_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     4.738    ric/stato_corrente_reg[1]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            ric/temp_Y_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 1.602ns (45.345%)  route 1.930ns (54.655%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_IBUF_inst/O
                         net (fo=5, routed)           1.272     2.750    ric/i_IBUF
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     2.874 r  ric/temp_Y_reg_i_1/O
                         net (fo=1, routed)           0.658     3.532    ric/temp_Y_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/temp_Y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            ric/stato_corrente_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.602ns (46.573%)  route 1.837ns (53.427%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  i (IN)
                         net (fo=0)                   0.000     0.000    i
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  i_IBUF_inst/O
                         net (fo=5, routed)           1.837     3.315    ric/i_IBUF
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.439 r  ric/stato_corrente_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.439    ric/stato_corrente_reg[3]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_corrente_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.203ns (56.929%)  route 0.154ns (43.071%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.154     0.312    ric/state_OBUF[3]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.357 r  ric/stato_corrente_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ric/stato_corrente_reg[3]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.203ns (37.493%)  route 0.338ns (62.507%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[1]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.173     0.331    ric/stato_corrente[1]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  ric/stato_corrente_reg[0]_i_1/O
                         net (fo=1, routed)           0.166     0.541    ric/stato_corrente_reg[0]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.248ns (37.557%)  route 0.412ns (62.443%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.151     0.309    ric/state_OBUF[3]
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  ric/stato_corrente_reg[2]_i_2/O
                         net (fo=2, routed)           0.063     0.416    ric/stato_corrente_reg[2]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.461 r  ric/stato_corrente_reg[1]_i_1/O
                         net (fo=1, routed)           0.199     0.660    ric/stato_corrente_reg[1]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ric/temp_Y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.203ns (26.538%)  route 0.562ns (73.462%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[1]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[1]/Q
                         net (fo=10, routed)          0.236     0.394    ric/stato_corrente[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     0.439 r  ric/temp_Y_reg_i_1/O
                         net (fo=1, routed)           0.326     0.765    ric/temp_Y_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  ric/temp_Y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ric/stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.248ns (31.418%)  route 0.541ns (68.582%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.151     0.309    ric/state_OBUF[3]
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  ric/stato_corrente_reg[2]_i_2/O
                         net (fo=2, routed)           0.062     0.415    ric/stato_corrente_reg[2]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.460 r  ric/stato_corrente_reg[2]_i_1/O
                         net (fo=1, routed)           0.329     0.789    ric/stato_corrente_reg[2]_i_1_n_0
    SLICE_X1Y91          LDCE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/temp_Y_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.244ns (26.497%)  route 0.678ns (73.503%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=17, routed)          0.678     0.923    ric/RST_IBUF
    SLICE_X1Y90          LDCE                                         f  ric/temp_Y_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.409ns (73.673%)  route 0.504ns (26.327%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.504     0.662    state_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.913 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    state[3]
    N14                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/temp_Y_reg/G
                            (positive level-sensitive latch)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.427ns (63.769%)  route 0.811ns (36.231%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  ric/temp_Y_reg/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/temp_Y_reg/Q
                         net (fo=1, routed)           0.811     0.969    LED_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.238 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.238    LED
    V11                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.495ns (65.020%)  route 0.804ns (34.980%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[2]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ric/stato_corrente_reg[2]/Q
                         net (fo=10, routed)          0.190     0.348    ric/stato_corrente[2]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.049     0.397 r  ric/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.614     1.011    state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.288     2.300 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.300    state[0]
    H17                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/stato_corrente_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.500ns (64.867%)  route 0.812ns (35.133%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ric/stato_corrente_reg[3]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  ric/stato_corrente_reg[3]/Q
                         net (fo=10, routed)          0.313     0.471    ric/state_OBUF[3]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.044     0.515 r  ric/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.014    state_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.313 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.313    state[1]
    K15                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 1.601ns (34.471%)  route 3.043ns (65.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.529     4.643    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 1.601ns (34.471%)  route 3.043ns (65.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.529     4.643    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 1.601ns (34.471%)  route 3.043ns (65.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.529     4.643    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  deb_i/deb.count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.601ns (35.541%)  route 2.903ns (64.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.389     4.503    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.601ns (35.541%)  route 2.903ns (64.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.389     4.503    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.601ns (35.541%)  route 2.903ns (64.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.389     4.503    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.601ns (35.541%)  route 2.903ns (64.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.389     4.503    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605     5.028    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  deb_i/deb.count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.601ns (36.764%)  route 2.753ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.239     4.354    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.601ns (36.764%)  route 2.753ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.239     4.354    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.601ns (36.764%)  route 2.753ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.514     2.990    deb_i/RST_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.114 r  deb_i/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.239     4.354    deb_i/deb.count[31]_i_2_n_0
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604     5.027    deb_i/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  deb_i/deb.count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.289ns (41.594%)  route 0.406ns (58.406%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.406     0.651    deb_m/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.696 r  deb_m/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.696    deb_m/deb.count[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  deb_m/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  deb_m/deb.count_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.289ns (40.560%)  route 0.424ns (59.440%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.424     0.669    deb_i/RST_IBUF
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.714 r  deb_i/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.714    deb_i/deb.count[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  deb_i/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  deb_i/deb.count_reg[0]/C

Slack:                    inf
  Source:                 m_read
                            (input port)
  Destination:            deb_m/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.280ns (32.817%)  route 0.574ns (67.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  m_read (IN)
                         net (fo=0)                   0.000     0.000    m_read
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  m_read_IBUF_inst/O
                         net (fo=3, routed)           0.574     0.809    deb_m/m_read_IBUF
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.854 r  deb_m/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.854    deb_m/CLEARED_BTN_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 m_read
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.280ns (30.137%)  route 0.650ns (69.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  m_read (IN)
                         net (fo=0)                   0.000     0.000    m_read
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  m_read_IBUF_inst/O
                         net (fo=3, routed)           0.650     0.885    deb_m/m_read_IBUF
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.930 r  deb_m/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    deb_m/BTN_state__0[0]
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.301ns (32.041%)  route 0.638ns (67.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  i_read_IBUF_inst/O
                         net (fo=3, routed)           0.638     0.893    deb_i/i_read_IBUF
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.938    deb_i/BTN_state__0[1]
    SLICE_X2Y91          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.244ns (25.474%)  route 0.715ns (74.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.715     0.960    deb_m/RST_IBUF
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.244ns (25.474%)  route 0.715ns (74.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.715     0.960    deb_m/RST_IBUF
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.244ns (25.474%)  route 0.715ns (74.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.715     0.960    deb_m/RST_IBUF
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.244ns (25.399%)  route 0.718ns (74.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.718     0.962    deb_i/RST_IBUF
    SLICE_X2Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.244ns (25.399%)  route 0.718ns (74.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.718     0.962    deb_i/RST_IBUF
    SLICE_X2Y91          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    deb_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C





