#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                              0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                               0.000    16.429
$sub~24^MIN~1-27[0].cout[0] (adder)                              0.010    16.439
$sub~24^MIN~1-28[0].cin[0] (adder)                               0.000    16.439
$sub~24^MIN~1-28[0].sumout[0] (adder)                            0.300    16.739
n1469.in[1] (.names)                                             0.490    17.230
n1469.out[0] (.names)                                            0.261    17.491
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    17.491
data arrival time                                                         17.491

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.514


#Path 2
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].sumout[0] (adder)                            0.300    16.719
n1459.in[1] (.names)                                             0.490    17.210
n1459.out[0] (.names)                                            0.261    17.471
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    17.471
data arrival time                                                         17.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.471
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.494


#Path 3
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].sumout[0] (adder)                            0.300    16.689
n1444.in[1] (.names)                                             0.485    17.174
n1444.out[0] (.names)                                            0.261    17.435
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    17.435
data arrival time                                                         17.435

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.459


#Path 4
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].sumout[0] (adder)                            0.300    16.679
n1439.in[1] (.names)                                             0.492    17.172
n1439.out[0] (.names)                                            0.261    17.433
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    17.433
data arrival time                                                         17.433

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.456


#Path 5
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].sumout[0] (adder)                            0.300    16.659
n1429.in[1] (.names)                                             0.495    17.154
n1429.out[0] (.names)                                            0.261    17.415
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    17.415
data arrival time                                                         17.415

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.439


#Path 6
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].sumout[0] (adder)                            0.300    16.489
n1424.in[1] (.names)                                             0.646    17.135
n1424.out[0] (.names)                                            0.261    17.396
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    17.396
data arrival time                                                         17.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.420


#Path 7
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].sumout[0] (adder)                            0.300    16.479
n1419.in[1] (.names)                                             0.629    17.108
n1419.out[0] (.names)                                            0.261    17.369
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    17.369
data arrival time                                                         17.369

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.369
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.393


#Path 8
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                              0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                               0.000    16.429
$sub~24^MIN~1-27[0].cout[0] (adder)                              0.010    16.439
$sub~24^MIN~1-28[0].cin[0] (adder)                               0.000    16.439
$sub~24^MIN~1-28[0].cout[0] (adder)                              0.010    16.449
$sub~24^MIN~1-29[0].cin[0] (adder)                               0.000    16.449
$sub~24^MIN~1-29[0].sumout[0] (adder)                            0.300    16.749
n1474.in[1] (.names)                                             0.341    17.091
n1474.out[0] (.names)                                            0.261    17.352
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    17.352
data arrival time                                                         17.352

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.375


#Path 9
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                              0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                               0.000    16.429
$sub~24^MIN~1-27[0].sumout[0] (adder)                            0.300    16.729
n1464.in[1] (.names)                                             0.338    17.067
n1464.out[0] (.names)                                            0.261    17.328
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    17.328
data arrival time                                                         17.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.352


#Path 10
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].sumout[0] (adder)                            0.300    16.709
n1454.in[1] (.names)                                             0.341    17.051
n1454.out[0] (.names)                                            0.261    17.312
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    17.312
data arrival time                                                         17.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.335


#Path 11
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].sumout[0] (adder)                            0.300    16.699
n1449.in[1] (.names)                                             0.339    17.039
n1449.out[0] (.names)                                            0.261    17.300
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    17.300
data arrival time                                                         17.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.323


#Path 12
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].sumout[0] (adder)                            0.300    16.669
n1434.in[1] (.names)                                             0.340    17.010
n1434.out[0] (.names)                                            0.261    17.271
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    17.271
data arrival time                                                         17.271

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.271
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.294


#Path 13
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].sumout[0] (adder)                            0.300    15.025
$sub~24^MIN~1-14[0].a[0] (adder)                                 0.690    15.715
$sub~24^MIN~1-14[0].cout[0] (adder)                              0.300    16.015
$sub~24^MIN~1-15[0].cin[0] (adder)                               0.000    16.015
$sub~24^MIN~1-15[0].sumout[0] (adder)                            0.300    16.315
n1404.in[1] (.names)                                             0.643    16.958
n1404.out[0] (.names)                                            0.261    17.219
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    17.219
data arrival time                                                         17.219

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.219
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.243


#Path 14
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].cout[0] (adder)                               0.010    15.963
$sub~24^MIN~1-10[0].cin[0] (adder)                               0.000    15.963
$sub~24^MIN~1-10[0].cout[0] (adder)                              0.010    15.973
$sub~24^MIN~1-11[0].cin[0] (adder)                               0.000    15.973
$sub~24^MIN~1-11[0].cout[0] (adder)                              0.010    15.983
$sub~24^MIN~1-12[0].cin[0] (adder)                               0.000    15.983
$sub~24^MIN~1-12[0].cout[0] (adder)                              0.010    15.993
$sub~24^MIN~1-13[0].cin[0] (adder)                               0.000    15.993
$sub~24^MIN~1-13[0].cout[0] (adder)                              0.010    16.003
$sub~24^MIN~1-14[0].cin[0] (adder)                               0.000    16.003
$sub~24^MIN~1-14[0].sumout[0] (adder)                            0.300    16.303
n1399.in[1] (.names)                                             0.631    16.934
n1399.out[0] (.names)                                            0.261    17.195
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    17.195
data arrival time                                                         17.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.219


#Path 15
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].cout[0] (adder)                               0.010    15.963
$sub~24^MIN~1-10[0].cin[0] (adder)                               0.000    15.963
$sub~24^MIN~1-10[0].cout[0] (adder)                              0.010    15.973
$sub~24^MIN~1-11[0].cin[0] (adder)                               0.000    15.973
$sub~24^MIN~1-11[0].sumout[0] (adder)                            0.300    16.273
n1384.in[1] (.names)                                             0.633    16.906
n1384.out[0] (.names)                                            0.261    17.167
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.167
data arrival time                                                         17.167

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.167
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.191


#Path 16
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                               0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                               0.124     0.166
$mul~14[0].a[0] (multiply)                                                 0.972     1.139
$mul~14[0].out[30] (multiply)                                              1.523     2.662
$mul~15[0].a[30] (multiply)                                                2.866     5.528
$mul~15[0].out[16] (multiply)                                              1.523     7.051
$mul~16[0].a[16] (multiply)                                                2.882     9.932
$mul~16[0].out[2] (multiply)                                               1.523    11.455
lNOT~6.in[0] (.names)                                                      2.675    14.130
lNOT~6.out[0] (.names)                                                     0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                            0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                                         0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                          0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                                         0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                          0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                                         0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                          0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                                         0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                          0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                                         0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                          0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                                         0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                          0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                                         0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                                         0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                                        0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                                         0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                                        0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                                         0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                                        0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                                         0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                                        0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                                         0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                                        0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                                         0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                                        0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                                         0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                                        0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                                         0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                                      0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                           0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                                        0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                                         0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                                        0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                                         0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                                        0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                                         0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                                        0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                                         0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                                        0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                                         0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                                        0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                                         0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                                        0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                                         0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                                        0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                                         0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                                        0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                                         0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                                        0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                                         0.000    16.429
$sub~24^MIN~1-27[0].cout[0] (adder)                                        0.010    16.439
$sub~24^MIN~1-28[0].cin[0] (adder)                                         0.000    16.439
$sub~24^MIN~1-28[0].cout[0] (adder)                                        0.010    16.449
$sub~24^MIN~1-29[0].cin[0] (adder)                                         0.000    16.449
$sub~24^MIN~1-29[0].cout[0] (adder)                                        0.010    16.459
$sub~24^MIN~1-30[0].cin[0] (adder)                                         0.000    16.459
$sub~24^MIN~1-30[0].cout[0] (adder)                                        0.010    16.469
$sub~24^MIN~1-31[0].cin[0] (adder)                                         0.000    16.469
$sub~24^MIN~1-31[0].cout[0] (adder)                                        0.010    16.479
$sub~24^MIN~1-32~dummy_output~32~0.cin[0] (adder)                          0.000    16.479
$sub~24^MIN~1-32~dummy_output~32~0.sumout[0] (adder)                       0.300    16.779
n1489.in[1] (.names)                                                       0.100    16.879
n1489.out[0] (.names)                                                      0.261    17.140
$sdffe~3^Q~31.D[0] (.latch)                                                0.000    17.140
data arrival time                                                                   17.140

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                          0.000     0.042
cell setup time                                                           -0.066    -0.024
data required time                                                                  -0.024
------------------------------------------------------------------------------------------
data required time                                                                  -0.024
data arrival time                                                                  -17.140
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -17.164


#Path 17
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                              0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                               0.000    16.429
$sub~24^MIN~1-27[0].cout[0] (adder)                              0.010    16.439
$sub~24^MIN~1-28[0].cin[0] (adder)                               0.000    16.439
$sub~24^MIN~1-28[0].cout[0] (adder)                              0.010    16.449
$sub~24^MIN~1-29[0].cin[0] (adder)                               0.000    16.449
$sub~24^MIN~1-29[0].cout[0] (adder)                              0.010    16.459
$sub~24^MIN~1-30[0].cin[0] (adder)                               0.000    16.459
$sub~24^MIN~1-30[0].cout[0] (adder)                              0.010    16.469
$sub~24^MIN~1-31[0].cin[0] (adder)                               0.000    16.469
$sub~24^MIN~1-31[0].sumout[0] (adder)                            0.300    16.769
n1484.in[1] (.names)                                             0.100    16.869
n1484.out[0] (.names)                                            0.261    17.130
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    17.130
data arrival time                                                         17.130

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.154


#Path 18
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].cout[0] (adder)                              0.010    14.735
$sub~23^MIN~3-15[0].cin[0] (adder)                               0.000    14.735
$sub~23^MIN~3-15[0].cout[0] (adder)                              0.010    14.745
$sub~23^MIN~3-16[0].cin[0] (adder)                               0.000    14.745
$sub~23^MIN~3-16[0].cout[0] (adder)                              0.010    14.755
$sub~23^MIN~3-17[0].cin[0] (adder)                               0.000    14.755
$sub~23^MIN~3-17[0].sumout[0] (adder)                            0.300    15.055
$sub~24^MIN~1-17[0].a[0] (adder)                                 0.824    15.879
$sub~24^MIN~1-17[0].cout[0] (adder)                              0.300    16.179
$sub~24^MIN~1-18[0].cin[0] (adder)                               0.000    16.179
$sub~24^MIN~1-18[0].cout[0] (adder)                              0.010    16.189
$sub~24^MIN~1-19[0].cin[0] (adder)                               0.000    16.189
$sub~24^MIN~1-19[0].cout[0] (adder)                              0.010    16.199
$sub~24^MIN~1-20[0].cin[0] (adder)                               0.160    16.359
$sub~24^MIN~1-20[0].cout[0] (adder)                              0.010    16.369
$sub~24^MIN~1-21[0].cin[0] (adder)                               0.000    16.369
$sub~24^MIN~1-21[0].cout[0] (adder)                              0.010    16.379
$sub~24^MIN~1-22[0].cin[0] (adder)                               0.000    16.379
$sub~24^MIN~1-22[0].cout[0] (adder)                              0.010    16.389
$sub~24^MIN~1-23[0].cin[0] (adder)                               0.000    16.389
$sub~24^MIN~1-23[0].cout[0] (adder)                              0.010    16.399
$sub~24^MIN~1-24[0].cin[0] (adder)                               0.000    16.399
$sub~24^MIN~1-24[0].cout[0] (adder)                              0.010    16.409
$sub~24^MIN~1-25[0].cin[0] (adder)                               0.000    16.409
$sub~24^MIN~1-25[0].cout[0] (adder)                              0.010    16.419
$sub~24^MIN~1-26[0].cin[0] (adder)                               0.000    16.419
$sub~24^MIN~1-26[0].cout[0] (adder)                              0.010    16.429
$sub~24^MIN~1-27[0].cin[0] (adder)                               0.000    16.429
$sub~24^MIN~1-27[0].cout[0] (adder)                              0.010    16.439
$sub~24^MIN~1-28[0].cin[0] (adder)                               0.000    16.439
$sub~24^MIN~1-28[0].cout[0] (adder)                              0.010    16.449
$sub~24^MIN~1-29[0].cin[0] (adder)                               0.000    16.449
$sub~24^MIN~1-29[0].cout[0] (adder)                              0.010    16.459
$sub~24^MIN~1-30[0].cin[0] (adder)                               0.000    16.459
$sub~24^MIN~1-30[0].sumout[0] (adder)                            0.300    16.759
n1479.in[1] (.names)                                             0.100    16.859
n1479.out[0] (.names)                                            0.261    17.120
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    17.120
data arrival time                                                         17.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.144


#Path 19
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].sumout[0] (adder)                            0.300    15.025
$sub~24^MIN~1-14[0].a[0] (adder)                                 0.690    15.715
$sub~24^MIN~1-14[0].cout[0] (adder)                              0.300    16.015
$sub~24^MIN~1-15[0].cin[0] (adder)                               0.000    16.015
$sub~24^MIN~1-15[0].cout[0] (adder)                              0.010    16.025
$sub~24^MIN~1-16[0].cin[0] (adder)                               0.000    16.025
$sub~24^MIN~1-16[0].cout[0] (adder)                              0.010    16.035
$sub~24^MIN~1-17[0].cin[0] (adder)                               0.000    16.035
$sub~24^MIN~1-17[0].sumout[0] (adder)                            0.300    16.335
n1414.in[1] (.names)                                             0.486    16.821
n1414.out[0] (.names)                                            0.261    17.082
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    17.082
data arrival time                                                         17.082

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.105


#Path 20
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].cout[0] (adder)                               0.010    14.655
$sub~23^MIN~3-7[0].cin[0] (adder)                                0.000    14.655
$sub~23^MIN~3-7[0].cout[0] (adder)                               0.010    14.665
$sub~23^MIN~3-8[0].cin[0] (adder)                                0.000    14.665
$sub~23^MIN~3-8[0].cout[0] (adder)                               0.010    14.675
$sub~23^MIN~3-9[0].cin[0] (adder)                                0.000    14.675
$sub~23^MIN~3-9[0].cout[0] (adder)                               0.010    14.685
$sub~23^MIN~3-10[0].cin[0] (adder)                               0.000    14.685
$sub~23^MIN~3-10[0].cout[0] (adder)                              0.010    14.695
$sub~23^MIN~3-11[0].cin[0] (adder)                               0.000    14.695
$sub~23^MIN~3-11[0].cout[0] (adder)                              0.010    14.705
$sub~23^MIN~3-12[0].cin[0] (adder)                               0.000    14.705
$sub~23^MIN~3-12[0].cout[0] (adder)                              0.010    14.715
$sub~23^MIN~3-13[0].cin[0] (adder)                               0.000    14.715
$sub~23^MIN~3-13[0].cout[0] (adder)                              0.010    14.725
$sub~23^MIN~3-14[0].cin[0] (adder)                               0.000    14.725
$sub~23^MIN~3-14[0].sumout[0] (adder)                            0.300    15.025
$sub~24^MIN~1-14[0].a[0] (adder)                                 0.690    15.715
$sub~24^MIN~1-14[0].cout[0] (adder)                              0.300    16.015
$sub~24^MIN~1-15[0].cin[0] (adder)                               0.000    16.015
$sub~24^MIN~1-15[0].cout[0] (adder)                              0.010    16.025
$sub~24^MIN~1-16[0].cin[0] (adder)                               0.000    16.025
$sub~24^MIN~1-16[0].sumout[0] (adder)                            0.300    16.325
n1409.in[1] (.names)                                             0.495    16.820
n1409.out[0] (.names)                                            0.261    17.081
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    17.081
data arrival time                                                         17.081

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.104


#Path 21
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].cout[0] (adder)                               0.010    15.963
$sub~24^MIN~1-10[0].cin[0] (adder)                               0.000    15.963
$sub~24^MIN~1-10[0].cout[0] (adder)                              0.010    15.973
$sub~24^MIN~1-11[0].cin[0] (adder)                               0.000    15.973
$sub~24^MIN~1-11[0].cout[0] (adder)                              0.010    15.983
$sub~24^MIN~1-12[0].cin[0] (adder)                               0.000    15.983
$sub~24^MIN~1-12[0].cout[0] (adder)                              0.010    15.993
$sub~24^MIN~1-13[0].cin[0] (adder)                               0.000    15.993
$sub~24^MIN~1-13[0].sumout[0] (adder)                            0.300    16.293
n1394.in[1] (.names)                                             0.492    16.785
n1394.out[0] (.names)                                            0.261    17.046
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.046
data arrival time                                                         17.046

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.070


#Path 22
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].cout[0] (adder)                               0.010    15.963
$sub~24^MIN~1-10[0].cin[0] (adder)                               0.000    15.963
$sub~24^MIN~1-10[0].sumout[0] (adder)                            0.300    16.263
n1379.in[1] (.names)                                             0.493    16.756
n1379.out[0] (.names)                                            0.261    17.017
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.017
data arrival time                                                         17.017

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.041


#Path 23
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].sumout[0] (adder)                             0.300    16.233
n1364.in[1] (.names)                                             0.490    16.723
n1364.out[0] (.names)                                            0.261    16.984
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.984
data arrival time                                                         16.984

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.984
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.007


#Path 24
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].sumout[0] (adder)                             0.300    14.925
$sub~24^MIN~1-4[0].a[0] (adder)                                  0.680    15.605
$sub~24^MIN~1-4[0].cout[0] (adder)                               0.300    15.905
$sub~24^MIN~1-5[0].cin[0] (adder)                                0.000    15.905
$sub~24^MIN~1-5[0].sumout[0] (adder)                             0.300    16.205
n1354.in[1] (.names)                                             0.490    16.695
n1354.out[0] (.names)                                            0.261    16.956
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.956
data arrival time                                                         16.956

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.980


#Path 25
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].sumout[0] (adder)                             0.300    14.925
$sub~24^MIN~1-4[0].a[0] (adder)                                  0.680    15.605
$sub~24^MIN~1-4[0].cout[0] (adder)                               0.300    15.905
$sub~24^MIN~1-5[0].cin[0] (adder)                                0.000    15.905
$sub~24^MIN~1-5[0].cout[0] (adder)                               0.010    15.915
$sub~24^MIN~1-6[0].cin[0] (adder)                                0.000    15.915
$sub~24^MIN~1-6[0].sumout[0] (adder)                             0.300    16.215
n1359.in[1] (.names)                                             0.479    16.694
n1359.out[0] (.names)                                            0.261    16.955
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    16.955
data arrival time                                                         16.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.979


#Path 26
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[0] (multiply)                                     1.523    11.455
lNOT~4.in[0] (.names)                                            2.528    13.984
lNOT~4.out[0] (.names)                                           0.195    14.179
$sub~23^MIN~3-1[0].b[0] (adder)                                  0.000    14.179
$sub~23^MIN~3-1[0].cout[0] (adder)                               0.300    14.479
$sub~23^MIN~3-2[0].cin[0] (adder)                                0.000    14.479
$sub~23^MIN~3-2[0].sumout[0] (adder)                             0.300    14.779
$sub~24^MIN~1-2[0].a[0] (adder)                                  0.536    15.315
$sub~24^MIN~1-2[0].cout[0] (adder)                               0.300    15.615
$sub~24^MIN~1-3[0].cin[0] (adder)                                0.000    15.615
$sub~24^MIN~1-3[0].sumout[0] (adder)                             0.300    15.915
n1344.in[1] (.names)                                             0.756    16.671
n1344.out[0] (.names)                                            0.261    16.932
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    16.932
data arrival time                                                         16.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.955


#Path 27
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].cout[0] (adder)                               0.010    15.963
$sub~24^MIN~1-10[0].cin[0] (adder)                               0.000    15.963
$sub~24^MIN~1-10[0].cout[0] (adder)                              0.010    15.973
$sub~24^MIN~1-11[0].cin[0] (adder)                               0.000    15.973
$sub~24^MIN~1-11[0].cout[0] (adder)                              0.010    15.983
$sub~24^MIN~1-12[0].cin[0] (adder)                               0.000    15.983
$sub~24^MIN~1-12[0].sumout[0] (adder)                            0.300    16.283
n1389.in[1] (.names)                                             0.340    16.623
n1389.out[0] (.names)                                            0.261    16.884
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    16.884
data arrival time                                                         16.884

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.884
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.908


#Path 28
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].cout[0] (adder)                               0.010    15.953
$sub~24^MIN~1-9[0].cin[0] (adder)                                0.000    15.953
$sub~24^MIN~1-9[0].sumout[0] (adder)                             0.300    16.253
n1374.in[1] (.names)                                             0.342    16.595
n1374.out[0] (.names)                                            0.261    16.856
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    16.856
data arrival time                                                         16.856

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.856
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.880


#Path 29
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[2] (multiply)                                     1.523    11.455
lNOT~6.in[0] (.names)                                            2.675    14.130
lNOT~6.out[0] (.names)                                           0.195    14.325
$sub~23^MIN~3-3[0].b[0] (adder)                                  0.000    14.325
$sub~23^MIN~3-3[0].cout[0] (adder)                               0.300    14.625
$sub~23^MIN~3-4[0].cin[0] (adder)                                0.000    14.625
$sub~23^MIN~3-4[0].cout[0] (adder)                               0.010    14.635
$sub~23^MIN~3-5[0].cin[0] (adder)                                0.000    14.635
$sub~23^MIN~3-5[0].cout[0] (adder)                               0.010    14.645
$sub~23^MIN~3-6[0].cin[0] (adder)                                0.000    14.645
$sub~23^MIN~3-6[0].sumout[0] (adder)                             0.300    14.945
$sub~24^MIN~1-6[0].a[0] (adder)                                  0.687    15.633
$sub~24^MIN~1-6[0].cout[0] (adder)                               0.300    15.933
$sub~24^MIN~1-7[0].cin[0] (adder)                                0.000    15.933
$sub~24^MIN~1-7[0].cout[0] (adder)                               0.010    15.943
$sub~24^MIN~1-8[0].cin[0] (adder)                                0.000    15.943
$sub~24^MIN~1-8[0].sumout[0] (adder)                             0.300    16.243
n1369.in[1] (.names)                                             0.341    16.584
n1369.out[0] (.names)                                            0.261    16.845
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.845
data arrival time                                                         16.845

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.845
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.869


#Path 30
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[1] (multiply)                                     1.523    11.455
lNOT~5.in[0] (.names)                                            2.545    14.001
lNOT~5.out[0] (.names)                                           0.195    14.196
$sub~23^MIN~3-2[0].b[0] (adder)                                  0.000    14.196
$sub~23^MIN~3-2[0].cout[0] (adder)                               0.300    14.496
$sub~23^MIN~3-3[0].cin[0] (adder)                                0.000    14.496
$sub~23^MIN~3-3[0].sumout[0] (adder)                             0.300    14.796
$sub~24^MIN~1-3[0].a[0] (adder)                                  0.536    15.332
$sub~24^MIN~1-3[0].cout[0] (adder)                               0.300    15.632
$sub~24^MIN~1-4[0].cin[0] (adder)                                0.000    15.632
$sub~24^MIN~1-4[0].sumout[0] (adder)                             0.300    15.932
n1349.in[1] (.names)                                             0.467    16.399
n1349.out[0] (.names)                                            0.261    16.660
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    16.660
data arrival time                                                         16.660

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.683


#Path 31
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[0] (multiply)                                     1.523    11.455
lNOT~4.in[0] (.names)                                            2.528    13.984
lNOT~4.out[0] (.names)                                           0.195    14.179
$sub~23^MIN~3-1[0].b[0] (adder)                                  0.000    14.179
$sub~23^MIN~3-1[0].sumout[0] (adder)                             0.300    14.479
$sub~24^MIN~1-1[0].a[0] (adder)                                  0.678    15.157
$sub~24^MIN~1-1[0].cout[0] (adder)                               0.300    15.457
$sub~24^MIN~1-2[0].cin[0] (adder)                                0.000    15.457
$sub~24^MIN~1-2[0].sumout[0] (adder)                             0.300    15.757
n1339.in[1] (.names)                                             0.611    16.369
n1339.out[0] (.names)                                            0.261    16.630
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    16.630
data arrival time                                                         16.630

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.653


#Path 32
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[30] (multiply)                                    1.523     2.662
$mul~15[0].a[30] (multiply)                                      2.866     5.528
$mul~15[0].out[16] (multiply)                                    1.523     7.051
$mul~16[0].a[16] (multiply)                                      2.882     9.932
$mul~16[0].out[0] (multiply)                                     1.523    11.455
lNOT~4.in[0] (.names)                                            2.528    13.984
lNOT~4.out[0] (.names)                                           0.195    14.179
$sub~23^MIN~3-1[0].b[0] (adder)                                  0.000    14.179
$sub~23^MIN~3-1[0].sumout[0] (adder)                             0.300    14.479
$sub~24^MIN~1-1[0].a[0] (adder)                                  0.678    15.157
$sub~24^MIN~1-1[0].sumout[0] (adder)                             0.300    15.457
n1334.in[1] (.names)                                             0.487    15.944
n1334.out[0] (.names)                                            0.261    16.205
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    16.205
data arrival time                                                         16.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.229


#Path 33
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].cout[0] (adder)                               0.010     6.267
$add~0^ADD~2-28[0].cin[0] (adder)                                0.000     6.267
$add~0^ADD~2-28[0].cout[0] (adder)                               0.010     6.277
$add~0^ADD~2-29[0].cin[0] (adder)                                0.000     6.277
$add~0^ADD~2-29[0].sumout[0] (adder)                             0.300     6.577
n1762.in[1] (.names)                                             0.641     7.218
n1762.out[0] (.names)                                            0.261     7.479
$sdffe~4^Q~28.D[0] (.latch)                                      0.000     7.479
data arrival time                                                          7.479

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.503


#Path 34
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].sumout[0] (adder)                             0.300     6.527
n1737.in[1] (.names)                                             0.621     7.148
n1737.out[0] (.names)                                            0.261     7.409
$sdffe~4^Q~23.D[0] (.latch)                                      0.000     7.409
data arrival time                                                          7.409

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.433


#Path 35
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].cout[0] (adder)                               0.010     6.267
$add~0^ADD~2-28[0].cin[0] (adder)                                0.000     6.267
$add~0^ADD~2-28[0].sumout[0] (adder)                             0.300     6.567
n1757.in[1] (.names)                                             0.489     7.056
n1757.out[0] (.names)                                            0.261     7.317
$sdffe~4^Q~27.D[0] (.latch)                                      0.000     7.317
data arrival time                                                          7.317

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.341


#Path 36
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].sumout[0] (adder)                             0.300     6.537
n1742.in[1] (.names)                                             0.488     7.025
n1742.out[0] (.names)                                            0.261     7.286
$sdffe~4^Q~24.D[0] (.latch)                                      0.000     7.286
data arrival time                                                          7.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.310


#Path 37
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].sumout[0] (adder)                             0.300     6.517
n1732.in[1] (.names)                                             0.490     7.007
n1732.out[0] (.names)                                            0.261     7.268
$sdffe~4^Q~22.D[0] (.latch)                                      0.000     7.268
data arrival time                                                          7.268

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.268
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.292


#Path 38
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].sumout[0] (adder)                             0.300     6.507
n1727.in[1] (.names)                                             0.495     7.002
n1727.out[0] (.names)                                            0.261     7.263
$sdffe~4^Q~21.D[0] (.latch)                                      0.000     7.263
data arrival time                                                          7.263

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.263
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.286


#Path 39
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].sumout[0] (adder)                             0.300     6.557
n1752.in[1] (.names)                                             0.341     6.898
n1752.out[0] (.names)                                            0.261     7.159
$sdffe~4^Q~26.D[0] (.latch)                                      0.000     7.159
data arrival time                                                          7.159

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.183


#Path 40
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].sumout[0] (adder)                             0.300     6.547
n1747.in[1] (.names)                                             0.341     6.888
n1747.out[0] (.names)                                            0.261     7.149
$sdffe~4^Q~25.D[0] (.latch)                                      0.000     7.149
data arrival time                                                          7.149

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.173


#Path 41
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].sumout[0] (adder)                             0.300     6.497
n1722.in[1] (.names)                                             0.342     6.840
n1722.out[0] (.names)                                            0.261     7.101
$sdffe~4^Q~20.D[0] (.latch)                                      0.000     7.101
data arrival time                                                          7.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.124


#Path 42
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].sumout[0] (adder)                             0.300     6.487
n1717.in[1] (.names)                                             0.341     6.828
n1717.out[0] (.names)                                            0.261     7.089
$sdffe~4^Q~19.D[0] (.latch)                                      0.000     7.089
data arrival time                                                          7.089

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.113


#Path 43
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].sumout[0] (adder)                              0.300     6.177
n1642.in[1] (.names)                                             0.637     6.814
n1642.out[0] (.names)                                            0.261     7.075
$sdffe~4^Q~4.D[0] (.latch)                                       0.000     7.075
data arrival time                                                          7.075

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.098


#Path 44
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].sumout[0] (adder)                             0.300     6.297
n1702.in[1] (.names)                                             0.486     6.783
n1702.out[0] (.names)                                            0.261     7.044
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     7.044
data arrival time                                                          7.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.067


#Path 45
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].sumout[0] (adder)                              0.300     6.147
n1627.in[1] (.names)                                             0.630     6.777
n1627.out[0] (.names)                                            0.261     7.038
$sdffe~4^Q~1.D[0] (.latch)                                       0.000     7.038
data arrival time                                                          7.038

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.062


#Path 46
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].sumout[0] (adder)                             0.300     6.247
n1677.in[1] (.names)                                             0.491     6.738
n1677.out[0] (.names)                                            0.261     6.999
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     6.999
data arrival time                                                          6.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.023


#Path 47
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].sumout[0] (adder)                              0.300     6.217
n1662.in[1] (.names)                                             0.490     6.707
n1662.out[0] (.names)                                            0.261     6.968
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     6.968
data arrival time                                                          6.968

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.992


#Path 48
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].cout[0] (adder)                               0.010     6.267
$add~0^ADD~2-28[0].cin[0] (adder)                                0.000     6.267
$add~0^ADD~2-28[0].cout[0] (adder)                               0.010     6.277
$add~0^ADD~2-29[0].cin[0] (adder)                                0.000     6.277
$add~0^ADD~2-29[0].cout[0] (adder)                               0.010     6.287
$add~0^ADD~2-30[0].cin[0] (adder)                                0.000     6.287
$add~0^ADD~2-30[0].cout[0] (adder)                               0.010     6.297
$add~0^ADD~2-31[0].cin[0] (adder)                                0.000     6.297
$add~0^ADD~2-31[0].cout[0] (adder)                               0.010     6.307
$add~0^ADD~2-32[0].cin[0] (adder)                                0.000     6.307
$add~0^ADD~2-32[0].sumout[0] (adder)                             0.300     6.607
n1777.in[1] (.names)                                             0.100     6.707
n1777.out[0] (.names)                                            0.261     6.968
$sdffe~4^Q~31.D[0] (.latch)                                      0.000     6.968
data arrival time                                                          6.968

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.992


#Path 49
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].sumout[0] (adder)                              0.300     6.207
n1657.in[1] (.names)                                             0.490     6.697
n1657.out[0] (.names)                                            0.261     6.958
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     6.958
data arrival time                                                          6.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.982


#Path 50
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].cout[0] (adder)                               0.010     6.267
$add~0^ADD~2-28[0].cin[0] (adder)                                0.000     6.267
$add~0^ADD~2-28[0].cout[0] (adder)                               0.010     6.277
$add~0^ADD~2-29[0].cin[0] (adder)                                0.000     6.277
$add~0^ADD~2-29[0].cout[0] (adder)                               0.010     6.287
$add~0^ADD~2-30[0].cin[0] (adder)                                0.000     6.287
$add~0^ADD~2-30[0].cout[0] (adder)                               0.010     6.297
$add~0^ADD~2-31[0].cin[0] (adder)                                0.000     6.297
$add~0^ADD~2-31[0].sumout[0] (adder)                             0.300     6.597
n1772.in[1] (.names)                                             0.100     6.697
n1772.out[0] (.names)                                            0.261     6.958
$sdffe~4^Q~30.D[0] (.latch)                                      0.000     6.958
data arrival time                                                          6.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.982


#Path 51
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].cout[0] (adder)                               0.010     6.027
$add~0^ADD~2-20[0].cin[0] (adder)                                0.160     6.187
$add~0^ADD~2-20[0].cout[0] (adder)                               0.010     6.197
$add~0^ADD~2-21[0].cin[0] (adder)                                0.000     6.197
$add~0^ADD~2-21[0].cout[0] (adder)                               0.010     6.207
$add~0^ADD~2-22[0].cin[0] (adder)                                0.000     6.207
$add~0^ADD~2-22[0].cout[0] (adder)                               0.010     6.217
$add~0^ADD~2-23[0].cin[0] (adder)                                0.000     6.217
$add~0^ADD~2-23[0].cout[0] (adder)                               0.010     6.227
$add~0^ADD~2-24[0].cin[0] (adder)                                0.000     6.227
$add~0^ADD~2-24[0].cout[0] (adder)                               0.010     6.237
$add~0^ADD~2-25[0].cin[0] (adder)                                0.000     6.237
$add~0^ADD~2-25[0].cout[0] (adder)                               0.010     6.247
$add~0^ADD~2-26[0].cin[0] (adder)                                0.000     6.247
$add~0^ADD~2-26[0].cout[0] (adder)                               0.010     6.257
$add~0^ADD~2-27[0].cin[0] (adder)                                0.000     6.257
$add~0^ADD~2-27[0].cout[0] (adder)                               0.010     6.267
$add~0^ADD~2-28[0].cin[0] (adder)                                0.000     6.267
$add~0^ADD~2-28[0].cout[0] (adder)                               0.010     6.277
$add~0^ADD~2-29[0].cin[0] (adder)                                0.000     6.277
$add~0^ADD~2-29[0].cout[0] (adder)                               0.010     6.287
$add~0^ADD~2-30[0].cin[0] (adder)                                0.000     6.287
$add~0^ADD~2-30[0].sumout[0] (adder)                             0.300     6.587
n1767.in[1] (.names)                                             0.100     6.687
n1767.out[0] (.names)                                            0.261     6.948
$sdffe~4^Q~29.D[0] (.latch)                                      0.000     6.948
data arrival time                                                          6.948

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.948
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.972


#Path 52
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].cout[0] (adder)                               0.010     6.017
$add~0^ADD~2-19[0].cin[0] (adder)                                0.000     6.017
$add~0^ADD~2-19[0].sumout[0] (adder)                             0.300     6.317
n1712.in[1] (.names)                                             0.343     6.661
n1712.out[0] (.names)                                            0.261     6.922
$sdffe~4^Q~18.D[0] (.latch)                                      0.000     6.922
data arrival time                                                          6.922

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.922
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.945


#Path 53
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].sumout[0] (adder)                              0.300     6.167
n1637.in[1] (.names)                                             0.490     6.657
n1637.out[0] (.names)                                            0.261     6.918
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     6.918
data arrival time                                                          6.918

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.918
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.942


#Path 54
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].cout[0] (adder)                               0.010     5.997
$add~0^ADD~2-17[0].cin[0] (adder)                                0.000     5.997
$add~0^ADD~2-17[0].cout[0] (adder)                               0.010     6.007
$add~0^ADD~2-18[0].cin[0] (adder)                                0.000     6.007
$add~0^ADD~2-18[0].sumout[0] (adder)                             0.300     6.307
n1707.in[1] (.names)                                             0.335     6.642
n1707.out[0] (.names)                                            0.261     6.903
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     6.903
data arrival time                                                          6.903

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.926


#Path 55
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].cout[0] (adder)                               0.010     5.987
$add~0^ADD~2-16[0].cin[0] (adder)                                0.000     5.987
$add~0^ADD~2-16[0].sumout[0] (adder)                             0.300     6.287
n1697.in[1] (.names)                                             0.341     6.628
n1697.out[0] (.names)                                            0.261     6.889
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     6.889
data arrival time                                                          6.889

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.889
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.913


#Path 56
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].cout[0] (adder)                               0.010     5.977
$add~0^ADD~2-15[0].cin[0] (adder)                                0.000     5.977
$add~0^ADD~2-15[0].sumout[0] (adder)                             0.300     6.277
n1692.in[1] (.names)                                             0.343     6.621
n1692.out[0] (.names)                                            0.261     6.882
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     6.882
data arrival time                                                          6.882

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.882
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.905


#Path 57
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].cout[0] (adder)                               0.010     5.967
$add~0^ADD~2-14[0].cin[0] (adder)                                0.000     5.967
$add~0^ADD~2-14[0].sumout[0] (adder)                             0.300     6.267
n1687.in[1] (.names)                                             0.341     6.608
n1687.out[0] (.names)                                            0.261     6.869
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     6.869
data arrival time                                                          6.869

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.893


#Path 58
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].cout[0] (adder)                               0.010     5.947
$add~0^ADD~2-12[0].cin[0] (adder)                                0.000     5.947
$add~0^ADD~2-12[0].cout[0] (adder)                               0.010     5.957
$add~0^ADD~2-13[0].cin[0] (adder)                                0.000     5.957
$add~0^ADD~2-13[0].sumout[0] (adder)                             0.300     6.257
n1682.in[1] (.names)                                             0.335     6.592
n1682.out[0] (.names)                                            0.261     6.853
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     6.853
data arrival time                                                          6.853

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.853
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.876


#Path 59
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].cout[0] (adder)                               0.010     5.937
$add~0^ADD~2-11[0].cin[0] (adder)                                0.000     5.937
$add~0^ADD~2-11[0].sumout[0] (adder)                             0.300     6.237
n1672.in[1] (.names)                                             0.343     6.581
n1672.out[0] (.names)                                            0.261     6.842
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     6.842
data arrival time                                                          6.842

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.865


#Path 60
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].cout[0] (adder)                                0.010     5.907
$add~0^ADD~2-8[0].cin[0] (adder)                                 0.000     5.907
$add~0^ADD~2-8[0].cout[0] (adder)                                0.010     5.917
$add~0^ADD~2-9[0].cin[0] (adder)                                 0.000     5.917
$add~0^ADD~2-9[0].cout[0] (adder)                                0.010     5.927
$add~0^ADD~2-10[0].cin[0] (adder)                                0.000     5.927
$add~0^ADD~2-10[0].sumout[0] (adder)                             0.300     6.227
n1667.in[1] (.names)                                             0.341     6.568
n1667.out[0] (.names)                                            0.261     6.829
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     6.829
data arrival time                                                          6.829

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.829
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.853


#Path 61
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].cout[0] (adder)                                0.010     5.897
$add~0^ADD~2-7[0].cin[0] (adder)                                 0.000     5.897
$add~0^ADD~2-7[0].sumout[0] (adder)                              0.300     6.197
n1652.in[1] (.names)                                             0.341     6.538
n1652.out[0] (.names)                                            0.261     6.799
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.799
data arrival time                                                          6.799

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.799
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.823


#Path 62
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].cout[0] (adder)                                0.010     5.867
$add~0^ADD~2-4[0].cin[0] (adder)                                 0.000     5.867
$add~0^ADD~2-4[0].cout[0] (adder)                                0.010     5.877
$add~0^ADD~2-5[0].cin[0] (adder)                                 0.000     5.877
$add~0^ADD~2-5[0].cout[0] (adder)                                0.010     5.887
$add~0^ADD~2-6[0].cin[0] (adder)                                 0.000     5.887
$add~0^ADD~2-6[0].sumout[0] (adder)                              0.300     6.187
n1647.in[1] (.names)                                             0.341     6.528
n1647.out[0] (.names)                                            0.261     6.789
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     6.789
data arrival time                                                          6.789

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.813


#Path 63
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].cout[0] (adder)                                0.300     5.847
$add~0^ADD~2-2[0].cin[0] (adder)                                 0.000     5.847
$add~0^ADD~2-2[0].cout[0] (adder)                                0.010     5.857
$add~0^ADD~2-3[0].cin[0] (adder)                                 0.000     5.857
$add~0^ADD~2-3[0].sumout[0] (adder)                              0.300     6.157
n1632.in[1] (.names)                                             0.338     6.495
n1632.out[0] (.names)                                            0.261     6.756
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     6.756
data arrival time                                                          6.756

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.780


#Path 64
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[0] (multiply)                                       0.972     1.139
$mul~14[0].out[0] (multiply)                                     1.523     2.662
$add~0^ADD~2-1[0].b[0] (adder)                                   2.886     5.547
$add~0^ADD~2-1[0].sumout[0] (adder)                              0.300     5.847
n1622.in[1] (.names)                                             0.476     6.323
n1622.out[0] (.names)                                            0.261     6.584
$sdffe~4^Q~0.D[0] (.latch)                                       0.000     6.584
data arrival time                                                          6.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.607


#Path 65
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1606.in[3] (.names)                                             1.075     4.924
n1606.out[0] (.names)                                            0.235     5.159
Uoutport~28.D[0] (.latch)                                        0.000     5.159
data arrival time                                                          5.159

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~28.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.183


#Path 66
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1121.in[5] (.names)                                                                                                                 0.935     4.784
n1121.out[0] (.names)                                                                                                                0.261     5.045
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[15].D[0] (.latch)                         0.000     5.045
data arrival time                                                                                                                              5.045

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -5.045
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -5.069


#Path 67
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1136.in[5] (.names)                                                                                                                 0.935     4.784
n1136.out[0] (.names)                                                                                                                0.261     5.045
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[18].D[0] (.latch)                         0.000     5.045
data arrival time                                                                                                                              5.045

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -5.045
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -5.069


#Path 68
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1056.in[5] (.names)                                                                                                                0.930     4.779
n1056.out[0] (.names)                                                                                                               0.261     5.040
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[2].D[0] (.latch)                         0.000     5.040
data arrival time                                                                                                                             5.040

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[2].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -5.040
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -5.063


#Path 69
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1066.in[5] (.names)                                                                                                                0.930     4.779
n1066.out[0] (.names)                                                                                                               0.261     5.040
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[4].D[0] (.latch)                         0.000     5.040
data arrival time                                                                                                                             5.040

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[4].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -5.040
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -5.063


#Path 70
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1906.in[3] (.names)                                             0.935     4.784
n1906.out[0] (.names)                                            0.235     5.019
Youtport~31.D[0] (.latch)                                        0.000     5.019
data arrival time                                                          5.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~31.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.043


#Path 71
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1610.in[3] (.names)                                             0.930     4.779
n1610.out[0] (.names)                                            0.235     5.014
Uoutport~29.D[0] (.latch)                                        0.000     5.014
data arrival time                                                          5.014

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~29.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.014
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.037


#Path 72
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1051.in[5] (.names)                                                                                                                0.787     4.636
n1051.out[0] (.names)                                                                                                               0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[1].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                             4.897

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[1].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -4.897
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -4.920


#Path 73
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1046.in[5] (.names)                                                                                                                0.787     4.636
n1046.out[0] (.names)                                                                                                               0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[0].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                             4.897

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[0].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -4.897
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -4.920


#Path 74
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1101.in[5] (.names)                                                                                                                 0.787     4.636
n1101.out[0] (.names)                                                                                                                0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[11].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                              4.897

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[11].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -4.897
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -4.920


#Path 75
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1096.in[5] (.names)                                                                                                                 0.787     4.636
n1096.out[0] (.names)                                                                                                                0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[10].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                              4.897

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -4.897
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -4.920


#Path 76
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1091.in[5] (.names)                                                                                                                0.787     4.636
n1091.out[0] (.names)                                                                                                               0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[9].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                             4.897

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -4.897
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -4.920


#Path 77
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
input external delay                                                                                                                0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                           0.000     0.000
n1923.in[0] (.names)                                                                                                                1.049     1.049
n1923.out[0] (.names)                                                                                                               0.261     1.310
n1918.in[2] (.names)                                                                                                                0.781     2.091
n1918.out[0] (.names)                                                                                                               0.261     2.352
n1917.in[0] (.names)                                                                                                                0.488     2.840
n1917.out[0] (.names)                                                                                                               0.261     3.101
n1916.in[0] (.names)                                                                                                                0.487     3.588
n1916.out[0] (.names)                                                                                                               0.261     3.849
n1086.in[5] (.names)                                                                                                                0.787     4.636
n1086.out[0] (.names)                                                                                                               0.261     4.897
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[8].D[0] (.latch)                         0.000     4.897
data arrival time                                                                                                                             4.897

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[8].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                   0.000     0.042
cell setup time                                                                                                                    -0.066    -0.024
data required time                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.024
data arrival time                                                                                                                            -4.897
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -4.920


#Path 78
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1196.in[5] (.names)                                                                                                                 0.781     4.630
n1196.out[0] (.names)                                                                                                                0.261     4.891
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[30].D[0] (.latch)                         0.000     4.891
data arrival time                                                                                                                              4.891

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -4.891
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -4.915


#Path 79
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1201.in[5] (.names)                                                                                                                 0.781     4.630
n1201.out[0] (.names)                                                                                                                0.261     4.891
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[31].D[0] (.latch)                         0.000     4.891
data arrival time                                                                                                                              4.891

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -4.891
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -4.915


#Path 80
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
n1923.in[0] (.names)                                                                                                                 1.049     1.049
n1923.out[0] (.names)                                                                                                                0.261     1.310
n1918.in[2] (.names)                                                                                                                 0.781     2.091
n1918.out[0] (.names)                                                                                                                0.261     2.352
n1917.in[0] (.names)                                                                                                                 0.488     2.840
n1917.out[0] (.names)                                                                                                                0.261     3.101
n1916.in[0] (.names)                                                                                                                 0.487     3.588
n1916.out[0] (.names)                                                                                                                0.261     3.849
n1191.in[5] (.names)                                                                                                                 0.781     4.630
n1191.out[0] (.names)                                                                                                                0.261     4.891
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[29].D[0] (.latch)                         0.000     4.891
data arrival time                                                                                                                              4.891

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$205.$auto$alumacc.cc:485:replace_alu$560.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -4.891
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -4.915


#Path 81
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1270.in[3] (.names)                                             0.787     4.636
n1270.out[0] (.names)                                            0.235     4.871
Xoutport~16.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~16.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 82
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1258.in[3] (.names)                                             0.787     4.636
n1258.out[0] (.names)                                            0.235     4.871
Xoutport~13.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~13.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 83
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1254.in[3] (.names)                                             0.787     4.636
n1254.out[0] (.names)                                            0.235     4.871
Xoutport~12.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~12.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 84
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1250.in[3] (.names)                                             0.787     4.636
n1250.out[0] (.names)                                            0.235     4.871
Xoutport~11.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~11.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 85
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1894.in[3] (.names)                                             0.787     4.636
n1894.out[0] (.names)                                            0.235     4.871
Youtport~28.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~28.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 86
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1294.in[3] (.names)                                             0.787     4.636
n1294.out[0] (.names)                                            0.235     4.871
Xoutport~22.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~22.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 87
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1570.in[3] (.names)                                             0.787     4.636
n1570.out[0] (.names)                                            0.235     4.871
Uoutport~19.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~19.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 88
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1226.in[3] (.names)                                             0.787     4.636
n1226.out[0] (.names)                                            0.235     4.871
Xoutport~5.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~5.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 89
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1222.in[3] (.names)                                             0.787     4.636
n1222.out[0] (.names)                                            0.235     4.871
Xoutport~4.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~4.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 90
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1218.in[3] (.names)                                             0.787     4.636
n1218.out[0] (.names)                                            0.235     4.871
Xoutport~3.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~3.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 91
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1214.in[3] (.names)                                             0.787     4.636
n1214.out[0] (.names)                                            0.235     4.871
Xoutport~2.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~2.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 92
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1210.in[3] (.names)                                             0.787     4.636
n1210.out[0] (.names)                                            0.235     4.871
Xoutport~1.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~1.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 93
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1206.in[3] (.names)                                             0.787     4.636
n1206.out[0] (.names)                                            0.235     4.871
Xoutport~0.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~0.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 94
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1286.in[3] (.names)                                             0.787     4.636
n1286.out[0] (.names)                                            0.235     4.871
Xoutport~20.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~20.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 95
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1290.in[3] (.names)                                             0.787     4.636
n1290.out[0] (.names)                                            0.235     4.871
Xoutport~21.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~21.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 96
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1810.in[3] (.names)                                             0.787     4.636
n1810.out[0] (.names)                                            0.235     4.871
Youtport~7.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~7.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 97
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1814.in[3] (.names)                                             0.787     4.636
n1814.out[0] (.names)                                            0.235     4.871
Youtport~8.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~8.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 98
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1818.in[3] (.names)                                             0.787     4.636
n1818.out[0] (.names)                                            0.235     4.871
Youtport~9.D[0] (.latch)                                         0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~9.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 99
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1910.in[0] (.names)                                             0.787     4.636
n1910.out[0] (.names)                                            0.235     4.871
$sdff~2^Q~0.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#Path 100
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
n1923.in[0] (.names)                                             1.049     1.049
n1923.out[0] (.names)                                            0.261     1.310
n1918.in[2] (.names)                                             0.781     2.091
n1918.out[0] (.names)                                            0.261     2.352
n1917.in[0] (.names)                                             0.488     2.840
n1917.out[0] (.names)                                            0.261     3.101
n1916.in[0] (.names)                                             0.487     3.588
n1916.out[0] (.names)                                            0.261     3.849
n1830.in[3] (.names)                                             0.787     4.636
n1830.out[0] (.names)                                            0.235     4.871
Youtport~12.D[0] (.latch)                                        0.000     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~12.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.894


#End of timing report
