// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=19.668000,HLS_SYN_LAT=57,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=81,HLS_SYN_LUT=524,HLS_VERSION=2020_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_address0,
        conv_1_out_ce0,
        conv_1_out_q0,
        max_pool_1_out_address0,
        max_pool_1_out_ce0,
        max_pool_1_out_we0,
        max_pool_1_out_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] conv_1_out_address0;
output   conv_1_out_ce0;
input  [31:0] conv_1_out_q0;
output  [2:0] max_pool_1_out_address0;
output   max_pool_1_out_ce0;
output   max_pool_1_out_we0;
output  [31:0] max_pool_1_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv_1_out_ce0;
reg max_pool_1_out_ce0;
reg max_pool_1_out_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] indvar_flatten_reg_168;
reg   [1:0] mpr_0_reg_179;
reg   [31:0] max_1_reg_190;
reg   [1:0] mpc_0_reg_203;
wire   [0:0] icmp_ln10_fu_226_p2;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln10_fu_232_p2;
reg   [3:0] add_ln10_reg_580;
wire   [0:0] icmp_ln13_fu_244_p2;
reg   [0:0] icmp_ln13_reg_585;
wire   [1:0] select_ln28_1_fu_258_p3;
reg   [1:0] select_ln28_1_reg_590;
wire   [5:0] zext_ln28_fu_266_p1;
reg   [5:0] zext_ln28_reg_595;
wire   [4:0] zext_ln28_1_fu_270_p1;
reg   [4:0] zext_ln28_1_reg_600;
wire   [1:0] select_ln25_fu_312_p3;
reg   [1:0] select_ln25_reg_605;
wire   [1:0] select_ln25_1_fu_326_p3;
reg   [1:0] select_ln25_1_reg_611;
wire   [1:0] select_ln25_2_fu_334_p3;
reg   [1:0] select_ln25_2_reg_616;
wire   [3:0] zext_ln35_fu_350_p1;
reg   [3:0] zext_ln35_reg_621;
wire   [1:0] shl_ln26_fu_354_p2;
reg   [1:0] shl_ln26_reg_626;
wire   [0:0] icmp_ln20_fu_360_p2;
reg   [0:0] icmp_ln20_reg_631;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] add_ln20_fu_366_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [1:0] select_ln25_4_fu_392_p3;
reg   [1:0] select_ln25_4_reg_640;
wire   [1:0] mpc_fu_434_p2;
wire   [31:0] max_2_fu_524_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [1:0] c_fu_558_p2;
wire    ap_CS_fsm_state5;
wire   [3:0] select_ln13_fu_569_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg   [3:0] indvar_flatten23_reg_112;
reg   [1:0] f_0_reg_123;
reg   [3:0] indvar_flatten7_reg_134;
reg   [1:0] r_0_reg_146;
reg   [1:0] c_0_reg_157;
reg   [1:0] ap_phi_mux_mpr_0_phi_fu_183_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln28_3_fu_429_p1;
wire   [63:0] zext_ln35_2_fu_553_p1;
wire   [1:0] f_fu_238_p2;
wire   [1:0] shl_ln25_fu_220_p2;
wire   [0:0] icmp_ln16_fu_288_p2;
wire   [0:0] xor_ln28_fu_282_p2;
wire   [1:0] select_ln28_fu_250_p3;
wire   [0:0] and_ln28_2_fu_294_p2;
wire   [0:0] or_ln25_fu_306_p2;
wire   [1:0] r_fu_300_p2;
wire   [1:0] shl_ln25_1_fu_320_p2;
wire   [1:0] select_ln28_2_fu_274_p3;
wire   [2:0] tmp_1_fu_342_p3;
wire   [0:0] icmp_ln23_fu_378_p2;
wire   [1:0] mpr_fu_372_p2;
wire   [1:0] select_ln25_3_fu_384_p3;
wire   [1:0] add_ln25_fu_400_p2;
wire   [1:0] j_fu_405_p2;
wire   [4:0] tmp_s_fu_410_p4;
wire   [5:0] zext_ln28_2_fu_420_p1;
wire   [5:0] add_ln28_fu_424_p2;
wire   [31:0] bitcast_ln28_fu_440_p1;
wire   [31:0] bitcast_ln28_1_fu_458_p1;
wire   [7:0] tmp_fu_444_p4;
wire   [22:0] trunc_ln28_fu_454_p1;
wire   [0:0] icmp_ln28_1_fu_482_p2;
wire   [0:0] icmp_ln28_fu_476_p2;
wire   [7:0] tmp_6_fu_462_p4;
wire   [22:0] trunc_ln28_1_fu_472_p1;
wire   [0:0] icmp_ln28_3_fu_500_p2;
wire   [0:0] icmp_ln28_2_fu_494_p2;
wire   [0:0] or_ln28_fu_488_p2;
wire   [0:0] or_ln28_1_fu_506_p2;
wire   [0:0] and_ln28_fu_512_p2;
wire   [0:0] tmp_7_fu_214_p2;
wire   [0:0] and_ln28_1_fu_518_p2;
wire   [3:0] zext_ln35_1_fu_532_p1;
wire   [3:0] add_ln35_fu_535_p2;
wire   [4:0] tmp_10_cast_fu_540_p3;
wire   [4:0] add_ln35_1_fu_548_p2;
wire   [3:0] add_ln13_1_fu_563_p2;
wire    ap_block_pp0_stage0_00001;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(conv_1_out_q0),
    .din1(max_1_reg_190),
    .opcode(5'd2),
    .dout(tmp_7_fu_214_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_0_reg_157 <= c_fu_558_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_157 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        f_0_reg_123 <= select_ln28_1_reg_590;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_123 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten23_reg_112 <= add_ln10_reg_580;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten23_reg_112 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten7_reg_134 <= select_ln13_fu_569_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten7_reg_134 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_360_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_168 <= add_ln20_fu_366_p2;
    end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_168 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_631 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_1_reg_190 <= max_2_fu_524_p3;
    end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        max_1_reg_190 <= 32'd8388608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_360_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mpc_0_reg_203 <= mpc_fu_434_p2;
    end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        mpc_0_reg_203 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_631 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        mpr_0_reg_179 <= select_ln25_4_reg_640;
    end else if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        mpr_0_reg_179 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        r_0_reg_146 <= select_ln25_2_reg_616;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_146 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln10_reg_580 <= add_ln10_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln13_reg_585 <= icmp_ln13_fu_244_p2;
        select_ln25_1_reg_611[1] <= select_ln25_1_fu_326_p3[1];
        select_ln25_2_reg_616 <= select_ln25_2_fu_334_p3;
        select_ln25_reg_605 <= select_ln25_fu_312_p3;
        select_ln28_1_reg_590 <= select_ln28_1_fu_258_p3;
        shl_ln26_reg_626[1] <= shl_ln26_fu_354_p2[1];
        zext_ln28_1_reg_600[1 : 0] <= zext_ln28_1_fu_270_p1[1 : 0];
        zext_ln28_reg_595[1 : 0] <= zext_ln28_fu_266_p1[1 : 0];
        zext_ln35_reg_621[2 : 1] <= zext_ln35_fu_350_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln20_reg_631 <= icmp_ln20_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_360_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln25_4_reg_640 <= select_ln25_4_fu_392_p3;
    end
end

always @ (*) begin
    if ((icmp_ln20_fu_360_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_226_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_631 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_mpr_0_phi_fu_183_p4 = select_ln25_4_reg_640;
    end else begin
        ap_phi_mux_mpr_0_phi_fu_183_p4 = mpr_0_reg_179;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_226_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_ce0 = 1'b1;
    end else begin
        conv_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_1_out_ce0 = 1'b1;
    end else begin
        max_pool_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_1_out_we0 = 1'b1;
    end else begin
        max_pool_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln10_fu_226_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln20_fu_360_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln20_fu_360_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_232_p2 = (4'd1 + indvar_flatten23_reg_112);

assign add_ln13_1_fu_563_p2 = (indvar_flatten7_reg_134 + 4'd1);

assign add_ln20_fu_366_p2 = (indvar_flatten_reg_168 + 3'd1);

assign add_ln25_fu_400_p2 = (select_ln25_1_reg_611 + select_ln25_4_fu_392_p3);

assign add_ln28_fu_424_p2 = (zext_ln28_reg_595 + zext_ln28_2_fu_420_p1);

assign add_ln35_1_fu_548_p2 = (tmp_10_cast_fu_540_p3 + zext_ln28_1_reg_600);

assign add_ln35_fu_535_p2 = (zext_ln35_reg_621 + zext_ln35_1_fu_532_p1);

assign and_ln28_1_fu_518_p2 = (tmp_7_fu_214_p2 & and_ln28_fu_512_p2);

assign and_ln28_2_fu_294_p2 = (xor_ln28_fu_282_p2 & icmp_ln16_fu_288_p2);

assign and_ln28_fu_512_p2 = (or_ln28_fu_488_p2 & or_ln28_1_fu_506_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln28_1_fu_458_p1 = max_1_reg_190;

assign bitcast_ln28_fu_440_p1 = conv_1_out_q0;

assign c_fu_558_p2 = (select_ln25_reg_605 + 2'd1);

assign conv_1_out_address0 = zext_ln28_3_fu_429_p1;

assign f_fu_238_p2 = (2'd1 + f_0_reg_123);

assign icmp_ln10_fu_226_p2 = ((indvar_flatten23_reg_112 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_244_p2 = ((indvar_flatten7_reg_134 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_288_p2 = ((c_0_reg_157 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_360_p2 = ((indvar_flatten_reg_168 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_378_p2 = ((mpc_0_reg_203 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_482_p2 = ((trunc_ln28_fu_454_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_494_p2 = ((tmp_6_fu_462_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_500_p2 = ((trunc_ln28_1_fu_472_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_476_p2 = ((tmp_fu_444_p4 != 8'd255) ? 1'b1 : 1'b0);

assign j_fu_405_p2 = (shl_ln26_reg_626 + select_ln25_3_fu_384_p3);

assign max_2_fu_524_p3 = ((and_ln28_1_fu_518_p2[0:0] === 1'b1) ? conv_1_out_q0 : max_1_reg_190);

assign max_pool_1_out_address0 = zext_ln35_2_fu_553_p1;

assign max_pool_1_out_d0 = max_1_reg_190;

assign mpc_fu_434_p2 = (2'd1 + select_ln25_3_fu_384_p3);

assign mpr_fu_372_p2 = (2'd1 + ap_phi_mux_mpr_0_phi_fu_183_p4);

assign or_ln25_fu_306_p2 = (icmp_ln13_fu_244_p2 | and_ln28_2_fu_294_p2);

assign or_ln28_1_fu_506_p2 = (icmp_ln28_3_fu_500_p2 | icmp_ln28_2_fu_494_p2);

assign or_ln28_fu_488_p2 = (icmp_ln28_fu_476_p2 | icmp_ln28_1_fu_482_p2);

assign r_fu_300_p2 = (2'd1 + select_ln28_fu_250_p3);

assign select_ln13_fu_569_p3 = ((icmp_ln13_reg_585[0:0] === 1'b1) ? 4'd1 : add_ln13_1_fu_563_p2);

assign select_ln25_1_fu_326_p3 = ((and_ln28_2_fu_294_p2[0:0] === 1'b1) ? shl_ln25_1_fu_320_p2 : select_ln28_2_fu_274_p3);

assign select_ln25_2_fu_334_p3 = ((and_ln28_2_fu_294_p2[0:0] === 1'b1) ? r_fu_300_p2 : select_ln28_fu_250_p3);

assign select_ln25_3_fu_384_p3 = ((icmp_ln23_fu_378_p2[0:0] === 1'b1) ? 2'd0 : mpc_0_reg_203);

assign select_ln25_4_fu_392_p3 = ((icmp_ln23_fu_378_p2[0:0] === 1'b1) ? mpr_fu_372_p2 : ap_phi_mux_mpr_0_phi_fu_183_p4);

assign select_ln25_fu_312_p3 = ((or_ln25_fu_306_p2[0:0] === 1'b1) ? 2'd0 : c_0_reg_157);

assign select_ln28_1_fu_258_p3 = ((icmp_ln13_fu_244_p2[0:0] === 1'b1) ? f_fu_238_p2 : f_0_reg_123);

assign select_ln28_2_fu_274_p3 = ((icmp_ln13_fu_244_p2[0:0] === 1'b1) ? 2'd0 : shl_ln25_fu_220_p2);

assign select_ln28_fu_250_p3 = ((icmp_ln13_fu_244_p2[0:0] === 1'b1) ? 2'd0 : r_0_reg_146);

assign shl_ln25_1_fu_320_p2 = r_fu_300_p2 << 2'd1;

assign shl_ln25_fu_220_p2 = r_0_reg_146 << 2'd1;

assign shl_ln26_fu_354_p2 = select_ln25_fu_312_p3 << 2'd1;

assign tmp_10_cast_fu_540_p3 = {{add_ln35_fu_535_p2}, {1'd0}};

assign tmp_1_fu_342_p3 = {{select_ln25_2_fu_334_p3}, {1'd0}};

assign tmp_6_fu_462_p4 = {{bitcast_ln28_1_fu_458_p1[30:23]}};

assign tmp_fu_444_p4 = {{bitcast_ln28_fu_440_p1[30:23]}};

assign tmp_s_fu_410_p4 = {{{add_ln25_fu_400_p2}, {j_fu_405_p2}}, {1'd0}};

assign trunc_ln28_1_fu_472_p1 = bitcast_ln28_1_fu_458_p1[22:0];

assign trunc_ln28_fu_454_p1 = bitcast_ln28_fu_440_p1[22:0];

assign xor_ln28_fu_282_p2 = (icmp_ln13_fu_244_p2 ^ 1'd1);

assign zext_ln28_1_fu_270_p1 = select_ln28_1_fu_258_p3;

assign zext_ln28_2_fu_420_p1 = tmp_s_fu_410_p4;

assign zext_ln28_3_fu_429_p1 = add_ln28_fu_424_p2;

assign zext_ln28_fu_266_p1 = select_ln28_1_fu_258_p3;

assign zext_ln35_1_fu_532_p1 = select_ln25_reg_605;

assign zext_ln35_2_fu_553_p1 = add_ln35_1_fu_548_p2;

assign zext_ln35_fu_350_p1 = tmp_1_fu_342_p3;

always @ (posedge ap_clk) begin
    zext_ln28_reg_595[5:2] <= 4'b0000;
    zext_ln28_1_reg_600[4:2] <= 3'b000;
    select_ln25_1_reg_611[0] <= 1'b0;
    zext_ln35_reg_621[0] <= 1'b0;
    zext_ln35_reg_621[3] <= 1'b0;
    shl_ln26_reg_626[0] <= 1'b0;
end

endmodule //max_pool_1
