// Seed: 3564959748
module module_0 (
    output logic id_0,
    output id_1
    , id_13,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    input id_12
);
  type_24(
      id_9, 1, id_1, 1
  );
  logic id_14;
  assign id_3 = id_13;
  logic id_15 = id_6;
  logic id_16;
  always @(posedge id_8 or posedge id_10)
    if (1 ? 1 | 1 : 1)
      if (id_12 / 1) begin
        id_1 <= 1;
        @*;
      end
  logic id_17;
endmodule
