from amaranth import *
from amaranth.lib.enum import IntEnum
from dataclasses import dataclass

from transactron import Method, def_method, Transaction, TModule
from transactron.utils import assign, bits_from_int
from coreblocks.params.genparams import GenParams
from coreblocks.params.dependencies import DependencyManager, ListKey
from coreblocks.params.fu_params import BlockComponentParams
from coreblocks.params.layouts import FetchLayouts, FuncUnitLayouts, CSRLayouts
from coreblocks.params.isa import Funct3, ExceptionCause
from coreblocks.params.keys import BranchResolvedKey, ExceptionReportKey, InstructionPrecommitKey
from coreblocks.params.optypes import OpType
from coreblocks.utils.protocols import FuncBlock


class PrivilegeLevel(IntEnum, shape=2):
    USER = 0b00
    SUPERVISOR = 0b01
    MACHINE = 0b11


def csr_access_privilege(csr_addr: int) -> tuple[PrivilegeLevel, bool]:
    read_only = bits_from_int(csr_addr, 10, 2) == 0b11

    match bits_from_int(csr_addr, 8, 2):
        case 0b00:
            return (PrivilegeLevel.USER, read_only)
        case 0b01:
            return (PrivilegeLevel.SUPERVISOR, read_only)
        case 0b10:  # Hypervisior CSRs - accessible with VS mode (S with extension)
            return (PrivilegeLevel.SUPERVISOR, read_only)
        case _:
            return (PrivilegeLevel.MACHINE, read_only)


@dataclass(frozen=True)
class CSRListKey(ListKey["CSRRegister"]):
    """DependencyManager key collecting CSR registers globally as a list."""

    # This key is defined here, because it is only used internally by CSRRegister and CSRUnit
    pass


class CSRRegister(Elaboratable):
    """CSR Register
    Used to define a CSR register and specify its behaviour.
    `CSRRegisters` are automatically assigned to `CSRListKey` dependency key, to be accessed from `CSRUnits`.

    Attributes
    ----------
    read: Method
        Reads register value and side effect status.
        Side effect fields `read` and `written` are set if register was accessed by _fu_read or _fu_write
        methods (by CSR instruction) in a current cycle; they can be used to trigger other actions.
        Always ready.
    write: Method
        Updates register value.
        Always ready. If _fu_write is called simultaneously, this call is ignored.
    _fu_read: Method
        Method connected automatically by `CSRUnit`. Reads register value.
    _fu_write: Method
        Method connected automatically by `CSRUnit`. Updates register value.
        Always ready. Has priority over `write` method.

    Examples
    --------
    .. highlight:: python
    .. code-block:: python

        # Timer register that increments on each cycle and resets if read by CSR instruction
        csr = CSRRegister(1, gp)
        with Transaction.body(m):
            csr_val = csr.read()
            with m.If(csr_val.read):
                csr.write(0)
            with m.Else():
                csr.write(csr_val.data + 1)
    """

    def __init__(self, csr_number: int, gen_params: GenParams, *, ro_bits: int = 0):
        """
        Parameters
        ----------
        csr_number: int
            Address of this CSR Register.
        gen_params: GenParams
            Core generation parameters.
        ro_bits: int
            Bit mask of read-only bits in register.
            Writes from _fu_write (instructions) to those bits are ignored.
            Note that this parameter is only required if there are some read-only
            bits in read-write register. Writes to read-only registers specified
            by upper 2 bits of CSR address set to `0b11` are discarded by `CSRUnit`.
        """
        self.gen_params = gen_params
        self.csr_number = csr_number
        self.ro_bits = ro_bits

        csr_layouts = gen_params.get(CSRLayouts)

        self.read = Method(o=csr_layouts.read)
        self.write = Method(i=csr_layouts.write)

        # Methods connected automatically by CSRUnit
        self._fu_read = Method(o=csr_layouts._fu_read)
        self._fu_write = Method(i=csr_layouts._fu_write)

        self.value = Signal(gen_params.isa.xlen)
        self.side_effects = Record([("read", 1), ("write", 1)])

        # append to global CSR list
        dm = gen_params.get(DependencyManager)
        dm.add_dependency(CSRListKey(), self)

    def elaborate(self, platform):
        m = TModule()

        internal_method_layout = [("data", self.gen_params.isa.xlen), ("active", 1)]
        write_internal = Record(internal_method_layout)
        fu_write_internal = Record(internal_method_layout)

        m.d.sync += self.side_effects.eq(0)

        @def_method(m, self.write)
        def _(data):
            m.d.comb += write_internal.data.eq(data)
            m.d.comb += write_internal.active.eq(1)

        @def_method(m, self._fu_write)
        def _(data):
            m.d.comb += fu_write_internal.data.eq(data)
            m.d.comb += fu_write_internal.active.eq(1)
            m.d.sync += self.side_effects.write.eq(1)

        @def_method(m, self.read)
        def _():
            return {"data": self.value, "read": self.side_effects.read, "written": self.side_effects.write}

        @def_method(m, self._fu_read)
        def _():
            m.d.sync += self.side_effects.read.eq(1)
            return self.value

        # Writes from instructions have priority
        with m.If(fu_write_internal.active & write_internal.active):
            m.d.sync += self.value.eq((fu_write_internal.data & ~self.ro_bits) | (write_internal.data & self.ro_bits))
        with m.Elif(fu_write_internal.active):
            m.d.sync += self.value.eq((fu_write_internal.data & ~self.ro_bits) | (self.value & self.ro_bits))
        with m.Elif(write_internal.active):
            m.d.sync += self.value.eq(write_internal.data)

        return m


class CSRUnit(FuncBlock, Elaboratable):
    """
    Unit for performing Control and Status Regitsters computations.

    Accepts instructions with `OpType.CSR_REG` and `OpType.CSR_IMM`.
    Uses `RS` interface for input and `FU` interface for output.
    Depends on stalling the `Fetch` stage on CSR instructions and holds computation
    unitl all other instructions are commited.

    Each CSR register have to be specified by `CSRRegister` class.

    Attributes
    ----------
    select: Method
        Method from standard RS interface. Reserves a place for instruction.
    insert: Method
        Method from standard RS interface. Puts instruction in reserved place.
    update: Method
        Method from standard RS interface. Receives announcements of computed register values.
    get_result: Method
        `accept` method from standard FU interface. Used to receive instruction result and pass it
        to the next pipeline stage.
    """

    def __init__(self, gen_params: GenParams):
        """
        Parameters
        ----------
        gen_params: GenParams
            Core generation parameters.
        fetch_continue: Method
            Method to resume `Fetch` unit from stalled PC.
        """
        self.gen_params = gen_params
        self.dependency_manager = gen_params.get(DependencyManager)

        self.fetch_continue = Method(o=gen_params.get(FetchLayouts).branch_verify)

        # Standard RS interface
        self.csr_layouts = gen_params.get(CSRLayouts)
        self.fu_layouts = gen_params.get(FuncUnitLayouts)
        self.select = Method(o=self.csr_layouts.rs.select_out)
        self.insert = Method(i=self.csr_layouts.rs.insert_in)
        self.update = Method(i=self.csr_layouts.rs.update_in)
        self.get_result = Method(o=self.fu_layouts.accept)
        self.precommit = Method(i=self.csr_layouts.precommit)

        self.regfile: dict[int, tuple[Method, Method]] = {}

    def _create_regfile(self):
        # Fills `self.regfile` with `CSRRegister`s provided by `CSRListKey` depenecy.
        for csr in self.dependency_manager.get_dependency(CSRListKey()):
            if csr.csr_number in self.regfile:
                raise RuntimeError(f"CSR number {csr.csr_number} already registered")
            self.regfile[csr.csr_number] = (csr._fu_read, csr._fu_write)

    def elaborate(self, platform):
        self._create_regfile()

        m = TModule()

        reserved = Signal()
        ready_to_process = Signal()
        done = Signal()
        accepted = Signal()
        exception = Signal()
        precommitting = Signal()

        current_result = Signal(self.gen_params.isa.xlen)

        instr = Record(self.csr_layouts.rs.data_layout + [("valid", 1)])

        m.d.comb += ready_to_process.eq(precommitting & instr.valid & (instr.rp_s1 == 0))

        # RISCV Zicsr spec Table 1.1
        should_read_csr = Signal()
        m.d.comb += should_read_csr.eq(
            ((instr.exec_fn.funct3 == Funct3.CSRRW) & (instr.rp_dst != 0))
            | (instr.exec_fn.funct3 == Funct3.CSRRS)
            | (instr.exec_fn.funct3 == Funct3.CSRRC)
            | ((instr.exec_fn.funct3 == Funct3.CSRRWI) & (instr.rp_dst != 0))
            | (instr.exec_fn.funct3 == Funct3.CSRRSI)
            | (instr.exec_fn.funct3 == Funct3.CSRRCI)
        )

        should_write_csr = Signal()
        m.d.comb += should_write_csr.eq(
            (instr.exec_fn.funct3 == Funct3.CSRRW)
            | ((instr.exec_fn.funct3 == Funct3.CSRRS) & (instr.rp_s1_reg != 0))  # original register number
            | ((instr.exec_fn.funct3 == Funct3.CSRRC) & (instr.rp_s1_reg != 0))
            | (instr.exec_fn.funct3 == Funct3.CSRRWI)
            | ((instr.exec_fn.funct3 == Funct3.CSRRSI) & (instr.s1_val != 0))
            | ((instr.exec_fn.funct3 == Funct3.CSRRCI) & (instr.s1_val != 0))
        )

        # Temporary, until privileged spec is implemented
        priv_level = Signal(PrivilegeLevel, reset=PrivilegeLevel.MACHINE)

        exe_side_fx = Signal()

        # Methods used within this Tranaction are CSRRegister internal _fu_(read|write) handlers which are always ready
        with Transaction().body(m, request=(ready_to_process & ~done)):
            with m.Switch(instr.csr):
                for csr_number, methods in self.regfile.items():
                    read, write = methods
                    priv_level_required, read_only = csr_access_privilege(csr_number)

                    with m.Case(csr_number):
                        priv_valid = Signal()
                        m.d.comb += priv_valid.eq(priv_level_required <= priv_level)

                        # TODO: handle read-only and missing priv access (exception)
                        with m.If(priv_valid):
                            read_val = Signal(self.gen_params.isa.xlen)
                            with m.If(should_read_csr & ~done):
                                with m.If(exe_side_fx):
                                    m.d.comb += read_val.eq(read(m))
                                m.d.sync += current_result.eq(read_val)

                            if read_only:
                                with m.If(should_write_csr):
                                    # Write to read only
                                    m.d.sync += exception.eq(1)
                            else:
                                with m.If(should_write_csr & ~done):
                                    write_val = Signal(self.gen_params.isa.xlen)
                                    with m.Switch(instr.exec_fn.funct3):
                                        with m.Case(Funct3.CSRRW, Funct3.CSRRWI):
                                            m.d.comb += write_val.eq(instr.s1_val)
                                        with m.Case(Funct3.CSRRS, Funct3.CSRRSI):
                                            m.d.comb += write_val.eq(read_val | instr.s1_val)
                                        with m.Case(Funct3.CSRRC, Funct3.CSRRCI):
                                            m.d.comb += write_val.eq(read_val & (~instr.s1_val))
                                    with m.If(exe_side_fx):
                                        write(m, write_val)

                        with m.Else():
                            # Missing privilege
                            m.d.sync += exception.eq(1)

                with m.Default():
                    # Invalid CSR number
                    m.d.sync += exception.eq(1)

            m.d.sync += done.eq(1)

        @def_method(m, self.select, ~reserved)
        def _():
            m.d.sync += reserved.eq(1)
            return {"rs_entry_id": 0}  # only one CSR instruction is allowed

        @def_method(m, self.insert)
        def _(rs_entry_id, rs_data):
            m.d.sync += assign(instr, rs_data)

            with m.If(rs_data.exec_fn.op_type == OpType.CSR_IMM):  # Pass immediate as first operand
                m.d.sync += instr.s1_val.eq(rs_data.imm)

            m.d.sync += instr.valid.eq(1)

        @def_method(m, self.update)
        def _(reg_id, reg_val):
            with m.If(reg_id == instr.rp_s1):
                m.d.sync += instr.s1_val.eq(reg_val)
                m.d.sync += instr.rp_s1.eq(0)

        @def_method(m, self.get_result, done)
        def _():
            m.d.comb += accepted.eq(1)
            m.d.sync += reserved.eq(0)
            m.d.sync += instr.valid.eq(0)
            m.d.sync += done.eq(0)

            with m.If(exception):
                report = self.dependency_manager.get_dependency(ExceptionReportKey())
                report(m, rob_id=instr.rob_id, cause=ExceptionCause.ILLEGAL_INSTRUCTION)
            m.d.sync += exception.eq(0)

            return {
                "rob_id": instr.rob_id,
                "rp_dst": instr.rp_dst,
                "result": current_result,
                "exception": exception,
            }

        @def_method(m, self.fetch_continue, accepted)
        def _():
            return {"from_pc": instr.pc, "next_pc": instr.pc + self.gen_params.isa.ilen_bytes}

        # Generate precommitting signal from precommit
        @def_method(m, self.precommit)
        def _(rob_id: Value, side_fx: Value):
            with m.If(instr.rob_id == rob_id):
                m.d.comb += precommitting.eq(1)
                m.d.comb += exe_side_fx.eq(side_fx)

        return m


class CSRBlockComponent(BlockComponentParams):
    def get_module(self, gen_params: GenParams) -> FuncBlock:
        connections = gen_params.get(DependencyManager)
        unit = CSRUnit(gen_params)
        connections.add_dependency(BranchResolvedKey(), unit.fetch_continue)
        connections.add_dependency(InstructionPrecommitKey(), unit.precommit)
        return unit

    def get_optypes(self) -> set[OpType]:
        return {OpType.CSR_REG, OpType.CSR_IMM}

    def get_rs_entry_count(self) -> int:
        return 1
