Simulator report for CPU_TEST_Sim
Mon Apr 08 23:36:11 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 590 nodes    ;
; Simulation Coverage         ;       9.99 % ;
; Total Number of Transitions ; 743          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------------+
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       9.99 % ;
; Total nodes checked                                 ; 590          ;
; Total output ports checked                          ; 681          ;
; Total output ports with complete 1/0-value coverage ; 68           ;
; Total output ports with no 1/0-value coverage       ; 604          ;
; Total output ports with no 1-value coverage         ; 605          ;
; Total output ports with no 0-value coverage         ; 612          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                               ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[0]  ; portadataout0    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[5]  ; portadataout5    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[7]  ; portadataout1    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[9]  ; portadataout3    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[10] ; portadataout4    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[11] ; portadataout5    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[12] ; portadataout6    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[14] ; portadataout8    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[15] ; portadataout9    ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~0                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~0                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~0                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~1                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~2                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~2                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~2                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~3                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~4                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~4                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]~128                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]~128                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]~128                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[0]~129                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]~130                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]~130                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]~130                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[1]~131                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~132                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~132                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[1]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[1]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[1]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[1]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[2]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[2]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_2                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_2                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~0                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~0                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|comb~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|comb~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_1                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_1                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~67                                             ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~67                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]~68                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]~68                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~9                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~9                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~70                                             ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~70                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_0                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_0                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~6                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~6                                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|LessThan0~0                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|LessThan0~0                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|process_0~1                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|process_0~1                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~136                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~136                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~15                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~15                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[1]~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|T[1]~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_1~0                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_1~0                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_0~1                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state.state_0~1                                   ; combout          ;
; |CPU_TEST_Sim|outPC[0]                                                                                              ; |CPU_TEST_Sim|outPC[0]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[1]                                                                                              ; |CPU_TEST_Sim|outPC[1]                                                                                         ; padio            ;
; |CPU_TEST_Sim|addrOut[0]                                                                                            ; |CPU_TEST_Sim|addrOut[0]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[1]                                                                                            ; |CPU_TEST_Sim|addrOut[1]                                                                                       ; padio            ;
; |CPU_TEST_Sim|memDataOut[0]                                                                                         ; |CPU_TEST_Sim|memDataOut[0]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[1]                                                                                         ; |CPU_TEST_Sim|memDataOut[1]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[2]                                                                                         ; |CPU_TEST_Sim|memDataOut[2]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[3]                                                                                         ; |CPU_TEST_Sim|memDataOut[3]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[5]                                                                                         ; |CPU_TEST_Sim|memDataOut[5]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[7]                                                                                         ; |CPU_TEST_Sim|memDataOut[7]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[9]                                                                                         ; |CPU_TEST_Sim|memDataOut[9]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[10]                                                                                        ; |CPU_TEST_Sim|memDataOut[10]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[11]                                                                                        ; |CPU_TEST_Sim|memDataOut[11]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[12]                                                                                        ; |CPU_TEST_Sim|memDataOut[12]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[14]                                                                                        ; |CPU_TEST_Sim|memDataOut[14]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[15]                                                                                        ; |CPU_TEST_Sim|memDataOut[15]                                                                                   ; padio            ;
; |CPU_TEST_Sim|T_Info[1]                                                                                             ; |CPU_TEST_Sim|T_Info[1]                                                                                        ; padio            ;
; |CPU_TEST_Sim|T_Info[2]                                                                                             ; |CPU_TEST_Sim|T_Info[2]                                                                                        ; padio            ;
; |CPU_TEST_Sim|cpuClk                                                                                                ; |CPU_TEST_Sim|cpuClk~corein                                                                                    ; combout          ;
; |CPU_TEST_Sim|memClk                                                                                                ; |CPU_TEST_Sim|memClk~corein                                                                                    ; combout          ;
; |CPU_TEST_Sim|cpuClk~clkctrl                                                                                        ; |CPU_TEST_Sim|cpuClk~clkctrl                                                                                   ; outclk           ;
; |CPU_TEST_Sim|memClk~clkctrl                                                                                        ; |CPU_TEST_Sim|memClk~clkctrl                                                                                   ; outclk           ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[4]  ; portadataout4    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[6]  ; portadataout0    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[8]  ; portadataout2    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[13] ; portadataout7    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[16] ; portadataout10   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[17] ; portadataout11   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[18] ; portadataout12   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[19] ; portadataout13   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[20] ; portadataout14   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[21] ; portadataout15   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[22] ; portadataout16   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[23] ; portadataout17   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[24] ; portadataout0    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[25] ; portadataout1    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[26] ; portadataout2    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[27] ; portadataout3    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28] ; portadataout4    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[29] ; portadataout5    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[30] ; portadataout6    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31] ; portadataout7    ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~6                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~7                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~9                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~11                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~13                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~15                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~17                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~19                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~21                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~23                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~25                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~27                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~29                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~31                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~33                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~35                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~37                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~39                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~41                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~43                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~45                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~47                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~49                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~51                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~53                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~55                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~57                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~59                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~61                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~62                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~62                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~132                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~133                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~135                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~138                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~140                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~142                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~144                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~146                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~148                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~150                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~152                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~154                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~156                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~158                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~160                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~162                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~164                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~166                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~168                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~170                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~172                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~174                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~176                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~178                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~180                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~182                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~184                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~186                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~188                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~190                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]~191                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]~191                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~0                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~0                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~3                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~3                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~4                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~4                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~7                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~7                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~8                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~8                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~9                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~9                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~10                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~10                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~11                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~11                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[3]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[3]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[4]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[4]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[5]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[5]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[6]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[6]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[7]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[7]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[8]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[8]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[9]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[9]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[10]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[10]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[11]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[11]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[12]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[12]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[13]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[13]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[14]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[14]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[15]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[15]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[17]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[17]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[18]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[18]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[19]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[19]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[20]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[20]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[21]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[21]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[22]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[22]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[23]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[23]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[24]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[24]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[25]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[25]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[26]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[26]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[27]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[27]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[28]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[28]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[29]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[29]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[30]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[30]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[31]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[31]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen                                                             ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen                                                       ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en                                                              ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en                                                        ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux33~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux33~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux8~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux8~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~6                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~6                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~7                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~7                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~6                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~6                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~0                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~0                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux16~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux16~0                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~8                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~8                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~1                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~1                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Selector3~0                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Selector3~0                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux9~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux9~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~8                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~8                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~2                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~2                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX1~2                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX1~2                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux10~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux10~0                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]~9                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]~9                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux78~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux78~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~3                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~3                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux72~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux72~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux68~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux68~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux82~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux82~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux84~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux84~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux86~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux86~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux88~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux88~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux90~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux90~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux92~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux92~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux94~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux94~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux96~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux96~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux74~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux74~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux76~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux76~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux98~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux98~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux80~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux80~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~1                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~1                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~2                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~2                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux6~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux6~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]~4                                                    ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]~4                                              ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~12                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~12                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~7                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~7                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~8                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~8                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~64                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~64                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~65                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~65                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~66                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~66                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~69                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~69                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~71                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~71                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~72                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~72                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~73                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~73                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~74                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~74                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~75                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~75                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~76                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~76                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~77                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~77                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~78                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~78                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~79                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~79                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~80                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~80                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~81                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~81                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~82                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~82                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~83                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~83                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~84                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~84                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~85                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~85                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~7                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~7                                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~8                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~8                                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~7                                                            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~7                                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~8                                                            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~8                                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux32~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux32~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~5                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~5                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~6                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~6                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~7                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~7                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~8                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~8                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~9                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~9                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~10                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~10                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~11                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~11                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~12                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~12                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~13                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~13                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux2~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux2~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux10~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux10~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux9~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux9~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux8~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux8~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux7~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux7~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux14~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux14~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux15~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux15~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux16~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux16~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux17~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux17~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux18~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux18~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux19~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux19~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux20~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux20~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux21~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux21~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux22~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux22~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux23~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux23~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux24~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux24~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux25~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux25~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux26~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux26~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux27~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux27~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux28~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux28~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux29~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux29~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux1~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux1~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux6~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux6~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux5~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux5~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux4~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux4~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux3~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux3~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux30~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux30~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux0~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux0~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux13~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux13~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux31~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux31~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~10                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~10                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~10                                                    ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~10                                              ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]                                                      ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]                                                ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux                                                    ; combout          ;
; |CPU_TEST_Sim|~GND                                                                                                   ; |CPU_TEST_Sim|~GND                                                                                             ; combout          ;
; |CPU_TEST_Sim|outA[0]                                                                                                ; |CPU_TEST_Sim|outA[0]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[1]                                                                                                ; |CPU_TEST_Sim|outA[1]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[2]                                                                                                ; |CPU_TEST_Sim|outA[2]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[3]                                                                                                ; |CPU_TEST_Sim|outA[3]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[4]                                                                                                ; |CPU_TEST_Sim|outA[4]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[5]                                                                                                ; |CPU_TEST_Sim|outA[5]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[6]                                                                                                ; |CPU_TEST_Sim|outA[6]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[7]                                                                                                ; |CPU_TEST_Sim|outA[7]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[8]                                                                                                ; |CPU_TEST_Sim|outA[8]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[9]                                                                                                ; |CPU_TEST_Sim|outA[9]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[10]                                                                                               ; |CPU_TEST_Sim|outA[10]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[11]                                                                                               ; |CPU_TEST_Sim|outA[11]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[12]                                                                                               ; |CPU_TEST_Sim|outA[12]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[13]                                                                                               ; |CPU_TEST_Sim|outA[13]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[14]                                                                                               ; |CPU_TEST_Sim|outA[14]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[15]                                                                                               ; |CPU_TEST_Sim|outA[15]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[16]                                                                                               ; |CPU_TEST_Sim|outA[16]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[17]                                                                                               ; |CPU_TEST_Sim|outA[17]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[18]                                                                                               ; |CPU_TEST_Sim|outA[18]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[19]                                                                                               ; |CPU_TEST_Sim|outA[19]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[20]                                                                                               ; |CPU_TEST_Sim|outA[20]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[21]                                                                                               ; |CPU_TEST_Sim|outA[21]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[22]                                                                                               ; |CPU_TEST_Sim|outA[22]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[23]                                                                                               ; |CPU_TEST_Sim|outA[23]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[24]                                                                                               ; |CPU_TEST_Sim|outA[24]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[25]                                                                                               ; |CPU_TEST_Sim|outA[25]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[26]                                                                                               ; |CPU_TEST_Sim|outA[26]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[27]                                                                                               ; |CPU_TEST_Sim|outA[27]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[28]                                                                                               ; |CPU_TEST_Sim|outA[28]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[29]                                                                                               ; |CPU_TEST_Sim|outA[29]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[30]                                                                                               ; |CPU_TEST_Sim|outA[30]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[31]                                                                                               ; |CPU_TEST_Sim|outA[31]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[0]                                                                                                ; |CPU_TEST_Sim|outB[0]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[1]                                                                                                ; |CPU_TEST_Sim|outB[1]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[2]                                                                                                ; |CPU_TEST_Sim|outB[2]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[3]                                                                                                ; |CPU_TEST_Sim|outB[3]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[4]                                                                                                ; |CPU_TEST_Sim|outB[4]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[5]                                                                                                ; |CPU_TEST_Sim|outB[5]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[6]                                                                                                ; |CPU_TEST_Sim|outB[6]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[7]                                                                                                ; |CPU_TEST_Sim|outB[7]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[8]                                                                                                ; |CPU_TEST_Sim|outB[8]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[9]                                                                                                ; |CPU_TEST_Sim|outB[9]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[10]                                                                                               ; |CPU_TEST_Sim|outB[10]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[11]                                                                                               ; |CPU_TEST_Sim|outB[11]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[12]                                                                                               ; |CPU_TEST_Sim|outB[12]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[13]                                                                                               ; |CPU_TEST_Sim|outB[13]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[14]                                                                                               ; |CPU_TEST_Sim|outB[14]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[15]                                                                                               ; |CPU_TEST_Sim|outB[15]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[16]                                                                                               ; |CPU_TEST_Sim|outB[16]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[17]                                                                                               ; |CPU_TEST_Sim|outB[17]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[18]                                                                                               ; |CPU_TEST_Sim|outB[18]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[19]                                                                                               ; |CPU_TEST_Sim|outB[19]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[20]                                                                                               ; |CPU_TEST_Sim|outB[20]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[21]                                                                                               ; |CPU_TEST_Sim|outB[21]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[22]                                                                                               ; |CPU_TEST_Sim|outB[22]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[23]                                                                                               ; |CPU_TEST_Sim|outB[23]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[24]                                                                                               ; |CPU_TEST_Sim|outB[24]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[25]                                                                                               ; |CPU_TEST_Sim|outB[25]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[26]                                                                                               ; |CPU_TEST_Sim|outB[26]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[27]                                                                                               ; |CPU_TEST_Sim|outB[27]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[28]                                                                                               ; |CPU_TEST_Sim|outB[28]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[29]                                                                                               ; |CPU_TEST_Sim|outB[29]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[30]                                                                                               ; |CPU_TEST_Sim|outB[30]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[31]                                                                                               ; |CPU_TEST_Sim|outB[31]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outC                                                                                                   ; |CPU_TEST_Sim|outC                                                                                             ; padio            ;
; |CPU_TEST_Sim|outZ                                                                                                   ; |CPU_TEST_Sim|outZ                                                                                             ; padio            ;
; |CPU_TEST_Sim|outIR[0]                                                                                               ; |CPU_TEST_Sim|outIR[0]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[1]                                                                                               ; |CPU_TEST_Sim|outIR[1]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[2]                                                                                               ; |CPU_TEST_Sim|outIR[2]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[3]                                                                                               ; |CPU_TEST_Sim|outIR[3]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[4]                                                                                               ; |CPU_TEST_Sim|outIR[4]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[5]                                                                                               ; |CPU_TEST_Sim|outIR[5]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[6]                                                                                               ; |CPU_TEST_Sim|outIR[6]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[7]                                                                                               ; |CPU_TEST_Sim|outIR[7]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[8]                                                                                               ; |CPU_TEST_Sim|outIR[8]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[9]                                                                                               ; |CPU_TEST_Sim|outIR[9]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[10]                                                                                              ; |CPU_TEST_Sim|outIR[10]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[11]                                                                                              ; |CPU_TEST_Sim|outIR[11]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[12]                                                                                              ; |CPU_TEST_Sim|outIR[12]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[13]                                                                                              ; |CPU_TEST_Sim|outIR[13]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[14]                                                                                              ; |CPU_TEST_Sim|outIR[14]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[15]                                                                                              ; |CPU_TEST_Sim|outIR[15]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[16]                                                                                              ; |CPU_TEST_Sim|outIR[16]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[17]                                                                                              ; |CPU_TEST_Sim|outIR[17]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[18]                                                                                              ; |CPU_TEST_Sim|outIR[18]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[19]                                                                                              ; |CPU_TEST_Sim|outIR[19]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[20]                                                                                              ; |CPU_TEST_Sim|outIR[20]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[21]                                                                                              ; |CPU_TEST_Sim|outIR[21]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[22]                                                                                              ; |CPU_TEST_Sim|outIR[22]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[23]                                                                                              ; |CPU_TEST_Sim|outIR[23]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[24]                                                                                              ; |CPU_TEST_Sim|outIR[24]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[25]                                                                                              ; |CPU_TEST_Sim|outIR[25]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[26]                                                                                              ; |CPU_TEST_Sim|outIR[26]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[27]                                                                                              ; |CPU_TEST_Sim|outIR[27]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[28]                                                                                              ; |CPU_TEST_Sim|outIR[28]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[29]                                                                                              ; |CPU_TEST_Sim|outIR[29]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[30]                                                                                              ; |CPU_TEST_Sim|outIR[30]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[31]                                                                                              ; |CPU_TEST_Sim|outIR[31]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[3]                                                                                               ; |CPU_TEST_Sim|outPC[3]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[4]                                                                                               ; |CPU_TEST_Sim|outPC[4]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[5]                                                                                               ; |CPU_TEST_Sim|outPC[5]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[6]                                                                                               ; |CPU_TEST_Sim|outPC[6]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[7]                                                                                               ; |CPU_TEST_Sim|outPC[7]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[8]                                                                                               ; |CPU_TEST_Sim|outPC[8]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[9]                                                                                               ; |CPU_TEST_Sim|outPC[9]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[10]                                                                                              ; |CPU_TEST_Sim|outPC[10]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[11]                                                                                              ; |CPU_TEST_Sim|outPC[11]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[12]                                                                                              ; |CPU_TEST_Sim|outPC[12]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[13]                                                                                              ; |CPU_TEST_Sim|outPC[13]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[14]                                                                                              ; |CPU_TEST_Sim|outPC[14]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[15]                                                                                              ; |CPU_TEST_Sim|outPC[15]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[16]                                                                                              ; |CPU_TEST_Sim|outPC[16]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[17]                                                                                              ; |CPU_TEST_Sim|outPC[17]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[18]                                                                                              ; |CPU_TEST_Sim|outPC[18]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[19]                                                                                              ; |CPU_TEST_Sim|outPC[19]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[20]                                                                                              ; |CPU_TEST_Sim|outPC[20]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[21]                                                                                              ; |CPU_TEST_Sim|outPC[21]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[22]                                                                                              ; |CPU_TEST_Sim|outPC[22]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[23]                                                                                              ; |CPU_TEST_Sim|outPC[23]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[24]                                                                                              ; |CPU_TEST_Sim|outPC[24]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[25]                                                                                              ; |CPU_TEST_Sim|outPC[25]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[26]                                                                                              ; |CPU_TEST_Sim|outPC[26]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[27]                                                                                              ; |CPU_TEST_Sim|outPC[27]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[28]                                                                                              ; |CPU_TEST_Sim|outPC[28]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[29]                                                                                              ; |CPU_TEST_Sim|outPC[29]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[30]                                                                                              ; |CPU_TEST_Sim|outPC[30]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[31]                                                                                              ; |CPU_TEST_Sim|outPC[31]                                                                                        ; padio            ;
; |CPU_TEST_Sim|addrOut[3]                                                                                             ; |CPU_TEST_Sim|addrOut[3]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[4]                                                                                             ; |CPU_TEST_Sim|addrOut[4]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[5]                                                                                             ; |CPU_TEST_Sim|addrOut[5]                                                                                       ; padio            ;
; |CPU_TEST_Sim|wEn                                                                                                    ; |CPU_TEST_Sim|wEn                                                                                              ; padio            ;
; |CPU_TEST_Sim|memDataOut[4]                                                                                          ; |CPU_TEST_Sim|memDataOut[4]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[6]                                                                                          ; |CPU_TEST_Sim|memDataOut[6]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[8]                                                                                          ; |CPU_TEST_Sim|memDataOut[8]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[13]                                                                                         ; |CPU_TEST_Sim|memDataOut[13]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[16]                                                                                         ; |CPU_TEST_Sim|memDataOut[16]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[17]                                                                                         ; |CPU_TEST_Sim|memDataOut[17]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[18]                                                                                         ; |CPU_TEST_Sim|memDataOut[18]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[19]                                                                                         ; |CPU_TEST_Sim|memDataOut[19]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[20]                                                                                         ; |CPU_TEST_Sim|memDataOut[20]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[21]                                                                                         ; |CPU_TEST_Sim|memDataOut[21]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[22]                                                                                         ; |CPU_TEST_Sim|memDataOut[22]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[23]                                                                                         ; |CPU_TEST_Sim|memDataOut[23]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[24]                                                                                         ; |CPU_TEST_Sim|memDataOut[24]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[25]                                                                                         ; |CPU_TEST_Sim|memDataOut[25]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[26]                                                                                         ; |CPU_TEST_Sim|memDataOut[26]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[27]                                                                                         ; |CPU_TEST_Sim|memDataOut[27]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[28]                                                                                         ; |CPU_TEST_Sim|memDataOut[28]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[29]                                                                                         ; |CPU_TEST_Sim|memDataOut[29]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[30]                                                                                         ; |CPU_TEST_Sim|memDataOut[30]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[31]                                                                                         ; |CPU_TEST_Sim|memDataOut[31]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataIn[0]                                                                                           ; |CPU_TEST_Sim|memDataIn[0]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[1]                                                                                           ; |CPU_TEST_Sim|memDataIn[1]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[2]                                                                                           ; |CPU_TEST_Sim|memDataIn[2]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[3]                                                                                           ; |CPU_TEST_Sim|memDataIn[3]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[4]                                                                                           ; |CPU_TEST_Sim|memDataIn[4]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[5]                                                                                           ; |CPU_TEST_Sim|memDataIn[5]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[6]                                                                                           ; |CPU_TEST_Sim|memDataIn[6]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[7]                                                                                           ; |CPU_TEST_Sim|memDataIn[7]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[8]                                                                                           ; |CPU_TEST_Sim|memDataIn[8]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[9]                                                                                           ; |CPU_TEST_Sim|memDataIn[9]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[10]                                                                                          ; |CPU_TEST_Sim|memDataIn[10]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[11]                                                                                          ; |CPU_TEST_Sim|memDataIn[11]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[12]                                                                                          ; |CPU_TEST_Sim|memDataIn[12]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[13]                                                                                          ; |CPU_TEST_Sim|memDataIn[13]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[14]                                                                                          ; |CPU_TEST_Sim|memDataIn[14]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[15]                                                                                          ; |CPU_TEST_Sim|memDataIn[15]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[16]                                                                                          ; |CPU_TEST_Sim|memDataIn[16]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[17]                                                                                          ; |CPU_TEST_Sim|memDataIn[17]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[18]                                                                                          ; |CPU_TEST_Sim|memDataIn[18]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[19]                                                                                          ; |CPU_TEST_Sim|memDataIn[19]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[20]                                                                                          ; |CPU_TEST_Sim|memDataIn[20]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[21]                                                                                          ; |CPU_TEST_Sim|memDataIn[21]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[22]                                                                                          ; |CPU_TEST_Sim|memDataIn[22]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[23]                                                                                          ; |CPU_TEST_Sim|memDataIn[23]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[24]                                                                                          ; |CPU_TEST_Sim|memDataIn[24]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[25]                                                                                          ; |CPU_TEST_Sim|memDataIn[25]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[26]                                                                                          ; |CPU_TEST_Sim|memDataIn[26]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[27]                                                                                          ; |CPU_TEST_Sim|memDataIn[27]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[28]                                                                                          ; |CPU_TEST_Sim|memDataIn[28]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[29]                                                                                          ; |CPU_TEST_Sim|memDataIn[29]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[30]                                                                                          ; |CPU_TEST_Sim|memDataIn[30]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[31]                                                                                          ; |CPU_TEST_Sim|memDataIn[31]                                                                                    ; padio            ;
; |CPU_TEST_Sim|T_Info[0]                                                                                              ; |CPU_TEST_Sim|T_Info[0]                                                                                        ; padio            ;
; |CPU_TEST_Sim|wen_mem                                                                                                ; |CPU_TEST_Sim|wen_mem                                                                                          ; padio            ;
; |CPU_TEST_Sim|en_mem                                                                                                 ; |CPU_TEST_Sim|en_mem                                                                                           ; padio            ;
; |CPU_TEST_Sim|rst                                                                                                    ; |CPU_TEST_Sim|rst~corein                                                                                       ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2clkctrl                                    ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2clkctrl                              ; outclk           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9clkctrl                                                 ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9clkctrl                                           ; outclk           ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[4]  ; portadataout4    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[6]  ; portadataout0    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[8]  ; portadataout2    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[13] ; portadataout7    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[16] ; portadataout10   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[17] ; portadataout11   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[18] ; portadataout12   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[19] ; portadataout13   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[20] ; portadataout14   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[21] ; portadataout15   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[22] ; portadataout16   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6  ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[23] ; portadataout17   ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[24] ; portadataout0    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[25] ; portadataout1    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[26] ; portadataout2    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[27] ; portadataout3    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28] ; portadataout4    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[29] ; portadataout5    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[30] ; portadataout6    ;
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24 ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31] ; portadataout7    ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~4                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~5                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~6                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~6                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~6                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~7                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                          ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~8                                                ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~9                                          ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~10                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~11                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~12                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~13                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~14                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~15                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~16                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~17                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~18                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~19                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~20                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~21                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~22                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~23                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~24                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~25                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~26                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~27                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~28                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~29                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~30                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~31                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~32                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~33                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~34                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~35                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~36                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~37                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~38                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~39                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~40                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~41                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~42                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~43                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~44                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~45                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~46                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~47                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~48                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~49                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~50                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~51                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~52                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~53                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~54                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~55                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~56                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~57                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~58                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~59                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~60                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~61                                         ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~62                                               ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|Add0~62                                         ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]                                                            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]                                                      ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~132                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[2]~133                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~134                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]~135                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~137                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[4]~138                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~139                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[5]~140                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~141                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[6]~142                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~143                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[7]~144                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~145                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[8]~146                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~147                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[9]~148                                                  ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~149                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[10]~150                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~151                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[11]~152                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~153                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[12]~154                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~155                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[13]~156                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~157                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[14]~158                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~159                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[15]~160                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~161                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[16]~162                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~163                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[17]~164                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~165                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[18]~166                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~167                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[19]~168                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~169                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[20]~170                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~171                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[21]~172                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~173                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[22]~174                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~175                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[23]~176                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~177                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[24]~178                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~179                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[25]~180                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~181                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[26]~182                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~183                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[27]~184                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~185                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[28]~186                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~187                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[29]~188                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~189                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[30]~190                                                 ; cout             ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]~191                                                       ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[31]~191                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~0                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~0                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~3                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~3                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~4                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~4                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~7                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~7                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~8                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~8                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~9                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~9                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~10                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~10                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~11                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~11                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[2]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[2]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[3]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[3]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[4]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[4]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[5]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[5]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[6]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[6]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[7]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[7]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[8]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[8]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[9]                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[9]                                            ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[10]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[10]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[11]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[11]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[12]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[12]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[13]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[13]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[14]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[14]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[15]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[15]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[17]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[17]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[18]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[18]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[19]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[19]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[20]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[20]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[21]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[21]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[22]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[22]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[23]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[23]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[24]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[24]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[25]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[25]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[26]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[26]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[27]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[27]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[28]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[28]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[29]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[29]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[30]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[30]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[31]                                                 ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[31]                                           ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen                                                             ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen                                                       ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en                                                              ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en                                                        ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux33~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux33~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux8~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux8~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~6                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~6                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~7                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~7                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~6                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~6                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~0                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~0                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux16~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux16~0                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~8                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~8                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~1                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~1                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD                                                           ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD                                                     ; regout           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Selector3~0                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Selector3~0                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux9~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux9~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~8                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~8                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~2                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Equal0~2                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX1~2                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX1~2                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux10~0                                                         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux10~0                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]~9                                                     ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]~9                                               ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux78~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux78~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~3                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~3                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux72~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux72~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux68~2                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux68~2                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux82~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux82~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux84~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux84~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux86~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux86~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux88~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux88~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux90~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux90~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux92~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux92~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux94~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux94~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux96~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux96~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux74~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux74~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux76~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux76~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux98~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux98~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux80~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux80~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~1                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~1                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~2                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux100~2                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux6~0                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|Mux6~0                                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]~4                                                    ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]~4                                              ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~12                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~12                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~7                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~7                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~8                                                        ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|inc_PC~8                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~64                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~64                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~65                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~65                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~66                                              ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~66                                        ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~69                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~69                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~71                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~71                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~72                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~72                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~73                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~73                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~74                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~74                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~75                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~75                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~76                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~76                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~77                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~77                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~78                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~78                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~79                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~79                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~80                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~80                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~81                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~81                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~82                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~82                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~83                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~83                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~84                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~84                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~85                                                  ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q~85                                            ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~7                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~7                                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~8                                                           ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|wen~8                                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~7                                                            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~7                                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~8                                                            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|en~8                                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux32~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux32~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~5                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~5                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~6                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~6                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~7                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~7                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~8                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~8                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~9                                                         ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~9                                                   ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~10                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~10                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~11                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~11                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~12                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~12                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~13                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~13                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~14                                                        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~14                                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux2~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux2~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux10~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux10~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux9~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux9~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux8~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux8~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux7~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux7~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux14~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux14~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux15~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux15~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux16~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux16~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux17~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux17~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux18~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux18~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux19~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux19~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux20~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux20~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux21~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux21~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux22~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux22~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux23~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux23~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux24~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux24~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux25~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux25~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux26~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux26~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux27~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux27~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux28~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux28~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux29~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux29~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux1~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux1~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux6~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux6~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux5~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux5~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux4~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux4~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux3~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux3~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux30~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux30~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux0~1                                            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux0~1                                      ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux13~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux13~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux31~1                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux31~1                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~10                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~10                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux99~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux81~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux77~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux79~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux97~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux95~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux93~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux91~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux89~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux87~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux85~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux83~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux73~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~5                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~5                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~6                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux71~6                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~10                                                    ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[1]~10                                              ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]                                                       ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[0]                                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8]                                        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8]                                  ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31]                                       ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31]                                 ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]                                                      ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|IM_MUX2[0]                                                ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]                                           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]                                     ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]                                          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]                                    ; combout          ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux                                                          ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux                                                    ; combout          ;
; |CPU_TEST_Sim|~GND                                                                                                   ; |CPU_TEST_Sim|~GND                                                                                             ; combout          ;
; |CPU_TEST_Sim|outA[0]                                                                                                ; |CPU_TEST_Sim|outA[0]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[1]                                                                                                ; |CPU_TEST_Sim|outA[1]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[2]                                                                                                ; |CPU_TEST_Sim|outA[2]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[3]                                                                                                ; |CPU_TEST_Sim|outA[3]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[4]                                                                                                ; |CPU_TEST_Sim|outA[4]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[5]                                                                                                ; |CPU_TEST_Sim|outA[5]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[6]                                                                                                ; |CPU_TEST_Sim|outA[6]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[7]                                                                                                ; |CPU_TEST_Sim|outA[7]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[8]                                                                                                ; |CPU_TEST_Sim|outA[8]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[9]                                                                                                ; |CPU_TEST_Sim|outA[9]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outA[10]                                                                                               ; |CPU_TEST_Sim|outA[10]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[11]                                                                                               ; |CPU_TEST_Sim|outA[11]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[12]                                                                                               ; |CPU_TEST_Sim|outA[12]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[13]                                                                                               ; |CPU_TEST_Sim|outA[13]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[14]                                                                                               ; |CPU_TEST_Sim|outA[14]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[15]                                                                                               ; |CPU_TEST_Sim|outA[15]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[16]                                                                                               ; |CPU_TEST_Sim|outA[16]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[17]                                                                                               ; |CPU_TEST_Sim|outA[17]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[18]                                                                                               ; |CPU_TEST_Sim|outA[18]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[19]                                                                                               ; |CPU_TEST_Sim|outA[19]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[20]                                                                                               ; |CPU_TEST_Sim|outA[20]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[21]                                                                                               ; |CPU_TEST_Sim|outA[21]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[22]                                                                                               ; |CPU_TEST_Sim|outA[22]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[23]                                                                                               ; |CPU_TEST_Sim|outA[23]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[24]                                                                                               ; |CPU_TEST_Sim|outA[24]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[25]                                                                                               ; |CPU_TEST_Sim|outA[25]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[26]                                                                                               ; |CPU_TEST_Sim|outA[26]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[27]                                                                                               ; |CPU_TEST_Sim|outA[27]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[28]                                                                                               ; |CPU_TEST_Sim|outA[28]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[29]                                                                                               ; |CPU_TEST_Sim|outA[29]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[30]                                                                                               ; |CPU_TEST_Sim|outA[30]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outA[31]                                                                                               ; |CPU_TEST_Sim|outA[31]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[0]                                                                                                ; |CPU_TEST_Sim|outB[0]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[1]                                                                                                ; |CPU_TEST_Sim|outB[1]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[2]                                                                                                ; |CPU_TEST_Sim|outB[2]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[3]                                                                                                ; |CPU_TEST_Sim|outB[3]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[4]                                                                                                ; |CPU_TEST_Sim|outB[4]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[5]                                                                                                ; |CPU_TEST_Sim|outB[5]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[6]                                                                                                ; |CPU_TEST_Sim|outB[6]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[7]                                                                                                ; |CPU_TEST_Sim|outB[7]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[8]                                                                                                ; |CPU_TEST_Sim|outB[8]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[9]                                                                                                ; |CPU_TEST_Sim|outB[9]                                                                                          ; padio            ;
; |CPU_TEST_Sim|outB[10]                                                                                               ; |CPU_TEST_Sim|outB[10]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[11]                                                                                               ; |CPU_TEST_Sim|outB[11]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[12]                                                                                               ; |CPU_TEST_Sim|outB[12]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[13]                                                                                               ; |CPU_TEST_Sim|outB[13]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[14]                                                                                               ; |CPU_TEST_Sim|outB[14]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[15]                                                                                               ; |CPU_TEST_Sim|outB[15]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[16]                                                                                               ; |CPU_TEST_Sim|outB[16]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[17]                                                                                               ; |CPU_TEST_Sim|outB[17]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[18]                                                                                               ; |CPU_TEST_Sim|outB[18]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[19]                                                                                               ; |CPU_TEST_Sim|outB[19]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[20]                                                                                               ; |CPU_TEST_Sim|outB[20]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[21]                                                                                               ; |CPU_TEST_Sim|outB[21]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[22]                                                                                               ; |CPU_TEST_Sim|outB[22]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[23]                                                                                               ; |CPU_TEST_Sim|outB[23]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[24]                                                                                               ; |CPU_TEST_Sim|outB[24]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[25]                                                                                               ; |CPU_TEST_Sim|outB[25]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[26]                                                                                               ; |CPU_TEST_Sim|outB[26]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[27]                                                                                               ; |CPU_TEST_Sim|outB[27]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[28]                                                                                               ; |CPU_TEST_Sim|outB[28]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[29]                                                                                               ; |CPU_TEST_Sim|outB[29]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[30]                                                                                               ; |CPU_TEST_Sim|outB[30]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outB[31]                                                                                               ; |CPU_TEST_Sim|outB[31]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outC                                                                                                   ; |CPU_TEST_Sim|outC                                                                                             ; padio            ;
; |CPU_TEST_Sim|outZ                                                                                                   ; |CPU_TEST_Sim|outZ                                                                                             ; padio            ;
; |CPU_TEST_Sim|outIR[0]                                                                                               ; |CPU_TEST_Sim|outIR[0]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[1]                                                                                               ; |CPU_TEST_Sim|outIR[1]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[2]                                                                                               ; |CPU_TEST_Sim|outIR[2]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[3]                                                                                               ; |CPU_TEST_Sim|outIR[3]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[4]                                                                                               ; |CPU_TEST_Sim|outIR[4]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[5]                                                                                               ; |CPU_TEST_Sim|outIR[5]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[6]                                                                                               ; |CPU_TEST_Sim|outIR[6]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[7]                                                                                               ; |CPU_TEST_Sim|outIR[7]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[8]                                                                                               ; |CPU_TEST_Sim|outIR[8]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[9]                                                                                               ; |CPU_TEST_Sim|outIR[9]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outIR[10]                                                                                              ; |CPU_TEST_Sim|outIR[10]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[11]                                                                                              ; |CPU_TEST_Sim|outIR[11]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[12]                                                                                              ; |CPU_TEST_Sim|outIR[12]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[13]                                                                                              ; |CPU_TEST_Sim|outIR[13]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[14]                                                                                              ; |CPU_TEST_Sim|outIR[14]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[15]                                                                                              ; |CPU_TEST_Sim|outIR[15]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[16]                                                                                              ; |CPU_TEST_Sim|outIR[16]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[17]                                                                                              ; |CPU_TEST_Sim|outIR[17]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[18]                                                                                              ; |CPU_TEST_Sim|outIR[18]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[19]                                                                                              ; |CPU_TEST_Sim|outIR[19]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[20]                                                                                              ; |CPU_TEST_Sim|outIR[20]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[21]                                                                                              ; |CPU_TEST_Sim|outIR[21]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[22]                                                                                              ; |CPU_TEST_Sim|outIR[22]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[23]                                                                                              ; |CPU_TEST_Sim|outIR[23]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[24]                                                                                              ; |CPU_TEST_Sim|outIR[24]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[25]                                                                                              ; |CPU_TEST_Sim|outIR[25]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[26]                                                                                              ; |CPU_TEST_Sim|outIR[26]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[27]                                                                                              ; |CPU_TEST_Sim|outIR[27]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[28]                                                                                              ; |CPU_TEST_Sim|outIR[28]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[29]                                                                                              ; |CPU_TEST_Sim|outIR[29]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[30]                                                                                              ; |CPU_TEST_Sim|outIR[30]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outIR[31]                                                                                              ; |CPU_TEST_Sim|outIR[31]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[2]                                                                                               ; |CPU_TEST_Sim|outPC[2]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[3]                                                                                               ; |CPU_TEST_Sim|outPC[3]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[4]                                                                                               ; |CPU_TEST_Sim|outPC[4]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[5]                                                                                               ; |CPU_TEST_Sim|outPC[5]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[6]                                                                                               ; |CPU_TEST_Sim|outPC[6]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[7]                                                                                               ; |CPU_TEST_Sim|outPC[7]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[8]                                                                                               ; |CPU_TEST_Sim|outPC[8]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[9]                                                                                               ; |CPU_TEST_Sim|outPC[9]                                                                                         ; padio            ;
; |CPU_TEST_Sim|outPC[10]                                                                                              ; |CPU_TEST_Sim|outPC[10]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[11]                                                                                              ; |CPU_TEST_Sim|outPC[11]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[12]                                                                                              ; |CPU_TEST_Sim|outPC[12]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[13]                                                                                              ; |CPU_TEST_Sim|outPC[13]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[14]                                                                                              ; |CPU_TEST_Sim|outPC[14]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[15]                                                                                              ; |CPU_TEST_Sim|outPC[15]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[16]                                                                                              ; |CPU_TEST_Sim|outPC[16]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[17]                                                                                              ; |CPU_TEST_Sim|outPC[17]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[18]                                                                                              ; |CPU_TEST_Sim|outPC[18]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[19]                                                                                              ; |CPU_TEST_Sim|outPC[19]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[20]                                                                                              ; |CPU_TEST_Sim|outPC[20]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[21]                                                                                              ; |CPU_TEST_Sim|outPC[21]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[22]                                                                                              ; |CPU_TEST_Sim|outPC[22]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[23]                                                                                              ; |CPU_TEST_Sim|outPC[23]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[24]                                                                                              ; |CPU_TEST_Sim|outPC[24]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[25]                                                                                              ; |CPU_TEST_Sim|outPC[25]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[26]                                                                                              ; |CPU_TEST_Sim|outPC[26]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[27]                                                                                              ; |CPU_TEST_Sim|outPC[27]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[28]                                                                                              ; |CPU_TEST_Sim|outPC[28]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[29]                                                                                              ; |CPU_TEST_Sim|outPC[29]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[30]                                                                                              ; |CPU_TEST_Sim|outPC[30]                                                                                        ; padio            ;
; |CPU_TEST_Sim|outPC[31]                                                                                              ; |CPU_TEST_Sim|outPC[31]                                                                                        ; padio            ;
; |CPU_TEST_Sim|addrOut[2]                                                                                             ; |CPU_TEST_Sim|addrOut[2]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[3]                                                                                             ; |CPU_TEST_Sim|addrOut[3]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[4]                                                                                             ; |CPU_TEST_Sim|addrOut[4]                                                                                       ; padio            ;
; |CPU_TEST_Sim|addrOut[5]                                                                                             ; |CPU_TEST_Sim|addrOut[5]                                                                                       ; padio            ;
; |CPU_TEST_Sim|wEn                                                                                                    ; |CPU_TEST_Sim|wEn                                                                                              ; padio            ;
; |CPU_TEST_Sim|memDataOut[4]                                                                                          ; |CPU_TEST_Sim|memDataOut[4]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[6]                                                                                          ; |CPU_TEST_Sim|memDataOut[6]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[8]                                                                                          ; |CPU_TEST_Sim|memDataOut[8]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataOut[13]                                                                                         ; |CPU_TEST_Sim|memDataOut[13]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[16]                                                                                         ; |CPU_TEST_Sim|memDataOut[16]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[17]                                                                                         ; |CPU_TEST_Sim|memDataOut[17]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[18]                                                                                         ; |CPU_TEST_Sim|memDataOut[18]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[19]                                                                                         ; |CPU_TEST_Sim|memDataOut[19]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[20]                                                                                         ; |CPU_TEST_Sim|memDataOut[20]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[21]                                                                                         ; |CPU_TEST_Sim|memDataOut[21]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[22]                                                                                         ; |CPU_TEST_Sim|memDataOut[22]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[23]                                                                                         ; |CPU_TEST_Sim|memDataOut[23]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[24]                                                                                         ; |CPU_TEST_Sim|memDataOut[24]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[25]                                                                                         ; |CPU_TEST_Sim|memDataOut[25]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[26]                                                                                         ; |CPU_TEST_Sim|memDataOut[26]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[27]                                                                                         ; |CPU_TEST_Sim|memDataOut[27]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[28]                                                                                         ; |CPU_TEST_Sim|memDataOut[28]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[29]                                                                                         ; |CPU_TEST_Sim|memDataOut[29]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[30]                                                                                         ; |CPU_TEST_Sim|memDataOut[30]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataOut[31]                                                                                         ; |CPU_TEST_Sim|memDataOut[31]                                                                                   ; padio            ;
; |CPU_TEST_Sim|memDataIn[0]                                                                                           ; |CPU_TEST_Sim|memDataIn[0]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[1]                                                                                           ; |CPU_TEST_Sim|memDataIn[1]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[2]                                                                                           ; |CPU_TEST_Sim|memDataIn[2]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[3]                                                                                           ; |CPU_TEST_Sim|memDataIn[3]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[4]                                                                                           ; |CPU_TEST_Sim|memDataIn[4]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[5]                                                                                           ; |CPU_TEST_Sim|memDataIn[5]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[6]                                                                                           ; |CPU_TEST_Sim|memDataIn[6]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[7]                                                                                           ; |CPU_TEST_Sim|memDataIn[7]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[8]                                                                                           ; |CPU_TEST_Sim|memDataIn[8]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[9]                                                                                           ; |CPU_TEST_Sim|memDataIn[9]                                                                                     ; padio            ;
; |CPU_TEST_Sim|memDataIn[10]                                                                                          ; |CPU_TEST_Sim|memDataIn[10]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[11]                                                                                          ; |CPU_TEST_Sim|memDataIn[11]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[12]                                                                                          ; |CPU_TEST_Sim|memDataIn[12]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[13]                                                                                          ; |CPU_TEST_Sim|memDataIn[13]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[14]                                                                                          ; |CPU_TEST_Sim|memDataIn[14]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[15]                                                                                          ; |CPU_TEST_Sim|memDataIn[15]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[16]                                                                                          ; |CPU_TEST_Sim|memDataIn[16]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[17]                                                                                          ; |CPU_TEST_Sim|memDataIn[17]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[18]                                                                                          ; |CPU_TEST_Sim|memDataIn[18]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[19]                                                                                          ; |CPU_TEST_Sim|memDataIn[19]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[20]                                                                                          ; |CPU_TEST_Sim|memDataIn[20]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[21]                                                                                          ; |CPU_TEST_Sim|memDataIn[21]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[22]                                                                                          ; |CPU_TEST_Sim|memDataIn[22]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[23]                                                                                          ; |CPU_TEST_Sim|memDataIn[23]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[24]                                                                                          ; |CPU_TEST_Sim|memDataIn[24]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[25]                                                                                          ; |CPU_TEST_Sim|memDataIn[25]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[26]                                                                                          ; |CPU_TEST_Sim|memDataIn[26]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[27]                                                                                          ; |CPU_TEST_Sim|memDataIn[27]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[28]                                                                                          ; |CPU_TEST_Sim|memDataIn[28]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[29]                                                                                          ; |CPU_TEST_Sim|memDataIn[29]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[30]                                                                                          ; |CPU_TEST_Sim|memDataIn[30]                                                                                    ; padio            ;
; |CPU_TEST_Sim|memDataIn[31]                                                                                          ; |CPU_TEST_Sim|memDataIn[31]                                                                                    ; padio            ;
; |CPU_TEST_Sim|T_Info[0]                                                                                              ; |CPU_TEST_Sim|T_Info[0]                                                                                        ; padio            ;
; |CPU_TEST_Sim|wen_mem                                                                                                ; |CPU_TEST_Sim|wen_mem                                                                                          ; padio            ;
; |CPU_TEST_Sim|en_mem                                                                                                 ; |CPU_TEST_Sim|en_mem                                                                                           ; padio            ;
; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2clkctrl                                    ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2clkctrl                              ; outclk           ;
; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9clkctrl                                                 ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|PC_Mux~9clkctrl                                           ; outclk           ;
; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~clkctrl                                                   ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|Enable_PD~clkctrl                                             ; outclk           ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 08 23:36:10 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
Info: Using vector source file "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       9.99 %
Info: Number of transitions in simulation is 743
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Mon Apr 08 23:36:11 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


