#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep 26 16:11:05 2019
# Process ID: 10992
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2076 C:\Users\adam\Documents\Quantaser_RP_FPGA\FOG_Klaman\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property -dict [list CONFIG.Out_Width {15} CONFIG.Latency {1}] [get_ips subtractor2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
create_project devider C:/Users/adam/Desktop/FPGA_Projects/devider -part xc7k70tfbv676-1
file mkdir C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/new
close [ open C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/new/devider.v w ]
add_files C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/new/devider.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sim_1/new/devider.tf w ]
add_files -fileset sim_1 C:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sim_1/new/devider.tf
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
source t.tcl
compile_simlib -language all -dir {C:/Users/adam/Desktop/FPGA_Projects/devider/devider.cache/compile_simlib} -simulator modelsim -simulator_exec_path {C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem} -library all -family  all
close_sim
launch_simulation
launch_simulation
source t.tcl
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen -dir c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip
set_property -dict [list CONFIG.algorithm_type {Radix2} CONFIG.divisor_width {16} CONFIG.dividend_and_quotient_width {16} CONFIG.fractional_width {16} CONFIG.latency {20}] [get_ips div_gen]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/devider/devider.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/devider/devider.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/devider/devider.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/devider/devider.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/devider/devider.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/devider/devider.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/devider/devider.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source devider.tcl
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
source devider.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_compile_order -fileset sim_1
current_sim simulation_2
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
launch_simulation -mode post-synthesis -type functional
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
close_sim
launch_simulation
source t.tcl
set_property -dict [list CONFIG.latency_configuration {Manual} CONFIG.latency {5}] [get_ips div_gen]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/devider/devider.srcs/sources_1/ip/div_gen/div_gen.xci]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source t.tcl
close_design
launch_simulation -mode post-synthesis -type timing
source t.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.ACLKEN {true} CONFIG.ARESETN {true}] [get_ips div_gen]
