// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_hls_cnn_hls,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu19p-fsvb3824-2-e,HLS_INPUT_CLOCK=3.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.390000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6392,HLS_SYN_LUT=5712,HLS_VERSION=2024_2}" *)

module cnn_hls (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_core,
        ap_part,
        ap_parent,
        width,
        height,
        filter,
        pixel_address0,
        pixel_ce0,
        pixel_q0,
        pixel_address1,
        pixel_ce1,
        pixel_we1,
        pixel_d1,
        filter_map_address0,
        filter_map_ce0,
        filter_map_q0,
        sum_address0,
        sum_ce0,
        sum_we0,
        sum_d0,
        sum_q0,
        sum_address1,
        sum_ce1,
        sum_we1,
        sum_d1,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] ap_core;
input  [7:0] ap_part;
input  [7:0] ap_parent;
input  [31:0] width;
input  [31:0] height;
input  [31:0] filter;
output  [12:0] pixel_address0;
output   pixel_ce0;
input  [7:0] pixel_q0;
output  [12:0] pixel_address1;
output   pixel_ce1;
output   pixel_we1;
output  [7:0] pixel_d1;
output  [5:0] filter_map_address0;
output   filter_map_ce0;
input  [7:0] filter_map_q0;
output  [11:0] sum_address0;
output   sum_ce0;
output   sum_we0;
output  [31:0] sum_d0;
input  [31:0] sum_q0;
output  [11:0] sum_address1;
output   sum_ce1;
output   sum_we1;
output  [31:0] sum_d1;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] pixel_address0;
reg pixel_ce0;
reg[12:0] pixel_address1;
reg pixel_ce1;
reg pixel_we1;
reg[7:0] pixel_d1;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] reg_295;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state19;
reg   [31:0] width_read_reg_625;
wire  signed [5:0] trunc_ln117_fu_300_p1;
reg  signed [5:0] trunc_ln117_reg_631;
wire   [31:0] target_fu_304_p2;
reg   [31:0] target_reg_636;
wire   [31:0] core_rwidth_fu_310_p2;
reg   [31:0] core_rwidth_reg_641;
wire  signed [12:0] trunc_ln132_fu_316_p1;
reg  signed [12:0] trunc_ln132_reg_648;
wire   [31:0] add_ln75_fu_320_p2;
reg   [31:0] add_ln75_reg_658;
wire   [31:0] sub_i11_fu_326_p2;
reg   [31:0] sub_i11_reg_664;
wire  signed [12:0] empty_fu_332_p1;
reg  signed [12:0] empty_reg_669;
wire   [31:0] core_rheight_fu_356_p2;
reg   [31:0] core_rheight_reg_674;
wire    ap_CS_fsm_state2;
wire   [31:0] grp_fu_280_p2;
reg   [31:0] mul_reg_679;
wire   [31:0] grp_fu_286_p2;
reg   [31:0] mul_i_reg_684;
wire   [31:0] y_1_fu_361_p2;
reg   [31:0] y_1_reg_689;
wire   [12:0] mul_ln139_fu_366_p2;
reg   [12:0] mul_ln139_reg_694;
wire   [12:0] add_ln128_fu_370_p2;
reg   [12:0] add_ln128_reg_700;
wire   [30:0] add_ln139_fu_390_p2;
reg   [30:0] add_ln139_reg_711;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln144_fu_400_p2;
reg   [0:0] icmp_ln144_reg_721;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [7:0] filter_1_reg_738;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln146_fu_417_p2;
reg   [0:0] icmp_ln146_reg_743;
wire    ap_CS_fsm_state8;
wire   [31:0] c0_1_fu_422_p2;
reg   [31:0] c0_1_reg_747;
wire   [31:0] target_3_fu_427_p3;
reg   [31:0] target_3_reg_752;
wire   [30:0] add_ln151_fu_443_p2;
reg   [30:0] add_ln151_reg_760;
wire    ap_CS_fsm_state9;
wire   [12:0] trunc_ln151_fu_454_p1;
reg   [12:0] trunc_ln151_reg_765;
wire   [12:0] add_ln103_fu_478_p2;
reg   [12:0] add_ln103_reg_779;
wire   [30:0] add_ln123_fu_519_p2;
reg   [30:0] add_ln123_reg_792;
wire   [12:0] mul_ln124_fu_529_p2;
reg   [12:0] mul_ln124_reg_797;
wire   [12:0] add_ln156_fu_550_p2;
reg   [12:0] add_ln156_reg_804;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire   [12:0] add_ln128_1_fu_567_p2;
reg   [12:0] add_ln128_1_reg_814;
wire    ap_CS_fsm_state20;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_idle;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ready;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ce;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_address0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_ce0;
wire   [11:0] grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we0;
wire   [31:0] grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d0;
wire   [11:0] grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we1;
wire   [31:0] grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_done;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_idle;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ready;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ce;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce0;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_we1;
wire   [7:0] grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_d1;
wire    ap_CS_fsm_state12;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_done;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_idle;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ready;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ce;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce0;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_we1;
wire   [7:0] grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_d1;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_done;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_idle;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ready;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ce;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address0;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce0;
wire   [12:0] grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce1;
wire    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_we1;
wire   [7:0] grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_d1;
wire    ap_CS_fsm_state21;
reg   [0:0] clear_reg_190;
wire   [0:0] icmp_ln123_fu_514_p2;
wire   [0:0] icmp_ln103_fu_473_p2;
wire   [0:0] icmp_ln151_fu_438_p2;
reg   [30:0] x_1_reg_204;
wire    ap_CS_fsm_state13;
reg   [12:0] x_reg_215;
wire    ap_CS_fsm_state17;
reg   [30:0] y_reg_227;
wire    ap_CS_fsm_state22;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg;
wire    pixel_we1_out;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg;
reg   [21:0] ap_NS_fsm;
wire    ap_NS_fsm_state15;
reg    grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg;
wire   [63:0] zext_ln141_fu_413_p1;
wire   [63:0] zext_ln151_fu_449_p1;
wire   [63:0] zext_ln104_fu_489_p1;
wire   [63:0] zext_ln156_fu_554_p1;
wire   [63:0] zext_ln103_fu_558_p1;
wire   [63:0] zext_ln124_fu_563_p1;
wire   [63:0] zext_ln128_fu_571_p1;
reg   [30:0] i_fu_86;
reg   [31:0] r0_fu_90;
wire   [31:0] r0_2_fu_458_p2;
wire   [31:0] r0_1_fu_494_p2;
wire   [0:0] icmp_ln139_fu_385_p2;
reg   [31:0] c0_fu_94;
reg   [31:0] target_1_fu_98;
reg    filter_map_ce0_local;
reg    pixel_ce0_local;
reg   [12:0] pixel_address0_local;
reg    pixel_we1_local;
reg    pixel_ce1_local;
reg   [12:0] pixel_address1_local;
wire  signed [31:0] trunc_ln117_fu_300_p0;
wire  signed [31:0] target_fu_304_p0;
wire  signed [31:0] core_rwidth_fu_310_p1;
wire  signed [31:0] add_ln75_fu_320_p0;
wire  signed [31:0] add_ln75_fu_320_p1;
wire   [31:0] zext_ln139_fu_381_p1;
wire  signed [5:0] zext_ln141_fu_413_p0;
wire   [5:0] grp_fu_575_p3;
wire   [31:0] zext_ln151_1_fu_434_p1;
wire   [31:0] zext_ln103_1_fu_469_p1;
wire   [12:0] add_ln104_fu_484_p2;
wire   [31:0] zext_ln123_fu_510_p1;
wire  signed [12:0] mul_ln124_fu_529_p0;
wire  signed [5:0] grp_fu_575_p0;
wire   [5:0] grp_fu_575_p2;
reg    grp_fu_280_ce;
reg    grp_fu_286_ce;
reg    grp_fu_575_ce;
wire    ap_CS_fsm_state4;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_condition_734;
reg    ap_condition_738;
reg    ap_condition_454;
reg    ap_condition_457;
reg    ap_condition_750;
reg    ap_condition_754;
reg    ap_condition_757;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg = 1'b0;
#0 grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg = 1'b0;
#0 grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg = 1'b0;
#0 grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg = 1'b0;
#0 i_fu_86 = 31'd0;
#0 r0_fu_90 = 32'd0;
#0 c0_fu_94 = 32'd0;
#0 target_1_fu_98 = 32'd0;
end

cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_165_1 grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start),
    .ap_done(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done),
    .ap_idle(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_idle),
    .ap_ready(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ready),
    .ap_ce(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ce),
    .mul_i(mul_i_reg_684),
    .width(width_read_reg_625),
    .empty(trunc_ln132_reg_648),
    .pixel_address0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_address0),
    .pixel_ce0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_ce0),
    .pixel_q0(pixel_q0),
    .sext_ln165(filter_1_reg_738),
    .sum_address0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address0),
    .sum_ce0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce0),
    .sum_we0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we0),
    .sum_d0(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d0),
    .sum_q0(sum_q0),
    .sum_address1(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address1),
    .sum_ce1(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce1),
    .sum_we1(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we1),
    .sum_d1(grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d1),
    .clear(clear_reg_190)
);

cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_153_2 grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start),
    .ap_done(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_done),
    .ap_idle(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_idle),
    .ap_ready(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ready),
    .ap_ce(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ce),
    .sub_i11(sub_i11_reg_664),
    .empty_14(trunc_ln132_reg_648),
    .empty(trunc_ln151_reg_765),
    .pixel_address0(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address0),
    .pixel_ce0(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce0),
    .pixel_q0(pixel_q0),
    .pixel_address1(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address1),
    .pixel_ce1(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce1),
    .pixel_we1(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_we1),
    .pixel_d1(grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_d1)
);

cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_105_2 grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start),
    .ap_done(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_done),
    .ap_idle(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_idle),
    .ap_ready(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ready),
    .ap_ce(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ce),
    .y_1_cast(y_1_reg_689),
    .empty(trunc_ln132_reg_648),
    .x(x_reg_215),
    .pixel_address0(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address0),
    .pixel_ce0(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce0),
    .pixel_q0(pixel_q0),
    .pixel_address1(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address1),
    .pixel_ce1(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce1),
    .pixel_we1(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_we1),
    .pixel_d1(grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_d1)
);

cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_125_2 grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start),
    .ap_done(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_done),
    .ap_idle(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_idle),
    .ap_ready(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ready),
    .ap_ce(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ce),
    .core_rwidth(core_rwidth_reg_641),
    .mul_ln124(mul_ln124_reg_797),
    .pixel_address0(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address0),
    .pixel_ce0(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce0),
    .pixel_q0(pixel_q0),
    .pixel_address1(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address1),
    .pixel_ce1(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce1),
    .pixel_we1(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_we1),
    .pixel_d1(grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_d1)
);

cnn_hls_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(filter),
    .din1(filter),
    .ce(grp_fu_280_ce),
    .dout(grp_fu_280_p2)
);

cnn_hls_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(height),
    .din1(width),
    .ce(grp_fu_286_ce),
    .dout(grp_fu_286_p2)
);

cnn_hls_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U32(
    .din0(empty_reg_669),
    .din1(trunc_ln132_reg_648),
    .dout(mul_ln139_fu_366_p2)
);

cnn_hls_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U33(
    .din0(mul_ln124_fu_529_p0),
    .din1(trunc_ln132_reg_648),
    .dout(mul_ln124_fu_529_p2)
);

cnn_hls_mac_muladd_6s_6s_6ns_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mac_muladd_6s_6s_6ns_6_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_575_p0),
    .din1(trunc_ln117_reg_631),
    .din2(grp_fu_575_p2),
    .ce(grp_fu_575_ce),
    .dout(grp_fu_575_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        if ((1'b1 == ap_ce)) begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (1'b1 == ap_NS_fsm_state15))) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ready == 1'b1)) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ready == 1'b1)) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ready == 1'b1)) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ready == 1'b1)) begin
            grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            c0_fu_94 <= 32'd0;
        end else if ((1'b1 == ap_condition_734)) begin
            c0_fu_94 <= c0_1_reg_747;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_738)) begin
            clear_reg_190 <= 1'd0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            clear_reg_190 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            i_fu_86 <= 31'd0;
        end else if ((1'b1 == ap_condition_738)) begin
            i_fu_86 <= add_ln139_reg_711;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            r0_fu_90 <= 32'd0;
        end else if ((1'b1 == ap_condition_734)) begin
            r0_fu_90 <= target_1_fu_98;
        end else if ((1'b1 == ap_condition_457)) begin
            r0_fu_90 <= r0_1_fu_494_p2;
        end else if ((1'b1 == ap_condition_454)) begin
            r0_fu_90 <= r0_2_fu_458_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            target_1_fu_98 <= target_fu_304_p2;
        end else if ((1'b1 == ap_condition_734)) begin
            target_1_fu_98 <= target_3_reg_752;
        end else if ((1'b1 == ap_condition_457)) begin
            target_1_fu_98 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_750)) begin
            x_1_reg_204 <= 31'd0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            x_1_reg_204 <= add_ln151_reg_760;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_754)) begin
            x_reg_215 <= 13'd0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            x_reg_215 <= add_ln103_reg_779;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            y_reg_227 <= add_ln123_reg_792;
        end else if ((1'b1 == ap_condition_757)) begin
            y_reg_227 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln103_reg_779 <= add_ln103_fu_478_p2;
        add_ln123_reg_792 <= add_ln123_fu_519_p2;
        add_ln151_reg_760 <= add_ln151_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln128_1_reg_814 <= add_ln128_1_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln128_reg_700 <= add_ln128_fu_370_p2;
        core_rheight_reg_674 <= core_rheight_fu_356_p2;
        mul_i_reg_684 <= grp_fu_286_p2;
        mul_ln139_reg_694 <= mul_ln139_fu_366_p2;
        mul_reg_679 <= grp_fu_280_p2;
        y_1_reg_689 <= y_1_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln139_reg_711 <= add_ln139_fu_390_p2;
        icmp_ln144_reg_721 <= icmp_ln144_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln156_reg_804 <= add_ln156_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln75_reg_658 <= add_ln75_fu_320_p2;
        core_rwidth_reg_641 <= core_rwidth_fu_310_p2;
        empty_reg_669 <= empty_fu_332_p1;
        sub_i11_reg_664 <= sub_i11_fu_326_p2;
        target_reg_636 <= target_fu_304_p2;
        trunc_ln117_reg_631 <= trunc_ln117_fu_300_p1;
        trunc_ln132_reg_648 <= trunc_ln132_fu_316_p1;
        width_read_reg_625 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c0_1_reg_747 <= c0_1_fu_422_p2;
        icmp_ln146_reg_743 <= icmp_ln146_fu_417_p2;
        target_3_reg_752 <= target_3_fu_427_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        filter_1_reg_738 <= filter_map_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mul_ln124_reg_797 <= mul_ln124_fu_529_p2;
        trunc_ln151_reg_765 <= trunc_ln151_fu_454_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_295 <= pixel_q0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_done == 1'b0))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_done == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_done == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln139_fu_385_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln139_fu_385_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6))) begin
        filter_map_ce0_local = 1'b1;
    end else begin
        filter_map_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15)))) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ce = 1'b1;
    end else begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20)))) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ce = 1'b1;
    end else begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11)))) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ce = 1'b1;
    end else begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7)))) begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ce = 1'b1;
    end else begin
        grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))))) begin
        grp_fu_280_ce = 1'b1;
    end else begin
        grp_fu_280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))))) begin
        grp_fu_286_ce = 1'b1;
    end else begin
        grp_fu_286_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3)))) begin
        grp_fu_575_ce = 1'b1;
    end else begin
        grp_fu_575_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_address0 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_address0 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_address0 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pixel_address0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_address0;
    end else begin
        pixel_address0 = pixel_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        pixel_address0_local = zext_ln124_fu_563_p1;
    end else if (((icmp_ln103_fu_473_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0))) begin
        pixel_address0_local = zext_ln104_fu_489_p1;
    end else if (((icmp_ln151_fu_438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd0) & (icmp_ln144_reg_721 == 1'd0))) begin
        pixel_address0_local = zext_ln151_fu_449_p1;
    end else begin
        pixel_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_address1 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_address1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_address1 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_address1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_address1 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_address1;
    end else begin
        pixel_address1 = pixel_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixel_address1_local = zext_ln128_fu_571_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        pixel_address1_local = zext_ln103_fu_558_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        pixel_address1_local = zext_ln156_fu_554_p1;
    end else begin
        pixel_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_ce0 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_ce0 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_ce0 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pixel_ce0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_pixel_ce0;
    end else begin
        pixel_ce0 = pixel_ce0_local;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln103_fu_473_p2 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0)) | ((icmp_ln151_fu_438_p2 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd0) & (icmp_ln144_reg_721 == 1'd0)))) begin
        pixel_ce0_local = 1'b1;
    end else begin
        pixel_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_ce1 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_ce1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_ce1 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_ce1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_ce1 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_ce1;
    end else begin
        pixel_ce1 = pixel_ce1_local;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state13)))) begin
        pixel_ce1_local = 1'b1;
    end else begin
        pixel_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_d1 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_d1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_d1 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_d1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_d1 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_d1;
    end else begin
        pixel_d1 = reg_295;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pixel_we1 = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_pixel_we1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        pixel_we1 = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_pixel_we1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pixel_we1 = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_pixel_we1;
    end else begin
        pixel_we1 = (pixel_we1_out | 1'b0);
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state13)))) begin
        pixel_we1_local = 1'b1;
    end else begin
        pixel_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln139_fu_385_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9) & ((((icmp_ln103_fu_473_p2 == 1'd0) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0)) | ((icmp_ln123_fu_514_p2 == 1'd0) & (icmp_ln144_reg_721 == 1'd1))) | ((icmp_ln151_fu_438_p2 == 1'd0) & (icmp_ln146_reg_743 == 1'd0) & (icmp_ln144_reg_721 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln123_fu_514_p2 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln144_reg_721 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln103_fu_473_p2 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_done == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_done == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_done == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_478_p2 = (x_reg_215 + 13'd1);

assign add_ln104_fu_484_p2 = (x_reg_215 + mul_ln139_reg_694);

assign add_ln123_fu_519_p2 = (y_reg_227 + 31'd1);

assign add_ln128_1_fu_567_p2 = (add_ln128_reg_700 + mul_ln124_reg_797);

assign add_ln128_fu_370_p2 = ($signed(trunc_ln132_reg_648) + $signed(13'd8191));

assign add_ln139_fu_390_p2 = (i_fu_86 + 31'd1);

assign add_ln151_fu_443_p2 = (x_1_reg_204 + 31'd1);

assign add_ln156_fu_550_p2 = (trunc_ln151_reg_765 + mul_ln139_reg_694);

assign add_ln75_fu_320_p0 = filter;

assign add_ln75_fu_320_p1 = height;

assign add_ln75_fu_320_p2 = ($signed(add_ln75_fu_320_p0) + $signed(add_ln75_fu_320_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state15 = ap_NS_fsm[32'd14];

always @ (*) begin
    ap_condition_454 = ((icmp_ln151_fu_438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd0) & (icmp_ln144_reg_721 == 1'd0));
end

always @ (*) begin
    ap_condition_457 = ((icmp_ln103_fu_473_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0));
end

always @ (*) begin
    ap_condition_734 = ((icmp_ln123_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln144_reg_721 == 1'd1));
end

always @ (*) begin
    ap_condition_738 = ((1'b1 == ap_CS_fsm_state9) & ((((icmp_ln103_fu_473_p2 == 1'd0) & (icmp_ln146_reg_743 == 1'd1) & (icmp_ln144_reg_721 == 1'd0)) | ((icmp_ln123_fu_514_p2 == 1'd0) & (icmp_ln144_reg_721 == 1'd1))) | ((icmp_ln151_fu_438_p2 == 1'd0) & (icmp_ln146_reg_743 == 1'd0) & (icmp_ln144_reg_721 == 1'd0))));
end

always @ (*) begin
    ap_condition_750 = ((grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln146_fu_417_p2 == 1'd0) & (icmp_ln144_reg_721 == 1'd0));
end

always @ (*) begin
    ap_condition_754 = ((grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln146_fu_417_p2 == 1'd1) & (icmp_ln144_reg_721 == 1'd0));
end

always @ (*) begin
    ap_condition_757 = ((grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln144_reg_721 == 1'd1));
end

assign c0_1_fu_422_p2 = (c0_fu_94 + 32'd1);

assign core_rheight_fu_356_p2 = ($signed(add_ln75_reg_658) + $signed(32'd4294967295));

assign core_rwidth_fu_310_p1 = width;

assign core_rwidth_fu_310_p2 = ($signed(target_fu_304_p2) + $signed(core_rwidth_fu_310_p1));

assign empty_fu_332_p1 = sub_i11_fu_326_p2[12:0];

assign filter_map_address0 = zext_ln141_fu_413_p1;

assign filter_map_ce0 = filter_map_ce0_local;

assign grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start = grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg;

assign grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start = grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg;

assign grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start = grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg;

assign grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg;

assign grp_fu_575_p0 = r0_fu_90[5:0];

assign grp_fu_575_p2 = c0_fu_94[5:0];

assign icmp_ln103_fu_473_p2 = (($signed(zext_ln103_1_fu_469_p1) < $signed(core_rwidth_reg_641)) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_514_p2 = (($signed(zext_ln123_fu_510_p1) < $signed(core_rheight_reg_674)) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_385_p2 = (($signed(zext_ln139_fu_381_p1) < $signed(mul_reg_679)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_400_p2 = ((r0_fu_90 == target_1_fu_98) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_417_p2 = ((target_1_fu_98 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_438_p2 = (($signed(zext_ln151_1_fu_434_p1) < $signed(core_rwidth_reg_641)) ? 1'b1 : 1'b0);

assign mul_ln124_fu_529_p0 = y_reg_227[12:0];

assign pixel_we1_out = pixel_we1_local;

assign r0_1_fu_494_p2 = ($signed(r0_fu_90) + $signed(32'd4294967295));

assign r0_2_fu_458_p2 = (r0_fu_90 + 32'd1);

assign sub_i11_fu_326_p2 = ($signed(add_ln75_fu_320_p2) + $signed(32'd4294967294));

assign sum_address0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address0;

assign sum_address1 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_address1;

assign sum_ce0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce0;

assign sum_ce1 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_ce1;

assign sum_d0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d0;

assign sum_d1 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_d1;

assign sum_we0 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we0;

assign sum_we1 = grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_sum_we1;

assign target_3_fu_427_p3 = ((icmp_ln146_fu_417_p2[0:0] == 1'b1) ? target_reg_636 : 32'd0);

assign target_fu_304_p0 = filter;

assign target_fu_304_p2 = ($signed(target_fu_304_p0) + $signed(32'd4294967295));

assign trunc_ln117_fu_300_p0 = filter;

assign trunc_ln117_fu_300_p1 = trunc_ln117_fu_300_p0[5:0];

assign trunc_ln132_fu_316_p1 = core_rwidth_fu_310_p2[12:0];

assign trunc_ln151_fu_454_p1 = x_1_reg_204[12:0];

assign y_1_fu_361_p2 = ($signed(add_ln75_reg_658) + $signed(32'd4294967293));

assign zext_ln103_1_fu_469_p1 = x_reg_215;

assign zext_ln103_fu_558_p1 = x_reg_215;

assign zext_ln104_fu_489_p1 = add_ln104_fu_484_p2;

assign zext_ln123_fu_510_p1 = y_reg_227;

assign zext_ln124_fu_563_p1 = mul_ln124_reg_797;

assign zext_ln128_fu_571_p1 = add_ln128_1_reg_814;

assign zext_ln139_fu_381_p1 = i_fu_86;

assign zext_ln141_fu_413_p0 = grp_fu_575_p3;

assign zext_ln141_fu_413_p1 = $unsigned(zext_ln141_fu_413_p0);

assign zext_ln151_1_fu_434_p1 = x_1_reg_204;

assign zext_ln151_fu_449_p1 = x_1_reg_204;

assign zext_ln156_fu_554_p1 = add_ln156_reg_804;

endmodule //cnn_hls
