0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/vivado/project_test/project_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/Senior-Project-2023/vivado/project_test/project_test.srcs/sim_1/imports/new/topleveltb.sv,1707321623,systemVerilog,,,,topleveltb,,uvm,,,,,,
