Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Sat Oct 12 09:24:35 2024
| Host              : TUF-F15 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Test_wrapper_timing_summary_routed.rpt -pb Test_wrapper_timing_summary_routed.pb -rpx Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Test_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.010       -0.041                      8                53663        0.010        0.000                      0                53663        3.500        0.000                       0                 17217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.010       -0.041                      8                53471        0.010        0.000                      0                53471        3.500        0.000                       0                 17217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.391        0.000                      0                  192        0.225        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.010ns,  Total Violation       -0.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 4.143ns (42.589%)  route 5.585ns (57.411%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 12.567 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.194ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.206    12.604    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X25Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.351    12.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X25Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/C
                         clock pessimism              0.267    12.834    
                         clock uncertainty           -0.160    12.673    
    SLICE_X25Y151        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080    12.593    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 4.143ns (42.598%)  route 5.583ns (57.402%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 12.567 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.194ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.204    12.602    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X25Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.351    12.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X25Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/C
                         clock pessimism              0.267    12.834    
                         clock uncertainty           -0.160    12.673    
    SLICE_X25Y151        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.592    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 3.433ns (36.315%)  route 6.020ns (63.685%))
  Logic Levels:           24  (CARRY8=9 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.194ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.134     9.976    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X37Y140        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.056    10.032 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.346    10.378    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y144        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057    10.435 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_mux_sel_b_pos_1_i_2/O
                         net (fo=73, routed)          1.275    11.709    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_2
    SLICE_X44Y226        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.188    11.897 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_31_i_2/O
                         net (fo=1, routed)           0.432    12.329    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31_1
    RAMB36_X1Y45         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.569    12.785    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X1Y45         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.161    12.946    
                         clock uncertainty           -0.160    12.786    
    RAMB36_X1Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.324    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.143ns (42.630%)  route 5.576ns (57.370%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.194ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.197    12.594    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.347    12.563    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/C
                         clock pessimism              0.267    12.830    
                         clock uncertainty           -0.160    12.670    
    SLICE_X26Y151        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    12.591    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 4.044ns (41.085%)  route 5.799ns (58.915%))
  Logic Levels:           29  (CARRY8=10 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.194ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.228    10.070    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X34Y140        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058    10.128 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___133_i_4/O
                         net (fo=19, routed)          0.212    10.339    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_2_do_revert
    SLICE_X30Y140        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058    10.397 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___133_i_2/O
                         net (fo=8, routed)           0.303    10.700    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/ibuf_2_valid[0]
    SLICE_X27Y146        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152    10.852 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/i___131_i_1/O
                         net (fo=2, routed)           0.205    11.057    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_gstate[0]_i_32
    SLICE_X26Y147        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082    11.139 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/i___131/O
                         net (fo=4, routed)           0.105    11.244    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/RDATA_gstate_reg[0]_i_5
    SLICE_X26Y148        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    11.381 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/RDATA_gstate[0]_i_40/O
                         net (fo=1, routed)           0.014    11.395    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[0]_i_2[0]
    SLICE_X26Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286    11.681 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.341    12.022    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0_9[0]
    SLICE_X24Y152        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057    12.079 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[0]_i_2/O
                         net (fo=3, routed)           0.177    12.256    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[0]_i_2_n_0
    SLICE_X24Y152        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    12.338 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[0]_rep_i_1/O
                         net (fo=1, routed)           0.381    12.719    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[0]_rep_i_1_n_0
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.347    12.563    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/C
                         clock pessimism              0.267    12.830    
                         clock uncertainty           -0.160    12.670    
    SLICE_X26Y151        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.716    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.143ns (42.630%)  route 5.576ns (57.370%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.194ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.197    12.594    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.347    12.563    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/C
                         clock pessimism              0.267    12.830    
                         clock uncertainty           -0.160    12.670    
    SLICE_X26Y151        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.078    12.592    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.143ns (42.630%)  route 5.576ns (57.370%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.194ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.197    12.594    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.347    12.563    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/C
                         clock pessimism              0.267    12.830    
                         clock uncertainty           -0.160    12.670    
    SLICE_X26Y151        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    12.592    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 4.143ns (42.630%)  route 5.576ns (57.370%))
  Logic Levels:           30  (CARRY8=10 LUT1=1 LUT2=4 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.194ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.465    10.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X28Y146        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.364 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.120    10.485    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_do_revert
    SLICE_X27Y146        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058    10.543 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___133_i_3/O
                         net (fo=8, routed)           0.231    10.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/ibuf_1_valid[2]
    SLICE_X26Y145        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137    10.911 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_2/i___130_i_2/O
                         net (fo=7, routed)           0.175    11.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_23_0
    SLICE_X26Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.150    11.236 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_9/O
                         net (fo=8, routed)           0.220    11.456    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_1
    SLICE_X25Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137    11.593 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_69/O
                         net (fo=1, routed)           0.022    11.615    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_11_0[1]
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    11.890 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate_reg[3]_i_45/CO[7]
                         net (fo=1, routed)           0.202    12.092    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_0[0]
    SLICE_X25Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057    12.149 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11/O
                         net (fo=1, routed)           0.058    12.207    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_11_n_0
    SLICE_X25Y151        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083    12.290 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.051    12.341    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    12.397 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=6, routed)           0.197    12.594    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.347    12.563    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y151        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/C
                         clock pessimism              0.267    12.830    
                         clock uncertainty           -0.160    12.670    
    SLICE_X26Y151        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.078    12.592    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 3.396ns (35.961%)  route 6.048ns (64.039%))
  Logic Levels:           24  (CARRY8=9 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.194ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.134     9.976    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X37Y140        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.056    10.032 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.420    10.452    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y148        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057    10.509 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_48_i_4/O
                         net (fo=49, routed)          1.329    11.838    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_5
    SLICE_X47Y221        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151    11.989 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_30_i_2/O
                         net (fo=1, routed)           0.330    12.319    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30_0
    RAMB36_X1Y44         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.565    12.781    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X1Y44         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/CLKBWRCLK
                         clock pessimism              0.161    12.942    
                         clock uncertainty           -0.160    12.782    
    RAMB36_X1Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.320    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/cp_data_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 4.261ns (43.426%)  route 5.551ns (56.574%))
  Logic Levels:           29  (CARRY8=11 LUT1=1 LUT2=4 LUT3=1 LUT4=4 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 12.593 - 10.000 ) 
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.609ns (routing 1.304ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.377ns (routing 1.194ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.609     2.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X26Y158        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.990 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]/Q
                         net (fo=20, routed)          0.223     3.213    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]
    SLICE_X26Y160        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     3.351 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14/O
                         net (fo=1, routed)           0.013     3.364    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_14_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.625 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     3.655    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X26Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.761 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[1]
                         net (fo=9, routed)           0.393     4.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_14
    SLICE_X27Y163        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     4.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27/O
                         net (fo=1, routed)           0.013     4.250    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_27_n_0
    SLICE_X27Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     4.576 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/O[5]
                         net (fo=7, routed)           0.309     4.885    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_10
    SLICE_X28Y167        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.965 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14/O
                         net (fo=1, routed)           0.029     4.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_14_n_0
    SLICE_X28Y167        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.232 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.262    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_2_n_0
    SLICE_X28Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.368 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[1]
                         net (fo=6, routed)           0.420     5.788    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_14
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.121 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/O[5]
                         net (fo=7, routed)           0.446     6.567    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_0[4]
    SLICE_X30Y169        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.799 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53/CO[7]
                         net (fo=1, routed)           0.030     6.829    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_53_n_0
    SLICE_X30Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.935 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[1]
                         net (fo=6, routed)           0.472     7.407    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_14
    SLICE_X31Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.464 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223/O
                         net (fo=1, routed)           0.022     7.486    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_223_n_0
    SLICE_X31Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.772 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.369     8.141    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X35Y158        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     8.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.225     8.504    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X36Y161        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     8.586 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.108     8.694    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X36Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     8.832 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.100     8.932    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X36Y157        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     8.988 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.286     9.274    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X36Y141        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     9.332 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.057     9.389    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X36Y141        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     9.445 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.140     9.585    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X36Y139        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     9.641 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.119     9.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X36Y140        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.842 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.125     9.967    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X36Y142        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058    10.025 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___130_i_6/O
                         net (fo=19, routed)          0.553    10.577    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0_reg[0]_0
    SLICE_X26Y133        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057    10.634 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/idata_2[2]_i_3__1/O
                         net (fo=6, routed)           0.065    10.699    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/ibuf_0_do_0[2]
    SLICE_X26Y133        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188    10.887 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[7]_i_23/O
                         net (fo=1, routed)           0.267    11.154    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[7]_i_23_n_0
    SLICE_X24Y134        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.204    11.358 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0_reg[7]_i_11/CO[3]
                         net (fo=8, routed)           0.223    11.582    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/elw_unit/cp_unit/cp_di_01_max1
    SLICE_X24Y133        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082    11.664 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[2]_i_2/O
                         net (fo=3, routed)           0.120    11.784    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/elw_unit/cp_unit/cp_di_01_max[2]
    SLICE_X24Y131        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188    11.972 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[7]_i_18/O
                         net (fo=1, routed)           0.022    11.994    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[7]_i_18_n_0
    SLICE_X24Y131        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.257    12.251 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0_reg[7]_i_7/CO[3]
                         net (fo=8, routed)           0.305    12.556    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/elw_unit/cp_unit/cp_di_012_max1
    SLICE_X24Y122        LUT4 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.095    12.651 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/cp_data_0[5]_i_1/O
                         net (fo=1, routed)           0.037    12.688    Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/D[5]
    SLICE_X24Y122        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/cp_data_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.377    12.593    Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/clk
    SLICE_X24Y122        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/cp_data_0_reg[5]/C
                         clock pessimism              0.212    12.805    
                         clock uncertainty           -0.160    12.645    
    SLICE_X24Y122        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    12.690    Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/cp_unit/cp_data_0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/cpu/decoded_imm_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/cpu/reg_op2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.271%)  route 0.186ns (55.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      2.580ns (routing 1.194ns, distribution 1.386ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.304ns, distribution 1.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.580     2.796    Test_i/al_ultra96v2_0/inst/soc/cpu/clk
    SLICE_X50Y194        FDSE                                         r  Test_i/al_ultra96v2_0/inst/soc/cpu/decoded_imm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y194        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.911 r  Test_i/al_ultra96v2_0/inst/soc/cpu/decoded_imm_reg[23]/Q
                         net (fo=3, routed)           0.157     3.069    Test_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/decoded_imm[23]
    SLICE_X52Y196        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.033     3.102 r  Test_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/reg_op2[23]_i_1/O
                         net (fo=1, routed)           0.029     3.131    Test_i/al_ultra96v2_0/inst/soc/cpu/cpuregs_n_71
    SLICE_X52Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/cpu/reg_op2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.973     3.240    Test_i/al_ultra96v2_0/inst/soc/cpu/clk
    SLICE_X52Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/cpu/reg_op2_reg[23]/C
                         clock pessimism             -0.220     3.020    
    SLICE_X52Y196        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.121    Test_i/al_ultra96v2_0/inst/soc/cpu/reg_op2_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.114ns (45.912%)  route 0.134ns (54.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.577ns (routing 1.194ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.304ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.577     2.793    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.907 r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.134     3.042    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[2]
    SLICE_X5Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.879     3.146    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.216     2.930    
    SLICE_X5Y129         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.101     3.031    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.558ns (routing 1.194ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.304ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.558     2.774    Test_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X12Y127        FDRE                                         r  Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.886 r  Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.125     3.011    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[21]
    SLICE_X14Y127        FDRE                                         r  Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.845     3.112    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y127        FDRE                                         r  Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.216     2.896    
    SLICE_X14Y127        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.999    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.161ns (63.161%)  route 0.094ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.567ns (routing 1.194ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.868ns (routing 1.304ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.567     2.783    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X4Y138         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.897 r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/Q
                         net (fo=4, routed)           0.083     2.980    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/Q[3]
    SLICE_X3Y138         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.047     3.027 r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth[5]_i_2/O
                         net (fo=1, routed)           0.011     3.038    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_33
    SLICE_X3Y138         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.868     3.135    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X3Y138         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/C
                         clock pessimism             -0.216     2.919    
    SLICE_X3Y138         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.022    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/b_base_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.199ns (65.894%)  route 0.103ns (34.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      2.377ns (routing 1.194ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.304ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.377     2.593    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/clk
    SLICE_X30Y179        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/b_base_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y179        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.707 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/b_base_addr_reg[12]/Q
                         net (fo=1, routed)           0.072     2.779    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0_reg[31]_1[12]
    SLICE_X30Y180        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.085     2.864 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0[12]_i_1/O
                         net (fo=1, routed)           0.031     2.895    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_01_in[12]
    SLICE_X30Y180        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.671     2.938    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y180        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0_reg[12]/C
                         clock pessimism             -0.161     2.777    
    SLICE_X30Y180        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     2.878    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_1/wdata_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/ldata_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.544ns (routing 1.194ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.304ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.544     2.760    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_1/clk
    SLICE_X54Y176        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_1/wdata_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.872 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_1/wdata_0_reg[2]/Q
                         net (fo=1, routed)           0.110     2.982    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/ldata_0_reg[7]_0[2]
    SLICE_X56Y176        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/ldata_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.813     3.080    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/clk
    SLICE_X56Y176        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/ldata_0_reg[2]/C
                         clock pessimism             -0.216     2.864    
    SLICE_X56Y176        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.965    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_1/ldata_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.113ns (50.087%)  route 0.113ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.407ns (routing 1.194ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.304ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.407     2.623    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X33Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y196        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.736 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[13]/Q
                         net (fo=4, routed)           0.113     2.849    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_addr_reg[31]_1[13]
    SLICE_X34Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.677     2.944    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/clk
    SLICE_X34Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_addr_reg[13]/C
                         clock pessimism             -0.216     2.728    
    SLICE_X34Y196        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.830    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_o_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.224%)  route 0.111ns (49.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.407ns (routing 1.194ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.304ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.407     2.623    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X33Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_o_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y196        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.735 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_o_addr_reg[9]/Q
                         net (fo=1, routed)           0.111     2.846    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_o_addr_reg_n_0_[9]
    SLICE_X34Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.675     2.942    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X34Y196        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[9]/C
                         clock pessimism             -0.216     2.726    
    SLICE_X34Y196        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.827    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_o_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.112ns (37.966%)  route 0.183ns (62.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.559ns (routing 1.194ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.304ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.559     2.775    Test_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y119        FDRE                                         r  Test_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.887 r  Test_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.183     3.070    Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X15Y120        FDRE                                         r  Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.844     3.111    Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y120        FDRE                                         r  Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.164     2.947    
    SLICE_X15Y120        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.050    Test_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.980%)  route 0.137ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.553ns (routing 1.194ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.304ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.553     2.769    Test_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X18Y127        FDRE                                         r  Test_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.881 r  Test_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.137     3.018    Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[12]
    SLICE_X16Y126        FDRE                                         r  Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.843     3.110    Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y126        FDRE                                         r  Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.216     2.894    
    SLICE_X16Y126        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.997    Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y14  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y15  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y16  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y17  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y18  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y19  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y20  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y21  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_7/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMC/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y125  Test_i/DataBufferAxi_0/inst/data_storage_reg_r1_0_63_0_6/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.194ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.590    12.806    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.164    12.970    
                         clock uncertainty           -0.160    12.810    
    SLICE_X3Y119         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    12.717    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.194ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.590    12.806    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.164    12.970    
                         clock uncertainty           -0.160    12.810    
    SLICE_X3Y119         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    12.717    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.194ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.590    12.806    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.164    12.970    
                         clock uncertainty           -0.160    12.810    
    SLICE_X3Y119         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    12.717    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.194ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.590    12.806    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.164    12.970    
                         clock uncertainty           -0.160    12.810    
    SLICE_X3Y119         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    12.717    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.194ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.593    12.809    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.164    12.973    
                         clock uncertainty           -0.160    12.813    
    SLICE_X3Y119         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    12.720    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.194ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.593    12.809    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.164    12.973    
                         clock uncertainty           -0.160    12.813    
    SLICE_X3Y119         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093    12.720    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.194ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.593    12.809    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.164    12.973    
                         clock uncertainty           -0.160    12.813    
    SLICE_X3Y119         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.093    12.720    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.250ns (20.881%)  route 0.947ns (79.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.304ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.194ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.861     3.128    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y121         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.241 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.237     3.478    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y121         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.615 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.711     4.326    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y119         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.593    12.809    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y119         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.164    12.973    
                         clock uncertainty           -0.160    12.813    
    SLICE_X3Y119         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.093    12.720    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.341ns (30.889%)  route 0.763ns (69.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.870ns (routing 1.304ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.194ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.870     3.137    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y140         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.255 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.201     3.455    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.678 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.562     4.241    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y144         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.565    12.781    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y144         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.216    12.997    
                         clock uncertainty           -0.160    12.837    
    SLICE_X7Y144         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    12.744    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.341ns (30.889%)  route 0.763ns (69.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.870ns (routing 1.304ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.194ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.870     3.137    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y140         FDRE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.255 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.201     3.455    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.678 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.562     4.241    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y144         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.565    12.781    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y144         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.216    12.997    
                         clock uncertainty           -0.160    12.837    
    SLICE_X7Y144         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.744    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  8.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.105ns (44.279%)  route 0.132ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.731ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.799ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.562     1.713    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y139         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.797 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.850    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y140         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.871 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.079     1.950    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y140         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.718     1.905    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y140         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.162     1.742    
    SLICE_X5Y140         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.724    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.105ns (38.906%)  route 0.165ns (61.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.567ns (routing 0.731ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.799ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.567     1.718    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y128         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.802 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.062     1.864    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y128         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.885 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.987    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y129         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.723     1.910    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.132     1.778    
    SLICE_X5Y129         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.760    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.105ns (39.051%)  route 0.164ns (60.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.567ns (routing 0.731ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.799ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.567     1.718    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y128         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.802 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.062     1.864    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y128         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.885 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.102     1.986    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y129         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.722     1.909    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.132     1.777    
    SLICE_X5Y129         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.759    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.105ns (39.051%)  route 0.164ns (60.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.567ns (routing 0.731ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.799ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.567     1.718    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y128         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.802 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.062     1.864    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y128         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021     1.885 f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.102     1.986    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y129         FDCE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.722     1.909    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y129         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.132     1.777    
    SLICE_X5Y129         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     1.759    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.227    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.783ns  (logic 0.152ns (8.525%)  route 1.631ns (91.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.557ns (routing 1.194ns, distribution 1.363ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.308     1.308    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y146         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.152     1.460 r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.323     1.783    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y146         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.557     2.773    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y146         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.077ns (10.830%)  route 0.634ns (89.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.696ns (routing 0.799ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.549     0.549    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y146         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.077     0.626 r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.085     0.711    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y146         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.696     1.883    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y146         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.114ns (4.930%)  route 2.198ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.194ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         2.198     5.406    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y82          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.582     2.798    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y82          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.114ns (4.930%)  route 2.198ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.194ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         2.198     5.406    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y82          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.582     2.798    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y82          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.114ns (5.393%)  route 2.000ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.194ns, distribution 1.393ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         2.000     5.208    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y103         FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.587     2.803    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y103         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.114ns (5.393%)  route 2.000ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.194ns, distribution 1.393ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         2.000     5.208    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y103         FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.587     2.803    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y103         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.114ns (5.403%)  route 1.996ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.194ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.996     5.204    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y84          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.575     2.791    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y84          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.114ns (5.403%)  route 1.996ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.194ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.996     5.204    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y84          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.575     2.791    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y84          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.114ns (7.826%)  route 1.343ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.194ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.343     4.551    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y121         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.579     2.795    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y121         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.114ns (7.826%)  route 1.343ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.194ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.343     4.551    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y121         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.579     2.795    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y121         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.114ns (9.836%)  route 1.045ns (90.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.194ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.045     4.253    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y128         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.579     2.795    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y128         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.114ns (9.836%)  route 1.045ns (90.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.304ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.194ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.827     3.094    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y143         FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.208 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=875, routed)         1.045     4.253    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y128         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       2.579     2.795    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y128         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.731ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.799ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.552     1.703    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X11Y121        FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.787 r  Test_i/DataBufferAxi_0/inst/output_data_reg[28]/Q
                         net (fo=1, routed)           0.058     1.845    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X11Y120        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.696     1.883    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y120        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.731ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.799ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.552     1.703    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X11Y121        FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.786 r  Test_i/DataBufferAxi_0/inst/output_data_reg[29]/Q
                         net (fo=1, routed)           0.059     1.845    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X11Y121        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.692     1.879    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y121        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.731ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.799ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.566     1.717    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y123         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.801 r  Test_i/DataBufferAxi_0/inst/output_data_reg[15]/Q
                         net (fo=1, routed)           0.058     1.859    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X9Y123         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.708     1.895    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y123         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.731ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.799ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.566     1.717    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y124         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.800 r  Test_i/DataBufferAxi_0/inst/output_data_reg[2]/Q
                         net (fo=1, routed)           0.059     1.859    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X9Y124         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.708     1.895    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y124         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.731ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.799ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.577     1.728    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y118         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.811 r  Test_i/DataBufferAxi_0/inst/output_data_reg[26]/Q
                         net (fo=1, routed)           0.059     1.870    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X9Y118         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.710     1.897    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y118         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.534%)  route 0.079ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.559ns (routing 0.731ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.799ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.559     1.710    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y128         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.794 r  Test_i/DataBufferAxi_0/inst/output_data_reg[10]/Q
                         net (fo=1, routed)           0.079     1.873    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X9Y131         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.706     1.893    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y131         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.731ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.799ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.563     1.714    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y129         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.798 r  Test_i/DataBufferAxi_0/inst/output_data_reg[11]/Q
                         net (fo=1, routed)           0.083     1.881    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X9Y129         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.710     1.897    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y129         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.731ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.799ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.564     1.715    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.799 r  Test_i/DataBufferAxi_0/inst/output_data_reg[0]/Q
                         net (fo=1, routed)           0.083     1.882    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X9Y125         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.711     1.898    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y125         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.084ns (44.920%)  route 0.103ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.731ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.799ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.550     1.701    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X11Y122        FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.785 r  Test_i/DataBufferAxi_0/inst/output_data_reg[30]/Q
                         net (fo=1, routed)           0.103     1.888    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X16Y122        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.695     1.882    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y122        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/DataBufferAxi_0/inst/output_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.731ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.799ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.576     1.727    Test_i/DataBufferAxi_0/inst/s00_axi_aclk
    SLICE_X9Y119         FDRE                                         r  Test_i/DataBufferAxi_0/inst/output_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.811 r  Test_i/DataBufferAxi_0/inst/output_data_reg[21]/Q
                         net (fo=1, routed)           0.083     1.894    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X9Y119         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=17217, routed)       1.714     1.901    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y119         FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





