{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 14:40:55 2018 " "Info: Processing started: Fri Sep 28 14:40:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Block1 EPM240T100C3 " "Info: Automatically selected device EPM240T100C3 for design Block1" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Info: Device EPM570T100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[15\] " "Info: Pin DCa\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[15] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[14\] " "Info: Pin DCa\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[14] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[13\] " "Info: Pin DCa\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[13] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[12\] " "Info: Pin DCa\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[12] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[11\] " "Info: Pin DCa\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[11] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[10\] " "Info: Pin DCa\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[10] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[9\] " "Info: Pin DCa\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[9] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[8\] " "Info: Pin DCa\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[8] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[7\] " "Info: Pin DCa\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[7] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[6\] " "Info: Pin DCa\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[6] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[5\] " "Info: Pin DCa\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[5] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[4\] " "Info: Pin DCa\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[4] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[3\] " "Info: Pin DCa\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[3] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[2\] " "Info: Pin DCa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[2] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[1\] " "Info: Pin DCa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[1] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[0\] " "Info: Pin DCa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DCa[0] } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_D " "Info: Pin clk_D not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_D } } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_D Global clock in PIN 14 " "Info: Automatically promoted signal \"clk_D\" to use Global clock in PIN 14" {  } { { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.455 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\] 1 REG LAB_X4_Y1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y1; Fanout = 19; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.125 ns) 1.531 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_cff:auto_generated\|w_anode108w\[3\]~0 2 COMB LAB_X3_Y2 1 " "Info: 2: + IC(1.406 ns) + CELL(0.125 ns) = 1.531 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_cff:auto_generated\|w_anode108w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode108w[3]~0 } "NODE_NAME" } } { "db/decode_cff.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/decode_cff.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(1.454 ns) 4.455 ns DCa\[8\] 3 PIN PIN_48 0 " "Info: 3: + IC(1.470 ns) + CELL(1.454 ns) = 4.455 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'DCa\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode108w[3]~0 DCa[8] } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 35.44 % ) " "Info: Total cell delay = 1.579 ns ( 35.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.876 ns ( 64.56 % ) " "Info: Total interconnect delay = 2.876 ns ( 64.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode108w[3]~0 DCa[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 14:40:57 2018 " "Info: Processing ended: Fri Sep 28 14:40:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
