WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 17223751 heartbeat IPC: 0.5806 cumulative IPC: 0.313 (Simulation time: 00 hr 01 min 38 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 15973663 cumulative IPC: 0.313 (Simulation time: 00 hr 01 min 38 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 15973663 cumulative IPC: 0.313 (Simulation time: 00 hr 01 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.313 instructions: 5000001 cycles: 15973663
CPU 0 Branch Prediction Accuracy: 77.12% MPKI: 75.24 Average ROB Occupancy at Mispredict: 1.515
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0112
BRANCH_INDIRECT: 0.0844
BRANCH_CONDITIONAL: 75.1
BRANCH_DIRECT_CALL: 0.0172
BRANCH_INDIRECT_CALL: 0.0076
BRANCH_RETURN: 0.0424

LLC TOTAL        ACCESS:      71939 HIT:      24218 MISS:      47721
LLC LOAD         ACCESS:      65063 HIT:      21878 MISS:      43185
LLC RFO          ACCESS:        509 HIT:         23 MISS:        486
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        242 HIT:        242 MISS:          0
LLC TRANSLATION  ACCESS:       6125 HIT:       2075 MISS:       4050
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 167.8 cycles
cpu0_DTLB TOTAL        ACCESS:     583061 HIT:     541595 MISS:      41466
cpu0_DTLB LOAD         ACCESS:     583061 HIT:     541595 MISS:      41466
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.27 cycles
cpu0_ITLB TOTAL        ACCESS:      31892 HIT:      31716 MISS:        176
cpu0_ITLB LOAD         ACCESS:      31892 HIT:      31716 MISS:        176
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 43.8 cycles
cpu0_L1D TOTAL        ACCESS:     676665 HIT:     601014 MISS:      75651
cpu0_L1D LOAD         ACCESS:     463710 HIT:     396322 MISS:      67388
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     173435 HIT:     171705 MISS:       1730
cpu0_L1D TRANSLATION  ACCESS:      39520 HIT:      32987 MISS:       6533
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 135 cycles
cpu0_L1I TOTAL        ACCESS:      35084 HIT:      34620 MISS:        464
cpu0_L1I LOAD         ACCESS:      35084 HIT:      34620 MISS:        464
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 127.4 cycles
cpu0_L2C TOTAL        ACCESS:      75052 HIT:       3355 MISS:      71697
cpu0_L2C LOAD         ACCESS:      67362 HIT:       2299 MISS:      65063
cpu0_L2C RFO          ACCESS:        563 HIT:         54 MISS:        509
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        594 HIT:        594 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       6533 HIT:        408 MISS:       6125
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 132.4 cycles
cpu0_STLB TOTAL        ACCESS:      41294 HIT:       1882 MISS:      39412
cpu0_STLB LOAD         ACCESS:      41294 HIT:       1882 MISS:      39412
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 32.19 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18612
  ROW_BUFFER_MISS:      29109
 AVG DBUS CONGESTED CYCLE: 3.372
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        157
  FULL:         37
