{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 12:30:10 2015 " "Info: Processing started: Mon Dec 21 12:30:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorHW -c ProcessorHW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorHW -c ProcessorHW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onesecclock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file onesecclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecClock " "Info: Found entity 1: oneSecClock" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X addSub.v(5) " "Info (10281): Verilog HDL Declaration information at addSub.v(5): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "addSub.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/addSub.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y addSub.v(5) " "Info (10281): Verilog HDL Declaration information at addSub.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "addSub.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/addSub.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Info: Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/addSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub controlUnit.v(16) " "Info (10281): Verilog HDL Declaration information at controlUnit.v(16): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt controlUnit.v(16) " "Info (10281): Verilog HDL Declaration information at controlUnit.v(16): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RamToIR ramToIR dataPath.v(9) " "Info (10281): Verilog HDL Declaration information at dataPath.v(9): object \"RamToIR\" differs only in case from object \"ramToIR\" in the same scope" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address dataPath.v(10) " "Info (10281): Verilog HDL Declaration information at dataPath.v(10): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutIncre outIncre dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"OutIncre\" differs only in case from object \"outIncre\" in the same scope" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutJMP outJMP dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"OutJMP\" differs only in case from object \"outJMP\" in the same scope" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC40 pC40 dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"PC40\" differs only in case from object \"pC40\" in the same scope" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRout iRout dp1.v(7) " "Info (10281): Verilog HDL Declaration information at dp1.v(7): object \"IRout\" differs only in case from object \"iRout\" in the same scope" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp1 " "Info: Found entity 1: dp1" {  } { { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutAsel outAsel dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"OutAsel\" differs only in case from object \"outAsel\" in the same scope" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ProdSub prodSub dp3.v(9) " "Info (10281): Verilog HDL Declaration information at dp3.v(9): object \"ProdSub\" differs only in case from object \"prodSub\" in the same scope" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp3 " "Info: Found entity 1: dp3" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Info: Found entity 1: increment" {  } { { "increment.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/increment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/Processor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_tb " "Info: Found entity 1: Processor_tb" {  } { { "Processor_tb.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/Processor_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcheat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramcheat.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorhw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file processorhw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorHW " "Info: Found entity 1: ProcessorHW" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock ProcessorHW.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at ProcessorHW.v(10): created implicit net for \"clock\"" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessorHW " "Info: Elaborating entity \"ProcessorHW\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] ProcessorHW.v(6) " "Warning (10034): Output port \"LEDR\[8\]\" at ProcessorHW.v(6) has no driver" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] ProcessorHW.v(8) " "Warning (10034): Output port \"LEDG\[7..4\]\" at ProcessorHW.v(8) has no driver" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecClock oneSecClock:myClock " "Info: Elaborating entity \"oneSecClock\" for hierarchy \"oneSecClock:myClock\"" {  } { { "ProcessorHW.v" "myClock" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 oneSecClock.v(23) " "Warning (10230): Verilog HDL assignment warning at oneSecClock.v(23): truncated value with size 32 to match size of target (25)" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:HW " "Info: Elaborating entity \"Processor\" for hierarchy \"Processor:HW\"" {  } { { "ProcessorHW.v" "HW" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath Processor:HW\|dataPath:myDP " "Info: Elaborating entity \"dataPath\" for hierarchy \"Processor:HW\|dataPath:myDP\"" {  } { { "Processor.v" "myDP" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/Processor.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp1 Processor:HW\|dataPath:myDP\|dp1:DP1 " "Info: Elaborating entity \"dp1\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp1:DP1\"" {  } { { "dataPath.v" "DP1" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Processor:HW\|dataPath:myDP\|dp1:DP1\|register:IR " "Info: Elaborating entity \"register\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp1:DP1\|register:IR\"" {  } { { "dp1.v" "IR" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC " "Info: Elaborating entity \"register\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\"" {  } { { "dp1.v" "PC" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment Processor:HW\|dataPath:myDP\|dp1:DP1\|increment:inc " "Info: Elaborating entity \"increment\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp1:DP1\|increment:inc\"" {  } { { "dp1.v" "inc" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment.v(9) " "Warning (10230): Verilog HDL assignment warning at increment.v(9): truncated value with size 32 to match size of target (5)" {  } { { "increment.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/increment.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Processor:HW\|dataPath:myDP\|ram:RAM " "Info: Elaborating entity \"ram\" for hierarchy \"Processor:HW\|dataPath:myDP\|ram:RAM\"" {  } { { "dataPath.v" "RAM" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp3 Processor:HW\|dataPath:myDP\|dp3:DP3 " "Info: Elaborating entity \"dp3\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp3:DP3\"" {  } { { "dataPath.v" "DP3" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dataPath.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dp3.v(22) " "Warning (10230): Verilog HDL assignment warning at dp3.v(22): truncated value with size 32 to match size of target (8)" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dp3.v(38) " "Warning (10230): Verilog HDL assignment warning at dp3.v(38): truncated value with size 32 to match size of target (1)" {  } { { "dp3.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub Processor:HW\|dataPath:myDP\|dp3:DP3\|addSub:addSubtractor " "Info: Elaborating entity \"addSub\" for hierarchy \"Processor:HW\|dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\"" {  } { { "dp3.v" "addSubtractor" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp3.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit Processor:HW\|controlUnit:myCU " "Info: Elaborating entity \"controlUnit\" for hierarchy \"Processor:HW\|controlUnit:myCU\"" {  } { { "Processor.v" "myCU" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/Processor.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Processor:HW\|controlUnit:myCU\|state~4 " "Info: Register \"Processor:HW\|controlUnit:myCU\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Processor:HW\|controlUnit:myCU\|state~5 " "Info: Register \"Processor:HW\|controlUnit:myCU\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Processor:HW\|controlUnit:myCU\|state~6 " "Info: Register \"Processor:HW\|controlUnit:myCU\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Processor:HW\|controlUnit:myCU\|state~7 " "Info: Register \"Processor:HW\|controlUnit:myCU\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "637 " "Info: Implemented 637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "604 " "Info: Implemented 604 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 12:30:12 2015 " "Info: Processing ended: Mon Dec 21 12:30:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
