

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Mar 13 21:01:28 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3668|  3668|  3668|  3668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	4  / (exitcond7)
3 --> 
	2  / true
4 --> 
	7  / (exitcond6)
	5  / (!exitcond6)
5 --> 
	6  / (!exitcond5)
	4  / (exitcond5)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond4)
	9  / (exitcond4)
8 --> 
	7  / true
9 --> 
	10  / (!exitcond3)
10 --> 
	11  / (!exitcond)
	9  / (exitcond)
11 --> 
	10  / true
* FSM state operations: 

 <State 1>: 1.21ns
ST_1: row_outbuf [1/1] 0.00ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 0.00ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 0.00ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_15 [1/1] 1.21ns
:3  br label %1


 <State 2>: 3.09ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond7 [1/1] 1.88ns
:1  %exitcond7 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_20 [1/1] 1.21ns
:4  br i1 %exitcond7, label %.preheader2, label %2

ST_2: stg_21 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_3: stg_23 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

ST_3: stg_24 [1/1] 0.00ns
:2  br label %1


 <State 4>: 3.09ns
ST_4: j [1/1] 0.00ns
.preheader2:0  %j = phi i4 [ %j_2, %6 ], [ 0, %1 ]

ST_4: exitcond6 [1/1] 1.88ns
.preheader2:1  %exitcond6 = icmp eq i4 %j, -8

ST_4: empty_20 [1/1] 0.00ns
.preheader2:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: j_2 [1/1] 0.80ns
.preheader2:3  %j_2 = add i4 %j, 1

ST_4: stg_29 [1/1] 1.21ns
.preheader2:4  br i1 %exitcond6, label %.preheader1, label %3

ST_4: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str3) nounwind

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str3)

ST_4: stg_32 [1/1] 1.21ns
:2  br label %4


 <State 5>: 4.11ns
ST_5: i_1 [1/1] 0.00ns
:0  %i_1 = phi i4 [ 0, %3 ], [ %i_6, %5 ]

ST_5: exitcond5 [1/1] 1.88ns
:1  %exitcond5 = icmp eq i4 %i_1, -8

ST_5: empty_21 [1/1] 0.00ns
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: i_6 [1/1] 0.80ns
:3  %i_6 = add i4 %i_1, 1

ST_5: stg_37 [1/1] 0.00ns
:4  br i1 %exitcond5, label %6, label %5

ST_5: tmp_trn_cast [1/1] 0.00ns
:2  %tmp_trn_cast = zext i4 %j to i8

ST_5: tmp [1/1] 0.00ns
:3  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

ST_5: p_addr_cast [1/1] 0.00ns
:4  %p_addr_cast = zext i7 %tmp to i8

ST_5: p_addr1 [1/1] 1.72ns
:5  %p_addr1 = add i8 %p_addr_cast, %tmp_trn_cast

ST_5: tmp_7 [1/1] 0.00ns
:6  %tmp_7 = zext i8 %p_addr1 to i64

ST_5: row_outbuf_addr [1/1] 0.00ns
:7  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_7

ST_5: row_outbuf_load [2/2] 2.39ns
:8  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: empty_22 [1/1] 0.00ns
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str3, i32 %tmp_6)

ST_5: stg_46 [1/1] 0.00ns
:1  br label %.preheader2


 <State 6>: 4.78ns
ST_6: stg_47 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind

ST_6: tmp_2_trn_cast [1/1] 0.00ns
:1  %tmp_2_trn_cast = zext i4 %i_1 to i8

ST_6: row_outbuf_load [1/2] 2.39ns
:8  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: tmp_9 [1/1] 0.00ns
:9  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j, i3 0)

ST_6: p_addr6_cast [1/1] 0.00ns
:10  %p_addr6_cast = zext i7 %tmp_9 to i8

ST_6: p_addr7 [1/1] 1.72ns
:11  %p_addr7 = add i8 %p_addr6_cast, %tmp_2_trn_cast

ST_6: tmp_s [1/1] 0.00ns
:12  %tmp_s = zext i8 %p_addr7 to i64

ST_6: col_inbuf_addr [1/1] 0.00ns
:13  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_s

ST_6: stg_55 [1/1] 2.39ns
:14  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: stg_56 [1/1] 0.00ns
:15  br label %4


 <State 7>: 3.09ns
ST_7: i_2 [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %7 ], [ 0, %.preheader2 ]

ST_7: exitcond4 [1/1] 1.88ns
.preheader1:1  %exitcond4 = icmp eq i4 %i_2, -8

ST_7: empty_23 [1/1] 0.00ns
.preheader1:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_5 [1/1] 0.80ns
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_7: stg_61 [1/1] 1.21ns
.preheader1:4  br i1 %exitcond4, label %.preheader, label %7

ST_7: stg_62 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)


 <State 8>: 0.00ns
ST_8: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_8: stg_64 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

ST_8: stg_65 [1/1] 0.00ns
:2  br label %.preheader1


 <State 9>: 1.88ns
ST_9: j_1 [1/1] 0.00ns
.preheader:0  %j_1 = phi i4 [ %j_3, %11 ], [ 0, %.preheader1 ]

ST_9: exitcond3 [1/1] 1.88ns
.preheader:1  %exitcond3 = icmp eq i4 %j_1, -8

ST_9: empty_24 [1/1] 0.00ns
.preheader:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: j_3 [1/1] 0.80ns
.preheader:3  %j_3 = add i4 %j_1, 1

ST_9: stg_70 [1/1] 0.00ns
.preheader:4  br i1 %exitcond3, label %12, label %8

ST_9: stg_71 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_9: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

ST_9: stg_73 [1/1] 1.21ns
:2  br label %9

ST_9: stg_74 [1/1] 0.00ns
:0  ret void


 <State 10>: 4.11ns
ST_10: i_3 [1/1] 0.00ns
:0  %i_3 = phi i4 [ 0, %8 ], [ %i_7, %10 ]

ST_10: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %i_3, -8

ST_10: empty_25 [1/1] 0.00ns
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: i_7 [1/1] 0.80ns
:3  %i_7 = add i4 %i_3, 1

ST_10: stg_79 [1/1] 0.00ns
:4  br i1 %exitcond, label %11, label %10

ST_10: tmp_3_trn_cast [1/1] 0.00ns
:2  %tmp_3_trn_cast = zext i4 %j_1 to i8

ST_10: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3, i3 0)

ST_10: p_addr2_cast [1/1] 0.00ns
:4  %p_addr2_cast = zext i7 %tmp_1 to i8

ST_10: p_addr3 [1/1] 1.72ns
:5  %p_addr3 = add i8 %p_addr2_cast, %tmp_3_trn_cast

ST_10: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = zext i8 %p_addr3 to i64

ST_10: col_outbuf_addr [1/1] 0.00ns
:7  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_2

ST_10: col_outbuf_load [2/2] 2.39ns
:8  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_10: empty_26 [1/1] 0.00ns
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_8)

ST_10: stg_88 [1/1] 0.00ns
:1  br label %.preheader


 <State 11>: 4.78ns
ST_11: stg_89 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind

ST_11: tmp_4_trn_cast [1/1] 0.00ns
:1  %tmp_4_trn_cast = zext i4 %i_3 to i8

ST_11: col_outbuf_load [1/2] 2.39ns
:8  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: tmp_3 [1/1] 0.00ns
:9  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1, i3 0)

ST_11: p_addr4_cast [1/1] 0.00ns
:10  %p_addr4_cast = zext i7 %tmp_3 to i8

ST_11: p_addr5 [1/1] 1.72ns
:11  %p_addr5 = add i8 %p_addr4_cast, %tmp_4_trn_cast

ST_11: tmp_4 [1/1] 0.00ns
:12  %tmp_4 = zext i8 %p_addr5 to i64

ST_11: out_block_addr [1/1] 0.00ns
:13  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_4

ST_11: stg_97 [1/1] 2.39ns
:14  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_11: stg_98 [1/1] 0.00ns
:15  br label %9



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
