// Seed: 1079906415
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2;
  assign module_3.type_1 = 0;
  assign id_1 = 1;
endmodule
module module_3 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7
);
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    disable id_9;
  end
  xnor primCall (id_0, id_1, id_2, id_5, id_6, id_9);
  module_2 modCall_1 ();
endmodule
