Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spm_tb_behav xil_defaultlib.spm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UniversalReg
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tcmp
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.carrySaveAdder
Compiling module xil_defaultlib.chainedCSFAs
Compiling module xil_defaultlib.SixteenBitShiftRightReg
Compiling module xil_defaultlib.SPM
Compiling module xil_defaultlib.spm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spm_tb_behav
