-f filelist.f  -o /mnt/vol_NFS_Zener/WD_ESPEC/rmolina/Digital_Designs/Testbenches/Formal_Env/parallel_bus_vcf/vcst_rtdb/.internal/design/simv  -Mdir=/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/Digital_Designs/Testbenches/Formal_Env/parallel_bus_vcf/vcst_rtdb/.internal/design/csrc -top bus_ssc_gnrtr -sverilog -scm /mnt/vol_NFS_Zener/WD_ESPEC/rmolina/Digital_Designs/Testbenches/Formal_Env/parallel_bus_vcf/vcst_rtdb/.internal/design/bus_ssc_gnrtr.xml -Xpartialdesign  -XVSILangChk=/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/Digital_Designs/Testbenches/Formal_Env/parallel_bus_vcf/vcst_rtdb/.internal/design/.read_log/readlog_0.log  +define+SYNTHESIS -timescale=1ns/1ns  -Xmonet  -skip_translate_body  -cm assert  -Xvcstatic_extns=0x4000  -q  -Xsampada=0x100 -Xmarkh=0x400 