#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jun 28 21:05:13 2023
# Process ID: 1282182
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1199.926 MHz, CPU Physical cores: 23, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JUNE/project_JUNE.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7422.441 ; gain = 71.340 ; free physical = 171605 ; free virtual = 231800
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 174
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7483.672 ; gain = 0.000 ; free physical = 171669 ; free virtual = 231864
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:173]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:178]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:181]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:184]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:187]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 191
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7559.414 ; gain = 8.016 ; free physical = 171687 ; free virtual = 231883
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:173]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:178]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:181]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:184]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:187]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 191
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7567.418 ; gain = 0.000 ; free physical = 171689 ; free virtual = 231885
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:173]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:178]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:181]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:184]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:187]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 191
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7688.594 ; gain = 15.043 ; free physical = 171683 ; free virtual = 231879
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:173]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:178]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:181]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:184]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:187]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 191
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7746.617 ; gain = 0.000 ; free physical = 171671 ; free virtual = 231868
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:173]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:180]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:183]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:186]
WARNING: [VRFC 10-8497] literal value 'h44444444444444444 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 34 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 193
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7771.629 ; gain = 0.000 ; free physical = 171667 ; free virtual = 231864
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:58]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:58]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:80]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:110]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8117.797 ; gain = 36.020 ; free physical = 171640 ; free virtual = 231838
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/clk}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_space}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_space}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/ipg_reply_chunk}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/tx_ipg_data}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/encoded_tx_data_next}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_outd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8124.797 ; gain = 1.000 ; free physical = 171627 ; free virtual = 231825
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/ipg_en}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8124.797 ; gain = 0.000 ; free physical = 171620 ; free virtual = 231818
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8124.797 ; gain = 0.000 ; free physical = 171628 ; free virtual = 231826
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8136.801 ; gain = 0.000 ; free physical = 171631 ; free virtual = 231829
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8152.809 ; gain = 12.996 ; free physical = 171635 ; free virtual = 231833
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/array_reg}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/darray_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8153.809 ; gain = 1.000 ; free physical = 171624 ; free virtual = 231822
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_read}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_write}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_read}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_write}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8153.809 ; gain = 0.000 ; free physical = 171635 ; free virtual = 231833
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8178.812 ; gain = 7.996 ; free physical = 171621 ; free virtual = 231819
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8194.820 ; gain = 0.000 ; free physical = 171611 ; free virtual = 231809
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8261.852 ; gain = 0.000 ; free physical = 171634 ; free virtual = 231833
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8276.859 ; gain = 0.000 ; free physical = 171629 ; free virtual = 231828
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=========bufmon reset======
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8302.863 ; gain = 14.000 ; free physical = 171591 ; free virtual = 231790
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/buf_reset}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset======
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8302.863 ; gain = 0.000 ; free physical = 171622 ; free virtual = 231821
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon not reset======
=========bufmon not reset======
=========bufmon reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
=========bufmon not reset======
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8310.875 ; gain = 7.996 ; free physical = 171613 ; free virtual = 231812
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=========bufmon reset======
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8311.875 ; gain = 1.000 ; free physical = 171614 ; free virtual = 231813
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset======
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8327.883 ; gain = 0.000 ; free physical = 171613 ; free virtual = 231812
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset======
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8328.883 ; gain = 1.000 ; free physical = 171605 ; free virtual = 231805
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset======
$finish called at time : 62 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8329.883 ; gain = 1.000 ; free physical = 171610 ; free virtual = 231810
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=========bufmon reset======
=========bufmon reset======
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8353.895 ; gain = 7.996 ; free physical = 171584 ; free virtual = 231783
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_read}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=========bufmon reset======
=========bufmon reset======
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8369.895 ; gain = 0.000 ; free physical = 171539 ; free virtual = 231738
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
=========bufmon reset====== 0
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8396.910 ; gain = 7.996 ; free physical = 171560 ; free virtual = 231760
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
=========bufmon reset====== 0
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8492.957 ; gain = 0.000 ; free physical = 171548 ; free virtual = 231747
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
netq reset rd 1
=========bufmon reset====== 0
netq reset rd 1
netq reset rd 1
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8572.996 ; gain = 7.996 ; free physical = 171571 ; free virtual = 231771
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
netq reset rd 0
=========bufmon reset====== 0
netq reset rd 0
netq reset rd 0
net empty error in bufmon line65
$finish called at time : 56 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9303.348 ; gain = 0.000 ; free physical = 171532 ; free virtual = 231733
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9310.355 ; gain = 1.000 ; free physical = 171547 ; free virtual = 231748
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9427.410 ; gain = 0.000 ; free physical = 171545 ; free virtual = 231748
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9484.438 ; gain = 0.000 ; free physical = 171524 ; free virtual = 231726
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
ERROR: [VRFC 10-4982] syntax error near ''' [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:72]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:78]
ERROR: [VRFC 10-8530] module 'net_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
ERROR: [VRFC 10-4982] syntax error near ''' [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:35]
ERROR: [VRFC 10-8530] module 'net_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9949.664 ; gain = 39.832 ; free physical = 171593 ; free virtual = 231797
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10015.695 ; gain = 0.000 ; free physical = 171589 ; free virtual = 231793
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=========bufmon reset====== 0
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10039.707 ; gain = 0.000 ; free physical = 171504 ; free virtual = 231708
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
net empty error in bufmon line65
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10056.707 ; gain = 0.000 ; free physical = 171501 ; free virtual = 231705
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=========bufmon reset====== 0
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10149.758 ; gain = 0.000 ; free physical = 171511 ; free virtual = 231716
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 99
netfin check 99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10234.797 ; gain = 0.000 ; free physical = 171500 ; free virtual = 231705
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 99
netfin check 99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10261.812 ; gain = 7.980 ; free physical = 171491 ; free virtual = 231696
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 000aaaaaaabbbb99
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10261.812 ; gain = 0.000 ; free physical = 171491 ; free virtual = 231696
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 000aaaaaaabbbb99
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10309.836 ; gain = 0.000 ; free physical = 171479 ; free virtual = 231684
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 000aaaaaaabbbb99
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10355.852 ; gain = 0.000 ; free physical = 171493 ; free virtual = 231698
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:79]
ERROR: [VRFC 10-8530] module 'test_buf' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check 000aaaaaaabbbb99
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10378.863 ; gain = 14.984 ; free physical = 171485 ; free virtual = 231690
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10618.980 ; gain = 0.000 ; free physical = 171485 ; free virtual = 231691
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10650.996 ; gain = 0.000 ; free physical = 171479 ; free virtual = 231686
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10684.012 ; gain = 1.000 ; free physical = 171482 ; free virtual = 231690
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10795.066 ; gain = 1.996 ; free physical = 171473 ; free virtual = 231680
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 11000.164 ; gain = 0.000 ; free physical = 171470 ; free virtual = 231678
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_empty}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
not netfin check xxxxxxxxxxxxxxxx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11011.172 ; gain = 7.004 ; free physical = 171475 ; free virtual = 231683
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11332.328 ; gain = 1.000 ; free physical = 171469 ; free virtual = 231678
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11347.336 ; gain = 6.996 ; free physical = 171453 ; free virtual = 231663
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 11396.383 ; gain = 0.000 ; free physical = 171494 ; free virtual = 231703
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 11411.367 ; gain = 7.980 ; free physical = 171516 ; free virtual = 231725
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/r_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11427.375 ; gain = 7.980 ; free physical = 171506 ; free virtual = 231716
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11475.398 ; gain = 0.000 ; free physical = 171513 ; free virtual = 231723
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/r_data_d}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11603.461 ; gain = 7.996 ; free physical = 171520 ; free virtual = 231731
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11731.523 ; gain = 7.996 ; free physical = 171516 ; free virtual = 231727
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/tx_ipg_data}} {{/test_buf/encoded_tx_data_next}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11747.531 ; gain = 0.000 ; free physical = 171521 ; free virtual = 231731
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/ipg_reply_chunk}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_full}} {{/test_buf/memq_read}} {{/test_buf/memq_empty}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/r_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:99]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:102]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11747.531 ; gain = 0.000 ; free physical = 171531 ; free virtual = 231742
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/array_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11747.531 ; gain = 0.000 ; free physical = 171528 ; free virtual = 231739
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_empty}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11753.531 ; gain = 5.000 ; free physical = 171510 ; free virtual = 231728
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_write}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
netq empty, netfin
netfin check bbbbbbbbbbbbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 160
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11753.531 ; gain = 0.000 ; free physical = 171517 ; free virtual = 231736
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
netfin check bb11223344556699
netfin check bbbbbbbbbbbbbb99
netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11795.555 ; gain = 0.000 ; free physical = 171510 ; free virtual = 231730
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
netfin check bb11223344556699
netfin check bbbbbbbbbbbbbb99
netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12625.957 ; gain = 0.000 ; free physical = 171480 ; free virtual = 231701
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
netfin check bb11223344556699
netfin check bbbbbbbbbbbbbb99
netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12641.965 ; gain = 0.000 ; free physical = 171490 ; free virtual = 231711
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netfin check 000aaaaaaabbbb99
not netfin check bb11223344556677
netfin check bb11223344556699
netfin check bbbbbbbbbbbbbb99
netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12834.059 ; gain = 0.000 ; free physical = 171493 ; free virtual = 231715
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12882.082 ; gain = 8.000 ; free physical = 171483 ; free virtual = 231704
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12962.121 ; gain = 0.000 ; free physical = 171454 ; free virtual = 231676
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/w_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12963.121 ; gain = 0.000 ; free physical = 171448 ; free virtual = 231671
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12994.137 ; gain = 0.000 ; free physical = 171462 ; free virtual = 231685
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/r_ptr_succ}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/w_ptr_succ}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12994.137 ; gain = 0.000 ; free physical = 171453 ; free virtual = 231676
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/empty_next}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
ERROR: [VRFC 10-4982] syntax error near ')' [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:127]
ERROR: [VRFC 10-8530] module 'net_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13075.176 ; gain = 0.000 ; free physical = 171439 ; free virtual = 231662
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not
not netfin check bb11223344556699
not
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not
netq empty, netfin
netq empty, netfin
not
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 13132.199 ; gain = 0.000 ; free physical = 171453 ; free virtual = 231676
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not 1
not netfin check bb11223344556699
not 1
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not 1
netq empty, netfin
netq empty, netfin
not 1
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
netq empty, netfin
$finish called at time : 68 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13206.234 ; gain = 7.996 ; free physical = 171441 ; free virtual = 231664
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not 1
not netfin check bb11223344556699
not 1
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not 1
not 1
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13246.254 ; gain = 7.996 ; free physical = 171431 ; free virtual = 231655
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not 1
not netfin check bb11223344556699
not 1
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not 1
not 1
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13326.293 ; gain = 0.000 ; free physical = 171449 ; free virtual = 231673
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not 1
not netfin check bb11223344556699
not 1
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not 1
not 1
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13390.324 ; gain = 0.000 ; free physical = 171439 ; free virtual = 231664
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
not 0
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13486.371 ; gain = 0.000 ; free physical = 171449 ; free virtual = 231673
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
memq not 1
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13534.395 ; gain = 0.000 ; free physical = 171446 ; free virtual = 231670
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
memq not 1
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13598.426 ; gain = 0.000 ; free physical = 171442 ; free virtual = 231666
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13646.449 ; gain = 7.996 ; free physical = 171444 ; free virtual = 231668
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13646.449 ; gain = 0.000 ; free physical = 171453 ; free virtual = 231678
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
not netfin check 000aaaaaaabbbb99
netfin check bb11223344556677
not netfin check bb11223344556699
not netfin check bbbbbbbbbbbbbb99
not netfin check 000aaaaaaabbbb99
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13730.488 ; gain = 0.000 ; free physical = 171432 ; free virtual = 231657
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
netfin check bb11223344556677
netfin check 000aaaaaaabbbb99
netfin check bb11223344556699
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13857.551 ; gain = 0.000 ; free physical = 171440 ; free virtual = 231666
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 15087.145 ; gain = 0.000 ; free physical = 171422 ; free virtual = 231651
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15102.152 ; gain = 7.996 ; free physical = 171417 ; free virtual = 231646
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/netfin_next}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 15106.152 ; gain = 0.000 ; free physical = 171422 ; free virtual = 231650
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/r_data_d}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/r_data_c}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 15110.152 ; gain = 4.000 ; free physical = 171408 ; free virtual = 231637
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'rdataD' is not declared [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
 read x, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 0, rdatac 1, rdataD 000aaaaaaabbbb99
===
 read 1, empty 0, rdatac 1, rdataD 000aaaaaaabbbb99
===
 read 1, empty 0, rdatac 2, rdataD bb11223344556677
===
 read 0, empty 0, rdatac 1, rdataD bb11223344556699
===
 read 1, empty 0, rdatac 1, rdataD bb11223344556699
===
 read 1, empty 0, rdatac 1, rdataD bbbbbbbbbbbbbb99
===
 read 0, empty 0, rdatac 1, rdataD 000aaaaaaabbbb99
===
 read 0, empty 0, rdatac 1, rdataD 000aaaaaaabbbb99
===
 read 1, empty 0, rdatac 1, rdataD 000aaaaaaabbbb99
===
 read 1, empty 0, rdatac 1, rdataD bb11223344556699
===
 read 0, empty 0, rdatac 1, rdataD bbbbbbbbbbbbbb99
===
 read 0, empty 0, rdatac 1, rdataD bbbbbbbbbbbbbb99
===
 read 1, empty 0, rdatac 1, rdataD bbbbbbbbbbbbbb99
===
 read 1, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
===
 read 0, empty 1, rdatac x, rdataD xxxxxxxxxxxxxxxx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 15505.348 ; gain = 11.008 ; free physical = 171399 ; free virtual = 231629
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
 read x, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 2, rdataD 77
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 0, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 0, rdatac 1, rdataD 99
===
 read 1, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
===
 read 0, empty 1, rdatac x, rdataD xx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 15537.363 ; gain = 7.996 ; free physical = 171402 ; free virtual = 231631
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
 space  8, read x, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 2, rdataD 77
===
 space  6, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15601.395 ; gain = 7.996 ; free physical = 171400 ; free virtual = 231630
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_space}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
===
 space  8, read x, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 2, rdataD 77
===
 space  6, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  6, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 0, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 0, rdatac 1, rdataD 99
===
 space  7, read 1, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
===
 space  8, read 0, empty 1, rdatac x, rdataD xx
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 15601.395 ; gain = 0.000 ; free physical = 171400 ; free virtual = 231630
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 15907.543 ; gain = 7.996 ; free physical = 171388 ; free virtual = 231620
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 15923.551 ; gain = 0.000 ; free physical = 171377 ; free virtual = 231608
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
 7 state 001"
 6 state 001"
 6 state 001"
 6 state 001"
 5 state 001"
 5 state 001"
 5 state 101"
 5 state 101"
 5 state 101"
 6 state 101"
 7 state 111"
 8 state 111"
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 16067.621 ; gain = 7.980 ; free physical = 171371 ; free virtual = 231604
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:142]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
 7 state 001"
 6 state 001"
 6 state 001"
 6 state 001"
 5 state 001"
 5 state 001"
 5 state 101"
 5 state 101"
 5 state 101"
 6 state 101"
 7 state 111"
 8 state 111"
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 161
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 16355.762 ; gain = 0.000 ; free physical = 171388 ; free virtual = 231621
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
 7 state 001"
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 138
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16373.770 ; gain = 8.004 ; free physical = 171381 ; free virtual = 231614
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16410.785 ; gain = 7.996 ; free physical = 171373 ; free virtual = 231606
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 16434.797 ; gain = 0.000 ; free physical = 171366 ; free virtual = 231599
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:100]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:103]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 16465.809 ; gain = 0.000 ; free physical = 171360 ; free virtual = 231594
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:138]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 state 000"
 7 state 000"
 6 state 001"
 7 state 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 16481.816 ; gain = 7.996 ; free physical = 171360 ; free virtual = 231593
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:138]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 x default 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 default 001"
 6 state 000"
 7 state 000"
 6 state 001"
 6 default 001"
 7 state 001"
 7 default 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 16514.832 ; gain = 7.996 ; free physical = 171349 ; free virtual = 231583
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/netfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 x state 11x"
 x default 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 6 default 001"
 6 state 000"
 7 state 000"
 6 state 001"
 6 default 001"
 7 state 001"
 7 default 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 16514.832 ; gain = 0.000 ; free physical = 171362 ; free virtual = 231597
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:138]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 001"
 5 state 001"
 5 state 001"
 4 state 001"
 4 state 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 17370.246 ; gain = 0.000 ; free physical = 171343 ; free virtual = 231579
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:138]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 x default 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 000"
 6 state 001"
 6 default 001"
 7 state 001"
 7 default 001"
 7 state 001"
 7 default 001"
 7 state 001"
 7 default 001"
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 17442.277 ; gain = 0.000 ; free physical = 171344 ; free virtual = 231580
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:36]
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 x state 11x"
 x default 11x"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 111"
 8 state 101"
 7 state 101"
 6 state 000"
 6 state 001"
 6 default 001"
 7 state 001"
 7 default 001"
 7 state 001"
 7 default 001"
 7 state 001"
 7 default 001"
 6 state 001"
 6 default 001"
 5 state 001"
 5 default 001"
 5 state 001"
 5 default 001"
 5 state 001"
 5 default 001"
 4 state 001"
 4 default 001"
 4 state 101"
 4 state 101"
 4 state 101"
 5 state 101"
 6 state 101"
 7 state 111"
 8 state 111"
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 163
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 17458.285 ; gain = 7.980 ; free physical = 171345 ; free virtual = 231582
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_full' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-9364] second declaration of 'memq_full' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:57]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:104]
WARNING: [VRFC 10-8497] literal value 'h66666666666666666 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 163
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 17499.305 ; gain = 1.000 ; free physical = 171319 ; free virtual = 231556
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
