```verilog
module top_module( 
    input a, 
    input b, 
    output out );

    assign out = ~(a | b); // NOR operation

endmodule
```