

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Thu Nov 28 07:55:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.687 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14| 0.140 us | 0.140 us |   14|   14|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1_CACHE_UPDATE_LOOP_2  |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    325|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     84|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|     182|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     182|    481|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |dut_mux_42_40_1_1_U86  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U87  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U88  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U89  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0|  84|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_471_p2       |     +    |      0|  0|  40|           5|           5|
    |add_ln236_fu_341_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln239_fu_395_p2       |     +    |      0|  0|  15|           5|           5|
    |i_fu_347_p2               |     +    |      0|  0|  12|           1|           3|
    |j_fu_449_p2               |     +    |      0|  0|  10|           1|           2|
    |sub_ln203_fu_465_p2       |     -    |      0|  0|  40|           5|           5|
    |icmp_ln236_fu_335_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln237_fu_353_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln239_fu_484_p2      |   icmp   |      0|  0|   9|           2|           3|
    |cache_out_0_V_d0          |  select  |      0|  0|  40|           1|          40|
    |cache_out_1_V_d0          |  select  |      0|  0|  40|           1|          40|
    |cache_out_2_V_d0          |  select  |      0|  0|  40|           1|          40|
    |cache_out_3_V_d0          |  select  |      0|  0|  40|           1|          40|
    |select_ln239_4_fu_359_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln239_5_fu_367_p3  |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 325|          38|         197|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_317_p4  |   9|          2|    3|          6|
    |i_0_reg_313                   |   9|          2|    3|          6|
    |indvar_flatten_reg_302        |   9|          2|    4|          8|
    |j_0_reg_324                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         15|   14|         31|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_313              |   3|   0|    3|          0|
    |icmp_ln236_reg_601       |   1|   0|    1|          0|
    |indvar_flatten_reg_302   |   4|   0|    4|          0|
    |j_0_reg_324              |   2|   0|    2|          0|
    |select_ln239_4_reg_610   |   2|   0|    2|          0|
    |select_ln239_5_reg_615   |   3|   0|    3|          0|
    |tmp_6_reg_647            |  40|   0|   40|          0|
    |tmp_7_reg_652            |  40|   0|   40|          0|
    |tmp_8_reg_657            |  40|   0|   40|          0|
    |tmp_9_reg_662            |  40|   0|   40|          0|
    |zext_ln239_1_reg_622     |   2|   0|    5|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 182|   0|  185|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  cache_update | return value |
|cache_in_0_V_address0   | out |    3|  ap_memory |  cache_in_0_V |     array    |
|cache_in_0_V_ce0        | out |    1|  ap_memory |  cache_in_0_V |     array    |
|cache_in_0_V_q0         |  in |   40|  ap_memory |  cache_in_0_V |     array    |
|cache_in_1_V_address0   | out |    3|  ap_memory |  cache_in_1_V |     array    |
|cache_in_1_V_ce0        | out |    1|  ap_memory |  cache_in_1_V |     array    |
|cache_in_1_V_q0         |  in |   40|  ap_memory |  cache_in_1_V |     array    |
|cache_in_2_V_address0   | out |    3|  ap_memory |  cache_in_2_V |     array    |
|cache_in_2_V_ce0        | out |    1|  ap_memory |  cache_in_2_V |     array    |
|cache_in_2_V_q0         |  in |   40|  ap_memory |  cache_in_2_V |     array    |
|cache_in_3_V_address0   | out |    3|  ap_memory |  cache_in_3_V |     array    |
|cache_in_3_V_ce0        | out |    1|  ap_memory |  cache_in_3_V |     array    |
|cache_in_3_V_q0         |  in |   40|  ap_memory |  cache_in_3_V |     array    |
|cache_out_0_V_address0  | out |    4|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_ce0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_we0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_d0        | out |   40|  ap_memory | cache_out_0_V |     array    |
|cache_out_1_V_address0  | out |    4|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_ce0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_we0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_d0        | out |   40|  ap_memory | cache_out_1_V |     array    |
|cache_out_2_V_address0  | out |    4|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_ce0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_we0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_d0        | out |   40|  ap_memory | cache_out_2_V |     array    |
|cache_out_3_V_address0  | out |    4|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_ce0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_we0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_d0        | out |   40|  ap_memory | cache_out_3_V |     array    |
|p_read                  |  in |   40|   ap_none  |     p_read    |    scalar    |
|p_read1                 |  in |   40|   ap_none  |    p_read1    |    scalar    |
|p_read2                 |  in |   40|   ap_none  |    p_read2    |    scalar    |
|p_read3                 |  in |   40|   ap_none  |    p_read3    |    scalar    |
|p_read4                 |  in |   40|   ap_none  |    p_read4    |    scalar    |
|p_read5                 |  in |   40|   ap_none  |    p_read5    |    scalar    |
|p_read6                 |  in |   40|   ap_none  |    p_read6    |    scalar    |
|p_read7                 |  in |   40|   ap_none  |    p_read7    |    scalar    |
|p_read8                 |  in |   40|   ap_none  |    p_read8    |    scalar    |
|p_read9                 |  in |   40|   ap_none  |    p_read9    |    scalar    |
|p_read10                |  in |   40|   ap_none  |    p_read10   |    scalar    |
|p_read11                |  in |   40|   ap_none  |    p_read11   |    scalar    |
|p_read12                |  in |   40|   ap_none  |    p_read12   |    scalar    |
|p_read13                |  in |   40|   ap_none  |    p_read13   |    scalar    |
|p_read14                |  in |   40|   ap_none  |    p_read14   |    scalar    |
|p_read15                |  in |   40|   ap_none  |    p_read15   |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

