

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Mon Sep 19 17:09:33 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |             Modules             | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |             & Loops             | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ run                            |     -|   0.00|        -|          -|         -|        -|     -|        no|  11 (3%)|   -|  4243 (3%)|  6076 (11%)|    -|
    | + run_Pipeline_1                |     -|   8.09|      130|  2.600e+03|         -|      130|     -|        no|        -|   -|   19 (~0%)|    64 (~0%)|    -|
    |  o Loop 1                       |     -|  14.60|      128|  2.560e+03|         2|        1|   128|       yes|        -|   -|          -|           -|    -|
    | + run_Pipeline_VITIS_LOOP_64_1  |     -|   5.90|        -|          -|         -|        -|     -|        no|        -|   -|  196 (~0%)|   218 (~0%)|    -|
    |  o VITIS_LOOP_64_1              |     -|  14.60|        -|          -|         2|        1|     -|       yes|        -|   -|          -|           -|    -|
    | + run_Pipeline_2                |     -|  10.04|       10|    200.000|         -|       10|     -|        no|   8 (2%)|   -|  1294 (1%)|   444 (~0%)|    -|
    |  o Loop 1                       |     -|  14.60|        8|    160.000|         1|        1|     8|       yes|        -|   -|          -|           -|    -|
    | + writeOutcomeInRam             |     -|   0.00|       70|  1.400e+03|         -|       70|     -|        no|        -|   -|  697 (~0%)|   2534 (4%)|    -|
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 256  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 19            | 16     | 0        | BRAM=2            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | contr       | 0x10   | 32    | W      | Data signal of contr             |                                                                                    |
| s_axi_control | sharedMem_1 | 0x18   | 32    | W      | Data signal of sharedMem         |                                                                                    |
| s_axi_control | sharedMem_2 | 0x1c   | 32    | W      | Data signal of sharedMem         |                                                                                    |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| toScheduler | both          | 16    | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+------------------------+
| Argument       | Direction | Datatype               |
+----------------+-----------+------------------------+
| contr          | in        | controlStr             |
| trainedRegions | unused    | REGION_T*              |
| realTaskId     | in        | ap_int<16>*            |
| n_regions_in   | in        | ap_int<16>*            |
| sharedMem      | inout     | ap_int<32>*            |
| toScheduler    | out       | stream<ap_int<16>, 0>& |
+----------------+-----------+------------------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+------------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+----------------+---------------+-----------+----------+------------------------------------------------+
| contr          | s_axi_control | register  |          | name=contr offset=0x10 range=32                |
| trainedRegions | s_axi_control | memory    |          | name=trainedRegions offset=262144 range=262144 |
| realTaskId     | s_axi_control | memory    |          | name=realTaskId offset=256 range=256           |
| n_regions_in   | s_axi_control | memory    |          | name=n_regions_in offset=512 range=256         |
| sharedMem      | m_axi_gmem    | interface |          |                                                |
| sharedMem      | s_axi_control | register  | offset   | name=sharedMem_1 offset=0x18 range=32          |
| sharedMem      | s_axi_control | register  | offset   | name=sharedMem_2 offset=0x1c range=32          |
| toScheduler    | toScheduler   | interface |          |                                                |
+----------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| + run                           | 0   |        |             |     |        |         |
|   add_ln412_1_fu_314_p2         | -   |        | add_ln412_1 | add | fabric | 0       |
|   add_ln412_fu_324_p2           | -   |        | add_ln412   | add | fabric | 0       |
|  + run_Pipeline_1               | 0   |        |             |     |        |         |
|    empty_42_fu_85_p2            | -   |        | empty_42    | add | fabric | 0       |
|  + run_Pipeline_VITIS_LOOP_64_1 | 0   |        |             |     |        |         |
|    add_ln64_fu_97_p2            | -   |        | add_ln64    | add | fabric | 0       |
|  + run_Pipeline_2               | 0   |        |             |     |        |         |
|    empty_38_fu_219_p2           | -   |        | empty_38    | add | fabric | 0       |
|  + writeOutcomeInRam            | 0   |        |             |     |        |         |
|    empty_fu_94_p2               | -   |        | empty       | add | fabric | 0       |
|    empty_33_fu_171_p2           | -   |        | empty_33    | add | fabric | 0       |
+---------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+-------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-------------------+------+------+--------+-------------+---------+------+---------+
| + run             | 11   | 0    |        |             |         |      |         |
|   n_regions_V_U   | 1    | -    |        | n_regions_V | ram_1p  | auto | 1       |
|  + run_Pipeline_2 | 8    | 0    |        |             |         |      |         |
|    data_0_U       | 1    | -    |        | data_0      | ram_1p  | auto | 1       |
|    data_1_U       | 1    | -    |        | data_1      | ram_1p  | auto | 1       |
|    data_2_U       | 1    | -    |        | data_2      | ram_1p  | auto | 1       |
|    data_3_U       | 1    | -    |        | data_3      | ram_1p  | auto | 1       |
|    data_4_U       | 1    | -    |        | data_4      | ram_1p  | auto | 1       |
|    data_5_U       | 1    | -    |        | data_5      | ram_1p  | auto | 1       |
|    data_6_U       | 1    | -    |        | data_6      | ram_1p  | auto | 1       |
|    data_7_U       | 1    | -    |        | data_7      | ram_1p  | auto | 1       |
+-------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+----------------------------------------------------------------+
| Type            | Options                         | Location                                                       |
+-----------------+---------------------------------+----------------------------------------------------------------+
| inline          |                                 | detector_solid/abs_solid_detector.cpp:28 in is_valid           |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:31 in is_valid           |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:71 in find_region        |
| inline          | off                             | detector_solid/abs_solid_detector.cpp:332 in writeoutcomeinram |
| interface       | s_axilite port=contr            | detector_solid/abs_solid_detector.cpp:346 in run, contr        |
| interface       | s_axilite port = trainedRegions | detector_solid/abs_solid_detector.cpp:350 in run               |
| interface       | s_axilite port = realTaskId     | detector_solid/abs_solid_detector.cpp:351 in run               |
| interface       | s_axilite port = n_regions_in   | detector_solid/abs_solid_detector.cpp:352 in run               |
| reset           | variable=data                   | detector_solid/abs_solid_detector.cpp:354 in run, data         |
| interface       | m_axi port=sharedMem            | detector_solid/abs_solid_detector.cpp:356 in run, sharedMem    |
| interface       | axis port=toScheduler           | detector_solid/abs_solid_detector.cpp:358 in run, toScheduler  |
| array_partition | variable=data complete dim=2    | detector_solid/abs_solid_detector.cpp:360 in run, data         |
| array_partition | variable=regions complete dim=2 | detector_solid/abs_solid_detector.cpp:361 in run, regions      |
| array_partition | variable=data_key complete      | detector_solid/abs_solid_detector.cpp:362 in run, data_key     |
+-----------------+---------------------------------+----------------------------------------------------------------+


