;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #11, -990
	SUB -127, <100
	ADD 210, 60
	SLT 121, 70
	SUB @0, @12
	SUB @0, @12
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMP 300, 90
	SUB -7, <-20
	SUB -7, <-20
	CMP 210, 700
	SUB -207, <-120
	SUB -127, 100
	SLT #270, 20
	SUB #275, <-0
	ADD #270, <1
	SPL 0, <-332
	SUB @127, 106
	CMP @-127, 100
	ADD #13, 0
	SUB <1, <-1
	SUB @0, @12
	SUB #13, 0
	MOV -7, <-20
	SUB @0, @12
	SLT 210, 30
	ADD #500, -33
	SLT 121, 70
	CMP #0, -33
	SLT <300, 90
	SUB #72, @200
	DJN 300, 90
	CMP 210, 709
	SPL 0, <-330
	DJN -1, @-20
	SPL 0, <-330
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	ADD #270, <1
	SUB -60, 901
	DJN -1, @-20
	CMP -207, <-120
