//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__custom_proj_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .f32 	%f<1065>;
	.reg .b32 	%r<880>;
	.reg .b64 	%rd<106>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r181, %r182}, [params+64];
	// begin inline asm
	call (%r178), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r178, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r183, %r184}, [%rd22];
	setp.ge.s32 	%p3, %r183, %r181;
	setp.ge.s32 	%p4, %r184, %r182;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_109;

	mad.lo.s32 	%r185, %r184, %r181, %r183;
	ld.const.v2.u32 	{%r186, %r187}, [params+8];
	shl.b32 	%r190, %r186, 4;
	add.s32 	%r191, %r190, -1556008596;
	add.s32 	%r192, %r186, -1640531527;
	shr.u32 	%r193, %r186, 5;
	add.s32 	%r194, %r193, -939442524;
	xor.b32  	%r195, %r191, %r192;
	xor.b32  	%r196, %r195, %r194;
	add.s32 	%r197, %r185, %r196;
	shl.b32 	%r198, %r197, 4;
	add.s32 	%r199, %r198, -1383041155;
	add.s32 	%r200, %r197, -1640531527;
	xor.b32  	%r201, %r199, %r200;
	shr.u32 	%r202, %r197, 5;
	add.s32 	%r203, %r202, 2123724318;
	xor.b32  	%r204, %r201, %r203;
	add.s32 	%r205, %r204, %r186;
	shl.b32 	%r206, %r205, 4;
	add.s32 	%r207, %r206, -1556008596;
	add.s32 	%r208, %r205, 1013904242;
	shr.u32 	%r209, %r205, 5;
	add.s32 	%r210, %r209, -939442524;
	xor.b32  	%r211, %r207, %r208;
	xor.b32  	%r212, %r211, %r210;
	add.s32 	%r213, %r212, %r197;
	shl.b32 	%r214, %r213, 4;
	add.s32 	%r215, %r214, -1383041155;
	add.s32 	%r216, %r213, 1013904242;
	xor.b32  	%r217, %r215, %r216;
	shr.u32 	%r218, %r213, 5;
	add.s32 	%r219, %r218, 2123724318;
	xor.b32  	%r220, %r217, %r219;
	add.s32 	%r221, %r220, %r205;
	shl.b32 	%r222, %r221, 4;
	add.s32 	%r223, %r222, -1556008596;
	add.s32 	%r224, %r221, -626627285;
	shr.u32 	%r225, %r221, 5;
	add.s32 	%r226, %r225, -939442524;
	xor.b32  	%r227, %r223, %r224;
	xor.b32  	%r228, %r227, %r226;
	add.s32 	%r229, %r228, %r213;
	shl.b32 	%r230, %r229, 4;
	add.s32 	%r231, %r230, -1383041155;
	add.s32 	%r232, %r229, -626627285;
	xor.b32  	%r233, %r231, %r232;
	shr.u32 	%r234, %r229, 5;
	add.s32 	%r235, %r234, 2123724318;
	xor.b32  	%r236, %r233, %r235;
	add.s32 	%r237, %r236, %r221;
	shl.b32 	%r238, %r237, 4;
	add.s32 	%r239, %r238, -1556008596;
	add.s32 	%r240, %r237, 2027808484;
	shr.u32 	%r241, %r237, 5;
	add.s32 	%r242, %r241, -939442524;
	xor.b32  	%r243, %r239, %r240;
	xor.b32  	%r244, %r243, %r242;
	add.s32 	%r245, %r244, %r229;
	shl.b32 	%r246, %r245, 4;
	add.s32 	%r247, %r246, -1383041155;
	add.s32 	%r248, %r245, 2027808484;
	xor.b32  	%r249, %r247, %r248;
	shr.u32 	%r250, %r245, 5;
	add.s32 	%r251, %r250, 2123724318;
	xor.b32  	%r252, %r249, %r251;
	add.s32 	%r253, %r252, %r237;
	shl.b32 	%r254, %r253, 4;
	add.s32 	%r255, %r254, -1556008596;
	add.s32 	%r256, %r253, 387276957;
	shr.u32 	%r257, %r253, 5;
	add.s32 	%r258, %r257, -939442524;
	xor.b32  	%r259, %r255, %r256;
	xor.b32  	%r260, %r259, %r258;
	add.s32 	%r261, %r260, %r245;
	shl.b32 	%r262, %r261, 4;
	add.s32 	%r263, %r262, -1383041155;
	add.s32 	%r264, %r261, 387276957;
	xor.b32  	%r265, %r263, %r264;
	shr.u32 	%r266, %r261, 5;
	add.s32 	%r267, %r266, 2123724318;
	xor.b32  	%r268, %r265, %r267;
	add.s32 	%r269, %r268, %r253;
	shl.b32 	%r270, %r269, 4;
	add.s32 	%r271, %r270, -1556008596;
	add.s32 	%r272, %r269, -1253254570;
	shr.u32 	%r273, %r269, 5;
	add.s32 	%r274, %r273, -939442524;
	xor.b32  	%r275, %r271, %r272;
	xor.b32  	%r276, %r275, %r274;
	add.s32 	%r277, %r276, %r261;
	shl.b32 	%r278, %r277, 4;
	add.s32 	%r279, %r278, -1383041155;
	add.s32 	%r280, %r277, -1253254570;
	xor.b32  	%r281, %r279, %r280;
	shr.u32 	%r282, %r277, 5;
	add.s32 	%r283, %r282, 2123724318;
	xor.b32  	%r284, %r281, %r283;
	add.s32 	%r285, %r284, %r269;
	shl.b32 	%r286, %r285, 4;
	add.s32 	%r287, %r286, -1556008596;
	add.s32 	%r288, %r285, 1401181199;
	shr.u32 	%r289, %r285, 5;
	add.s32 	%r290, %r289, -939442524;
	xor.b32  	%r291, %r287, %r288;
	xor.b32  	%r292, %r291, %r290;
	add.s32 	%r293, %r292, %r277;
	shl.b32 	%r294, %r293, 4;
	add.s32 	%r295, %r294, -1383041155;
	add.s32 	%r296, %r293, 1401181199;
	xor.b32  	%r297, %r295, %r296;
	shr.u32 	%r298, %r293, 5;
	add.s32 	%r299, %r298, 2123724318;
	xor.b32  	%r300, %r297, %r299;
	add.s32 	%r301, %r300, %r285;
	shl.b32 	%r302, %r301, 4;
	add.s32 	%r303, %r302, -1556008596;
	add.s32 	%r304, %r301, -239350328;
	shr.u32 	%r305, %r301, 5;
	add.s32 	%r306, %r305, -939442524;
	xor.b32  	%r307, %r303, %r304;
	xor.b32  	%r308, %r307, %r306;
	add.s32 	%r309, %r308, %r293;
	shl.b32 	%r310, %r309, 4;
	add.s32 	%r311, %r310, -1383041155;
	add.s32 	%r312, %r309, -239350328;
	xor.b32  	%r313, %r311, %r312;
	shr.u32 	%r314, %r309, 5;
	add.s32 	%r315, %r314, 2123724318;
	xor.b32  	%r316, %r313, %r315;
	add.s32 	%r317, %r316, %r301;
	shl.b32 	%r318, %r317, 4;
	add.s32 	%r319, %r318, -1556008596;
	add.s32 	%r320, %r317, -1879881855;
	shr.u32 	%r321, %r317, 5;
	add.s32 	%r322, %r321, -939442524;
	xor.b32  	%r323, %r319, %r320;
	xor.b32  	%r324, %r323, %r322;
	add.s32 	%r325, %r324, %r309;
	shl.b32 	%r326, %r325, 4;
	add.s32 	%r327, %r326, -1383041155;
	add.s32 	%r328, %r325, -1879881855;
	xor.b32  	%r329, %r327, %r328;
	shr.u32 	%r330, %r325, 5;
	add.s32 	%r331, %r330, 2123724318;
	xor.b32  	%r332, %r329, %r331;
	add.s32 	%r333, %r332, %r317;
	shl.b32 	%r334, %r333, 4;
	add.s32 	%r335, %r334, -1556008596;
	add.s32 	%r336, %r333, 774553914;
	shr.u32 	%r337, %r333, 5;
	add.s32 	%r338, %r337, -939442524;
	xor.b32  	%r339, %r335, %r336;
	xor.b32  	%r340, %r339, %r338;
	add.s32 	%r341, %r340, %r325;
	shl.b32 	%r342, %r341, 4;
	add.s32 	%r343, %r342, -1383041155;
	add.s32 	%r344, %r341, 774553914;
	xor.b32  	%r345, %r343, %r344;
	shr.u32 	%r346, %r341, 5;
	add.s32 	%r347, %r346, 2123724318;
	xor.b32  	%r348, %r345, %r347;
	add.s32 	%r349, %r348, %r333;
	shl.b32 	%r350, %r349, 4;
	add.s32 	%r351, %r350, -1556008596;
	add.s32 	%r352, %r349, -865977613;
	shr.u32 	%r353, %r349, 5;
	add.s32 	%r354, %r353, -939442524;
	xor.b32  	%r355, %r351, %r352;
	xor.b32  	%r356, %r355, %r354;
	add.s32 	%r357, %r356, %r341;
	shl.b32 	%r358, %r357, 4;
	add.s32 	%r359, %r358, -1383041155;
	add.s32 	%r360, %r357, -865977613;
	xor.b32  	%r361, %r359, %r360;
	shr.u32 	%r362, %r357, 5;
	add.s32 	%r363, %r362, 2123724318;
	xor.b32  	%r364, %r361, %r363;
	add.s32 	%r365, %r364, %r349;
	shl.b32 	%r366, %r365, 4;
	add.s32 	%r367, %r366, -1556008596;
	add.s32 	%r368, %r365, 1788458156;
	shr.u32 	%r369, %r365, 5;
	add.s32 	%r370, %r369, -939442524;
	xor.b32  	%r371, %r367, %r368;
	xor.b32  	%r372, %r371, %r370;
	add.s32 	%r373, %r372, %r357;
	shl.b32 	%r374, %r373, 4;
	add.s32 	%r375, %r374, -1383041155;
	add.s32 	%r376, %r373, 1788458156;
	xor.b32  	%r377, %r375, %r376;
	shr.u32 	%r378, %r373, 5;
	add.s32 	%r379, %r378, 2123724318;
	xor.b32  	%r380, %r377, %r379;
	add.s32 	%r381, %r380, %r365;
	shl.b32 	%r382, %r381, 4;
	add.s32 	%r383, %r382, -1556008596;
	add.s32 	%r384, %r381, 147926629;
	shr.u32 	%r385, %r381, 5;
	add.s32 	%r386, %r385, -939442524;
	xor.b32  	%r387, %r383, %r384;
	xor.b32  	%r388, %r387, %r386;
	add.s32 	%r389, %r388, %r373;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r391, %r390, -1383041155;
	add.s32 	%r392, %r389, 147926629;
	xor.b32  	%r393, %r391, %r392;
	shr.u32 	%r394, %r389, 5;
	add.s32 	%r395, %r394, 2123724318;
	xor.b32  	%r396, %r393, %r395;
	add.s32 	%r397, %r396, %r381;
	shl.b32 	%r398, %r397, 4;
	add.s32 	%r399, %r398, -1556008596;
	add.s32 	%r400, %r397, -1492604898;
	shr.u32 	%r401, %r397, 5;
	add.s32 	%r402, %r401, -939442524;
	xor.b32  	%r403, %r399, %r400;
	xor.b32  	%r404, %r403, %r402;
	add.s32 	%r405, %r404, %r389;
	shl.b32 	%r406, %r405, 4;
	add.s32 	%r407, %r406, -1383041155;
	add.s32 	%r408, %r405, -1492604898;
	xor.b32  	%r409, %r407, %r408;
	shr.u32 	%r410, %r405, 5;
	add.s32 	%r411, %r410, 2123724318;
	xor.b32  	%r412, %r409, %r411;
	add.s32 	%r413, %r412, %r397;
	shl.b32 	%r414, %r413, 4;
	add.s32 	%r415, %r414, -1556008596;
	add.s32 	%r416, %r413, 1161830871;
	shr.u32 	%r417, %r413, 5;
	add.s32 	%r418, %r417, -939442524;
	xor.b32  	%r419, %r415, %r416;
	xor.b32  	%r420, %r419, %r418;
	add.s32 	%r421, %r420, %r405;
	shl.b32 	%r422, %r421, 4;
	add.s32 	%r423, %r422, -1383041155;
	add.s32 	%r424, %r421, 1161830871;
	xor.b32  	%r425, %r423, %r424;
	shr.u32 	%r426, %r421, 5;
	add.s32 	%r427, %r426, 2123724318;
	xor.b32  	%r428, %r425, %r427;
	add.s32 	%r429, %r428, %r413;
	shl.b32 	%r430, %r429, 4;
	add.s32 	%r431, %r430, -1556008596;
	add.s32 	%r432, %r429, -478700656;
	shr.u32 	%r433, %r429, 5;
	add.s32 	%r434, %r433, -939442524;
	xor.b32  	%r435, %r431, %r432;
	xor.b32  	%r436, %r435, %r434;
	add.s32 	%r5, %r436, %r421;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r5;
	setp.eq.s32 	%p6, %r187, 0;
	mov.f32 	%f945, 0f3F000000;
	mov.f32 	%f946, %f945;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r437, %r5, 1664525, 1013904223;
	and.b32  	%r438, %r437, 16777215;
	cvt.rn.f32.u32 	%f301, %r438;
	mov.f32 	%f302, 0f4B800000;
	div.approx.ftz.f32 	%f945, %f301, %f302;
	mad.lo.s32 	%r439, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r439;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f303, %r440;
	div.approx.ftz.f32 	%f946, %f303, %f302;

$L__BB0_3:
	cvt.rn.f32.s32 	%f304, %r183;
	add.ftz.f32 	%f305, %f945, %f304;
	cvt.rn.f32.s32 	%f306, %r184;
	add.ftz.f32 	%f307, %f946, %f306;
	cvt.rn.f32.s32 	%f308, %r181;
	div.approx.ftz.f32 	%f309, %f305, %f308;
	cvt.rn.f32.s32 	%f310, %r182;
	div.approx.ftz.f32 	%f311, %f307, %f310;
	ld.const.u64 	%rd25, [params+208];
	mov.f32 	%f312, 0f3F800000;
	sub.ftz.f32 	%f313, %f312, %f311;
	tex.2d.v4.f32.f32 	{%f314, %f315, %f316, %f317}, [%rd25, {%f309, %f313}];
	mul.ftz.f32 	%f318, %f314, 0f40490FDB;
	mul.ftz.f32 	%f319, %f315, 0f40490FDB;
	sin.approx.ftz.f32 	%f320, %f318;
	sin.approx.ftz.f32 	%f321, %f319;
	cos.approx.ftz.f32 	%f322, %f318;
	cos.approx.ftz.f32 	%f323, %f319;
	mul.ftz.f32 	%f324, %f320, %f323;
	ld.const.v2.f32 	{%f325, %f326}, [params+144];
	mul.ftz.f32 	%f329, %f325, %f324;
	mul.ftz.f32 	%f330, %f324, %f326;
	ld.const.f32 	%f331, [params+152];
	mul.ftz.f32 	%f332, %f324, %f331;
	mul.ftz.f32 	%f333, %f321, %f322;
	ld.const.v2.f32 	{%f334, %f335}, [params+160];
	mul.ftz.f32 	%f338, %f333, %f334;
	mul.ftz.f32 	%f339, %f333, %f335;
	ld.const.f32 	%f340, [params+168];
	mul.ftz.f32 	%f341, %f333, %f340;
	mul.ftz.f32 	%f342, %f322, %f323;
	ld.const.v2.f32 	{%f343, %f344}, [params+176];
	mul.ftz.f32 	%f345, %f342, %f343;
	mul.ftz.f32 	%f346, %f342, %f344;
	ld.const.f32 	%f7, [params+184];
	mul.ftz.f32 	%f347, %f342, %f7;
	neg.ftz.f32 	%f348, %f329;
	neg.ftz.f32 	%f349, %f330;
	neg.ftz.f32 	%f350, %f332;
	sub.ftz.f32 	%f351, %f348, %f338;
	sub.ftz.f32 	%f352, %f349, %f339;
	sub.ftz.f32 	%f353, %f350, %f341;
	sub.ftz.f32 	%f354, %f351, %f345;
	sub.ftz.f32 	%f355, %f352, %f346;
	sub.ftz.f32 	%f356, %f353, %f347;
	mul.ftz.f32 	%f357, %f355, %f355;
	fma.rn.ftz.f32 	%f358, %f354, %f354, %f357;
	fma.rn.ftz.f32 	%f359, %f356, %f356, %f358;
	rsqrt.approx.ftz.f32 	%f360, %f359;
	mul.ftz.f32 	%f14, %f354, %f360;
	mul.ftz.f32 	%f15, %f355, %f360;
	mul.ftz.f32 	%f16, %f356, %f360;
	ld.const.v2.f32 	{%f361, %f362}, [params+80];
	ld.const.f32 	%f13, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f361, %f362};
	st.local.f32 	[%rd5+76], %f13;
	st.local.v2.f32 	[%rd5+20], {%f312, %f312};
	mov.u32 	%r441, 1065353216;
	st.local.u32 	[%rd5+28], %r441;
	mov.f32 	%f17, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f17};
	mov.u32 	%r846, 16777216;
	mov.u32 	%r443, 0;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r846};
	st.local.v2.f32 	[%rd5+-12], {%f312, %f312};
	st.local.u32 	[%rd5+-4], %r441;
	mov.f32 	%f979, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f312, %f312, %f312, %f979};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f979, %f979, %f979, %f312};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r441, %r443};
	st.local.u32 	[%rd5+96], %r441;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	$L__BB0_32;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f18, [params+76];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64 	%r7, %rd28;
	cvt.u32.u64 	%r8, %rd105;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f373, %f374}, [params+232];
	mov.u32 	%r853, -1;
	ld.const.f32 	%f21, [params+240];
	mov.f32 	%f947, %f14;
	mov.f32 	%f948, %f15;
	mov.f32 	%f949, %f16;
	mov.f32 	%f966, %f312;
	mov.f32 	%f965, %f312;
	mov.f32 	%f964, %f312;
	mov.f32 	%f978, %f979;
	mov.f32 	%f977, %f979;
	mov.f32 	%f1026, %f979;
	mov.f32 	%f1025, %f979;
	mov.f32 	%f1024, %f979;
	mov.u32 	%r873, %r853;
	mov.u32 	%r872, %r853;
	bra.uni 	$L__BB0_5;

$L__BB0_30:
	ld.local.v4.f32 	{%f947, %f948, %f949, %f506}, [%rd5+100];

$L__BB0_5:
	neg.ftz.f32 	%f376, %f949;
	neg.ftz.f32 	%f377, %f947;
	neg.ftz.f32 	%f378, %f948;
	st.local.v2.f32 	[%rd5+84], {%f377, %f378};
	st.local.f32 	[%rd5+92], %f376;
	st.local.v2.f32 	[%rd5+132], {%f312, %f312};
	mov.f32 	%f963, 0f5A0E1BCA;
	mov.u32 	%r448, 1510874058;
	st.local.u32 	[%rd5+80], %r448;
	and.b32  	%r14, %r846, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p8, %r853, 0;
	@%p8 bra 	$L__BB0_10;

	or.b32  	%r449, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r449;
	mul.wide.s32 	%rd29, %r853, 16;
	add.s64 	%rd8, %rd1, %rd29;
	ld.local.v4.f32 	{%f380, %f381, %f382, %f383}, [%rd8];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f388, %f389, %f390, %f391}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f388, %f389, %f390, %f391};
	mul.wide.s32 	%rd31, %r853, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f38, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f380, %f381, %f382, %f38};
	st.local.f32 	[%rd5+132], %f383;
	setp.eq.s32 	%p9, %r853, 0;
	@%p9 bra 	$L__BB0_8;

	ld.local.f32 	%f396, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f396;

$L__BB0_8:
	setp.leu.ftz.f32 	%p10, %f38, 0f00000000;
	@%p10 bra 	$L__BB0_10;

	ld.local.u32 	%r450, [%rd5];
	mad.lo.s32 	%r451, %r450, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r451;
	and.b32  	%r452, %r451, 16777215;
	cvt.rn.f32.u32 	%f398, %r452;
	mov.f32 	%f399, 0f4B800000;
	div.approx.ftz.f32 	%f400, %f398, %f399;
	lg2.approx.ftz.f32 	%f401, %f400;
	mul.ftz.f32 	%f402, %f401, 0fBF317218;
	mul.ftz.f32 	%f963, %f402, %f38;

$L__BB0_10:
	ld.local.v4.f32 	{%f412, %f413, %f414, %f415}, [%rd5+68];
	mov.u32 	%r486, 1;
	mov.u32 	%r489, 2;
	mov.f32 	%f411, 0f00000000;
	mov.u32 	%r491, 4;
	mov.u32 	%r495, -1;
	// begin inline asm
	call(%r453,%r454,%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484),_optix_trace_typed_32,(%r443,%rd7,%f412,%f413,%f414,%f947,%f948,%f949,%f18,%f963,%f411,%r486,%r443,%r443,%r489,%r443,%r491,%r7,%r8,%r495,%r495,%r524,%r525,%r526,%r527,%r528,%r529,%r530,%r531,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550,%r551);
	// end inline asm
	ld.local.u32 	%r47, [%rd5+16];
	add.s32 	%r552, %r47, 1;
	st.local.u32 	[%rd5+16], %r552;
	setp.ne.s32 	%p11, %r47, 0;
	@%p11 bra 	$L__BB0_12;

	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd5+68];
	add.ftz.f32 	%f1024, %f1024, %f416;
	add.ftz.f32 	%f1025, %f1025, %f417;
	add.ftz.f32 	%f1026, %f1026, %f418;
	mov.u32 	%r872, %r455;
	mov.u32 	%r873, %r456;

$L__BB0_12:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r846, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r846;
	and.b32  	%r553, %r52, 4096;
	setp.eq.s32 	%p12, %r553, 0;
	@%p12 bra 	$L__BB0_20;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p13, %r54, 0;
	@%p13 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_14;

$L__BB0_16:
	ld.local.f32 	%f963, [%rd5+80];
	bra.uni 	$L__BB0_17;

$L__BB0_14:
	add.s32 	%r835, %r47, 1;
	st.local.f32 	[%rd5+80], %f963;
	ld.local.v4.f32 	{%f423, %f424, %f425, %f426}, [%rd5+100];
	ld.local.v4.f32 	{%f430, %f431, %f432, %f433}, [%rd5+68];
	fma.rn.ftz.f32 	%f437, %f963, %f424, %f431;
	fma.rn.ftz.f32 	%f438, %f963, %f423, %f430;
	st.local.v2.f32 	[%rd5+68], {%f438, %f437};
	fma.rn.ftz.f32 	%f439, %f963, %f425, %f432;
	st.local.f32 	[%rd5+76], %f439;
	setp.lt.u32 	%p14, %r835, %r6;
	@%p14 bra 	$L__BB0_17;

	ld.local.v4.f32 	{%f440, %f441, %f442, %f443}, [%rd24];
	add.ftz.f32 	%f447, %f374, %f441;
	add.ftz.f32 	%f448, %f373, %f440;
	st.local.v2.f32 	[%rd24], {%f448, %f447};
	add.ftz.f32 	%f449, %f21, %f442;
	st.local.f32 	[%rd5+-20], %f449;

$L__BB0_17:
	ld.local.v4.f32 	{%f450, %f451, %f452, %f453}, [%rd5+36];
	add.ftz.f32 	%f457, %f450, 0f38D1B717;
	add.ftz.f32 	%f458, %f451, 0f38D1B717;
	add.ftz.f32 	%f459, %f452, 0f38D1B717;
	neg.ftz.f32 	%f460, %f963;
	div.approx.ftz.f32 	%f461, %f460, %f457;
	div.approx.ftz.f32 	%f462, %f460, %f458;
	div.approx.ftz.f32 	%f463, %f460, %f459;
	mul.ftz.f32 	%f464, %f461, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f49, %f464;
	mul.ftz.f32 	%f465, %f462, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f50, %f465;
	mul.ftz.f32 	%f466, %f463, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f51, %f466;
	mul.ftz.f32 	%f964, %f964, %f49;
	mul.ftz.f32 	%f965, %f965, %f50;
	mul.ftz.f32 	%f966, %f966, %f51;
	and.b32  	%r555, %r52, 16777216;
	setp.eq.s32 	%p15, %r555, 0;
	@%p15 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd5+-12];
	mul.ftz.f32 	%f474, %f50, %f468;
	mul.ftz.f32 	%f475, %f49, %f467;
	st.local.v2.f32 	[%rd5+-12], {%f475, %f474};
	mul.ftz.f32 	%f476, %f51, %f469;
	st.local.f32 	[%rd5+-4], %f476;
	@%p13 bra 	$L__BB0_20;

	and.b32  	%r846, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r846;

$L__BB0_20:
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd24];
	fma.rn.ftz.f32 	%f977, %f964, %f477, %f977;
	fma.rn.ftz.f32 	%f978, %f965, %f478, %f978;
	fma.rn.ftz.f32 	%f979, %f966, %f479, %f979;
	ld.local.f32 	%f484, [%rd5+32];
	setp.le.ftz.f32 	%p17, %f484, 0f00000000;
	setp.lt.s32 	%p18, %r846, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f485, %f486, %f487, %f488}, [%rd5+20];
	setp.eq.ftz.f32 	%p20, %f485, 0f00000000;
	setp.eq.ftz.f32 	%p21, %f486, 0f00000000;
	setp.eq.ftz.f32 	%p22, %f487, 0f00000000;
	and.pred  	%p23, %p20, %p21;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_31;

	add.s32 	%r838, %r47, 1;
	mul.ftz.f32 	%f964, %f964, %f485;
	mul.ftz.f32 	%f965, %f965, %f486;
	mul.ftz.f32 	%f966, %f966, %f487;
	setp.ge.u32 	%p25, %r9, %r838;
	@%p25 bra 	$L__BB0_25;

	max.ftz.f32 	%f489, %f964, %f965;
	max.ftz.f32 	%f67, %f489, %f966;
	ld.local.u32 	%r557, [%rd5];
	mad.lo.s32 	%r558, %r557, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r558;
	and.b32  	%r559, %r558, 16777215;
	cvt.rn.f32.u32 	%f490, %r559;
	mov.f32 	%f491, 0f4B800000;
	div.approx.ftz.f32 	%f492, %f490, %f491;
	setp.lt.ftz.f32 	%p26, %f67, %f492;
	@%p26 bra 	$L__BB0_31;

	rcp.approx.ftz.f32 	%f493, %f67;
	mul.ftz.f32 	%f964, %f964, %f493;
	mul.ftz.f32 	%f965, %f965, %f493;
	mul.ftz.f32 	%f966, %f966, %f493;

$L__BB0_25:
	and.b32  	%r560, %r846, 288;
	setp.ne.s32 	%p27, %r560, 256;
	@%p27 bra 	$L__BB0_29;

	and.b32  	%r561, %r846, 16;
	setp.eq.s32 	%p28, %r561, 0;
	@%p28 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	add.s32 	%r571, %r853, -1;
	max.s32 	%r853, %r571, -1;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	add.s32 	%r562, %r853, 1;
	min.s32 	%r853, %r562, 3;
	mul.wide.s32 	%rd38, %r853, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r563, %r564, %r565, %r566}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r563, %r564, %r565, %r566};
	ld.local.v4.f32 	{%f494, %f495, %f496, %f497}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f494, %f495, %f496, %f497};
	ld.local.f32 	%f502, [%rd5+48];
	mul.wide.s32 	%rd41, %r853, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f502;

$L__BB0_29:
	add.s32 	%r839, %r47, 1;
	setp.ge.u32 	%p29, %r839, %r6;
	@%p29 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;

$L__BB0_31:
	setp.gt.s32 	%p124, %r47, 0;
	ld.local.v4.f32 	{%f1041, %f1042, %f1043, %f510}, [%rd5+4];
	ld.local.f32 	%f1009, [%rd5+96];
	bra.uni 	$L__BB0_33;

$L__BB0_32:
	mov.f32 	%f1041, 0f00000000;
	mov.f32 	%f1009, 0f3F800000;
	mov.u32 	%r872, -1;
	mov.pred 	%p124, 0;
	mov.f32 	%f1042, %f1041;
	mov.f32 	%f1043, %f1009;
	mov.u32 	%r873, %r872;
	mov.f32 	%f1024, %f1041;
	mov.f32 	%f1025, %f1041;
	mov.f32 	%f1026, %f1041;
	mov.f32 	%f977, %f1041;
	mov.f32 	%f978, %f1041;
	mov.f32 	%f979, %f1041;

$L__BB0_33:
	ld.local.v4.f32 	{%f1044, %f1045, %f1046, %f525}, [%rd5+-12];
	setp.geu.ftz.f32 	%p31, %f1009, 0f3F800000;
	not.pred 	%p32, %p124;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	$L__BB0_97;

	setp.eq.s32 	%p122, %r6, 0;
	mov.f32 	%f942, 0fBF800000;
	mov.u32 	%r836, 1065353216;
	ld.const.f32 	%f941, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f361, %f362};
	st.local.f32 	[%rd5+76], %f941;
	mov.f32 	%f529, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f529, %f529};
	st.local.u32 	[%rd5+28], %r836;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f942};
	mov.u32 	%r864, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r864};
	st.local.v2.f32 	[%rd5+-12], {%f529, %f529};
	st.local.u32 	[%rd5+-4], %r836;
	mov.f32 	%f985, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f529, %f529, %f529, %f985};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f985, %f985, %f985, %f529};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r836, %r443};
	st.local.u32 	[%rd5+96], %r836;
	mov.f32 	%f984, %f985;
	mov.f32 	%f983, %f985;
	@%p122 bra 	$L__BB0_62;

	add.u64 	%rd101, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f100, [params+76];
	shr.u64 	%rd44, %rd101, 32;
	cvt.u32.u64 	%r62, %rd44;
	cvt.u32.u64 	%r63, %rd101;
	ld.const.u32 	%r64, [params+248];
	ld.const.v2.f32 	{%f536, %f537}, [params+232];
	mov.f32 	%f983, 0f00000000;
	mov.u32 	%r863, -1;
	mov.u32 	%r864, 16777216;
	ld.const.f32 	%f103, [params+240];
	mov.f32 	%f980, %f14;
	mov.f32 	%f981, %f15;
	mov.f32 	%f982, %f16;
	mov.f32 	%f984, %f983;
	mov.f32 	%f985, %f983;
	mov.f32 	%f999, %f529;
	mov.f32 	%f998, %f529;
	mov.f32 	%f997, %f529;
	bra.uni 	$L__BB0_36;

$L__BB0_61:
	ld.local.v4.f32 	{%f980, %f981, %f982, %f669}, [%rd5+100];

$L__BB0_36:
	neg.ftz.f32 	%f539, %f982;
	neg.ftz.f32 	%f540, %f980;
	neg.ftz.f32 	%f541, %f981;
	st.local.v2.f32 	[%rd5+84], {%f540, %f541};
	st.local.f32 	[%rd5+92], %f539;
	st.local.v2.f32 	[%rd5+132], {%f529, %f529};
	mov.f32 	%f996, 0f5A0E1BCA;
	mov.u32 	%r580, 1510874058;
	st.local.u32 	[%rd5+80], %r580;
	and.b32  	%r69, %r864, 822083586;
	st.local.u32 	[%rd5+-16], %r69;
	setp.lt.s32 	%p35, %r863, 0;
	@%p35 bra 	$L__BB0_41;

	or.b32  	%r581, %r69, 4096;
	st.local.u32 	[%rd5+-16], %r581;
	mul.wide.s32 	%rd45, %r863, 16;
	add.s64 	%rd10, %rd1, %rd45;
	ld.local.v4.f32 	{%f543, %f544, %f545, %f546}, [%rd10];
	add.s64 	%rd46, %rd2, %rd45;
	ld.local.v4.f32 	{%f551, %f552, %f553, %f554}, [%rd46];
	st.local.v4.f32 	[%rd5+52], {%f551, %f552, %f553, %f554};
	mul.wide.s32 	%rd47, %r863, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.local.f32 	%f120, [%rd48];
	st.local.v4.f32 	[%rd5+36], {%f543, %f544, %f545, %f120};
	st.local.f32 	[%rd5+132], %f546;
	setp.eq.s32 	%p36, %r863, 0;
	@%p36 bra 	$L__BB0_39;

	ld.local.f32 	%f559, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f559;

$L__BB0_39:
	setp.leu.ftz.f32 	%p37, %f120, 0f00000000;
	@%p37 bra 	$L__BB0_41;

	ld.local.u32 	%r582, [%rd5];
	mad.lo.s32 	%r583, %r582, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r583;
	and.b32  	%r584, %r583, 16777215;
	cvt.rn.f32.u32 	%f561, %r584;
	mov.f32 	%f562, 0f4B800000;
	div.approx.ftz.f32 	%f563, %f561, %f562;
	lg2.approx.ftz.f32 	%f564, %f563;
	mul.ftz.f32 	%f565, %f564, 0fBF317218;
	mul.ftz.f32 	%f996, %f565, %f120;

$L__BB0_41:
	ld.local.v4.f32 	{%f575, %f576, %f577, %f578}, [%rd5+68];
	mov.u32 	%r618, 1;
	mov.u32 	%r621, 2;
	mov.f32 	%f574, 0f00000000;
	mov.u32 	%r623, 4;
	mov.u32 	%r627, -1;
	// begin inline asm
	call(%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616),_optix_trace_typed_32,(%r443,%rd9,%f575,%f576,%f577,%f980,%f981,%f982,%f100,%f996,%f574,%r618,%r443,%r443,%r621,%r443,%r623,%r62,%r63,%r627,%r627,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683);
	// end inline asm
	ld.local.u32 	%r684, [%rd5+16];
	add.s32 	%r102, %r684, 1;
	st.local.u32 	[%rd5+16], %r102;
	setp.ne.s32 	%p38, %r684, 0;
	@%p38 bra 	$L__BB0_43;

	ld.local.v4.f32 	{%f579, %f580, %f581, %f582}, [%rd5+68];
	add.ftz.f32 	%f1024, %f1024, %f579;
	add.ftz.f32 	%f1025, %f1025, %f580;
	add.ftz.f32 	%f1026, %f1026, %f581;
	mov.u32 	%r872, %r587;
	mov.u32 	%r873, %r588;

$L__BB0_43:
	ld.local.u32 	%r107, [%rd5+-16];
	and.b32  	%r864, %r107, -805306369;
	st.local.u32 	[%rd5+-16], %r864;
	and.b32  	%r685, %r107, 4096;
	setp.eq.s32 	%p39, %r685, 0;
	@%p39 bra 	$L__BB0_51;

	and.b32  	%r109, %r107, 512;
	setp.eq.s32 	%p40, %r109, 0;
	@%p40 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_45;

$L__BB0_47:
	ld.local.f32 	%f996, [%rd5+80];
	bra.uni 	$L__BB0_48;

$L__BB0_45:
	add.s32 	%r840, %r684, 1;
	st.local.f32 	[%rd5+80], %f996;
	ld.local.v4.f32 	{%f586, %f587, %f588, %f589}, [%rd5+100];
	ld.local.v4.f32 	{%f593, %f594, %f595, %f596}, [%rd5+68];
	fma.rn.ftz.f32 	%f600, %f996, %f587, %f594;
	fma.rn.ftz.f32 	%f601, %f996, %f586, %f593;
	st.local.v2.f32 	[%rd5+68], {%f601, %f600};
	fma.rn.ftz.f32 	%f602, %f996, %f588, %f595;
	st.local.f32 	[%rd5+76], %f602;
	setp.lt.u32 	%p41, %r840, %r6;
	@%p41 bra 	$L__BB0_48;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd24];
	add.ftz.f32 	%f610, %f537, %f604;
	add.ftz.f32 	%f611, %f536, %f603;
	st.local.v2.f32 	[%rd24], {%f611, %f610};
	add.ftz.f32 	%f612, %f103, %f605;
	st.local.f32 	[%rd5+-20], %f612;

$L__BB0_48:
	ld.local.v4.f32 	{%f613, %f614, %f615, %f616}, [%rd5+36];
	add.ftz.f32 	%f620, %f613, 0f38D1B717;
	add.ftz.f32 	%f621, %f614, 0f38D1B717;
	add.ftz.f32 	%f622, %f615, 0f38D1B717;
	neg.ftz.f32 	%f623, %f996;
	div.approx.ftz.f32 	%f624, %f623, %f620;
	div.approx.ftz.f32 	%f625, %f623, %f621;
	div.approx.ftz.f32 	%f626, %f623, %f622;
	mul.ftz.f32 	%f627, %f624, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f131, %f627;
	mul.ftz.f32 	%f628, %f625, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f132, %f628;
	mul.ftz.f32 	%f629, %f626, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f133, %f629;
	mul.ftz.f32 	%f997, %f997, %f131;
	mul.ftz.f32 	%f998, %f998, %f132;
	mul.ftz.f32 	%f999, %f999, %f133;
	and.b32  	%r686, %r107, 16777216;
	setp.eq.s32 	%p42, %r686, 0;
	@%p42 bra 	$L__BB0_51;

	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd5+-12];
	mul.ftz.f32 	%f637, %f132, %f631;
	mul.ftz.f32 	%f638, %f131, %f630;
	st.local.v2.f32 	[%rd5+-12], {%f638, %f637};
	mul.ftz.f32 	%f639, %f133, %f632;
	st.local.f32 	[%rd5+-4], %f639;
	@%p40 bra 	$L__BB0_51;

	and.b32  	%r864, %r107, -822083585;
	st.local.u32 	[%rd5+-16], %r864;

$L__BB0_51:
	ld.local.v4.f32 	{%f640, %f641, %f642, %f643}, [%rd24];
	fma.rn.ftz.f32 	%f983, %f997, %f640, %f983;
	fma.rn.ftz.f32 	%f984, %f998, %f641, %f984;
	fma.rn.ftz.f32 	%f985, %f999, %f642, %f985;
	ld.local.f32 	%f647, [%rd5+32];
	setp.le.ftz.f32 	%p44, %f647, 0f00000000;
	setp.lt.s32 	%p45, %r864, 0;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	$L__BB0_62;

	ld.local.v4.f32 	{%f648, %f649, %f650, %f651}, [%rd5+20];
	setp.eq.ftz.f32 	%p47, %f648, 0f00000000;
	setp.eq.ftz.f32 	%p48, %f649, 0f00000000;
	setp.eq.ftz.f32 	%p49, %f650, 0f00000000;
	and.pred  	%p50, %p47, %p48;
	and.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB0_62;

	add.s32 	%r841, %r684, 1;
	mul.ftz.f32 	%f997, %f997, %f648;
	mul.ftz.f32 	%f998, %f998, %f649;
	mul.ftz.f32 	%f999, %f999, %f650;
	setp.ge.u32 	%p52, %r64, %r841;
	@%p52 bra 	$L__BB0_56;

	max.ftz.f32 	%f652, %f997, %f998;
	max.ftz.f32 	%f149, %f652, %f999;
	ld.local.u32 	%r687, [%rd5];
	mad.lo.s32 	%r688, %r687, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r688;
	and.b32  	%r689, %r688, 16777215;
	cvt.rn.f32.u32 	%f653, %r689;
	mov.f32 	%f654, 0f4B800000;
	div.approx.ftz.f32 	%f655, %f653, %f654;
	setp.lt.ftz.f32 	%p53, %f149, %f655;
	@%p53 bra 	$L__BB0_62;

	rcp.approx.ftz.f32 	%f656, %f149;
	mul.ftz.f32 	%f997, %f997, %f656;
	mul.ftz.f32 	%f998, %f998, %f656;
	mul.ftz.f32 	%f999, %f999, %f656;

$L__BB0_56:
	and.b32  	%r690, %r864, 288;
	setp.ne.s32 	%p54, %r690, 256;
	@%p54 bra 	$L__BB0_60;

	and.b32  	%r691, %r864, 16;
	setp.eq.s32 	%p55, %r691, 0;
	@%p55 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_58;

$L__BB0_59:
	add.s32 	%r701, %r863, -1;
	max.s32 	%r863, %r701, -1;
	bra.uni 	$L__BB0_60;

$L__BB0_58:
	add.s32 	%r692, %r863, 1;
	min.s32 	%r863, %r692, 3;
	mul.wide.s32 	%rd54, %r863, 16;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.v4.u32 	{%r693, %r694, %r695, %r696}, [%rd5+116];
	st.local.v4.u32 	[%rd55], {%r693, %r694, %r695, %r696};
	ld.local.v4.f32 	{%f657, %f658, %f659, %f660}, [%rd5+52];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.v4.f32 	[%rd56], {%f657, %f658, %f659, %f660};
	ld.local.f32 	%f665, [%rd5+48];
	mul.wide.s32 	%rd57, %r863, 4;
	add.s64 	%rd58, %rd3, %rd57;
	st.local.f32 	[%rd58], %f665;

$L__BB0_60:
	add.s32 	%r842, %r684, 1;
	setp.ge.u32 	%p56, %r842, %r6;
	@%p56 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_61;

$L__BB0_62:
	ld.local.v4.f32 	{%f670, %f671, %f672, %f673}, [%rd5+-12];
	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd5+4];
	ld.local.f32 	%f1010, [%rd5+96];
	setp.gt.ftz.f32 	%p57, %f1009, %f1010;
	@%p57 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_63;

$L__BB0_65:
	mov.u32 	%r864, 268435456;
	st.local.u32 	[%rd5+-16], %r864;
	mul.ftz.f32 	%f1009, %f1009, 0f3F000000;
	bra.uni 	$L__BB0_66;

$L__BB0_63:
	setp.geu.ftz.f32 	%p58, %f1009, %f1010;
	@%p58 bra 	$L__BB0_66;

	mov.u32 	%r864, 536870912;
	st.local.u32 	[%rd5+-16], %r864;
	mul.ftz.f32 	%f1010, %f1010, 0f3F000000;

$L__BB0_66:
	setp.eq.s32 	%p123, %r6, 0;
	mov.f32 	%f944, 0fBF800000;
	mov.u32 	%r837, 1065353216;
	ld.const.f32 	%f943, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f361, %f362};
	st.local.f32 	[%rd5+76], %f943;
	mov.f32 	%f681, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f681, %f681};
	st.local.u32 	[%rd5+28], %r837;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f944};
	and.b32  	%r705, %r864, 805306368;
	or.b32  	%r868, %r705, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r868};
	st.local.v2.f32 	[%rd5+-12], {%f681, %f681};
	st.local.u32 	[%rd5+-4], %r837;
	mov.f32 	%f1016, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f681, %f681, %f681, %f1016};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f1016, %f1016, %f1016, %f681};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r837, %r443};
	st.local.u32 	[%rd5+96], %r837;
	mov.f32 	%f1015, %f1016;
	mov.f32 	%f1014, %f1016;
	@%p123 bra 	$L__BB0_94;

	add.u64 	%rd102, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f179, [params+76];
	shr.u64 	%rd60, %rd102, 32;
	cvt.u32.u64 	%r120, %rd60;
	cvt.u32.u64 	%r121, %rd102;
	ld.const.u32 	%r122, [params+248];
	ld.const.v2.f32 	{%f688, %f689}, [params+232];
	mov.f32 	%f1014, 0f00000000;
	mov.u32 	%r875, -1;
	ld.const.f32 	%f182, [params+240];
	mov.f32 	%f1011, %f14;
	mov.f32 	%f1012, %f15;
	mov.f32 	%f1013, %f16;
	mov.f32 	%f1015, %f1014;
	mov.f32 	%f1016, %f1014;
	mov.f32 	%f1030, %f681;
	mov.f32 	%f1029, %f681;
	mov.f32 	%f1028, %f681;
	bra.uni 	$L__BB0_68;

$L__BB0_93:
	ld.local.v4.f32 	{%f1011, %f1012, %f1013, %f821}, [%rd5+100];

$L__BB0_68:
	neg.ftz.f32 	%f691, %f1013;
	neg.ftz.f32 	%f692, %f1011;
	neg.ftz.f32 	%f693, %f1012;
	st.local.v2.f32 	[%rd5+84], {%f692, %f693};
	st.local.f32 	[%rd5+92], %f691;
	st.local.v2.f32 	[%rd5+132], {%f681, %f681};
	mov.f32 	%f1027, 0f5A0E1BCA;
	mov.u32 	%r708, 1510874058;
	st.local.u32 	[%rd5+80], %r708;
	and.b32  	%r127, %r868, 822083586;
	st.local.u32 	[%rd5+-16], %r127;
	setp.lt.s32 	%p60, %r875, 0;
	@%p60 bra 	$L__BB0_73;

	or.b32  	%r709, %r127, 4096;
	st.local.u32 	[%rd5+-16], %r709;
	mul.wide.s32 	%rd61, %r875, 16;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd12];
	add.s64 	%rd62, %rd2, %rd61;
	ld.local.v4.f32 	{%f703, %f704, %f705, %f706}, [%rd62];
	st.local.v4.f32 	[%rd5+52], {%f703, %f704, %f705, %f706};
	mul.wide.s32 	%rd63, %r875, 4;
	add.s64 	%rd64, %rd3, %rd63;
	ld.local.f32 	%f199, [%rd64];
	st.local.v4.f32 	[%rd5+36], {%f695, %f696, %f697, %f199};
	st.local.f32 	[%rd5+132], %f698;
	setp.eq.s32 	%p61, %r875, 0;
	@%p61 bra 	$L__BB0_71;

	ld.local.f32 	%f711, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f711;

$L__BB0_71:
	setp.leu.ftz.f32 	%p62, %f199, 0f00000000;
	@%p62 bra 	$L__BB0_73;

	ld.local.u32 	%r710, [%rd5];
	mad.lo.s32 	%r711, %r710, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r711;
	and.b32  	%r712, %r711, 16777215;
	cvt.rn.f32.u32 	%f713, %r712;
	mov.f32 	%f714, 0f4B800000;
	div.approx.ftz.f32 	%f715, %f713, %f714;
	lg2.approx.ftz.f32 	%f716, %f715;
	mul.ftz.f32 	%f717, %f716, 0fBF317218;
	mul.ftz.f32 	%f1027, %f717, %f199;

$L__BB0_73:
	mov.u32 	%r834, 0;
	ld.local.v4.f32 	{%f727, %f728, %f729, %f730}, [%rd5+68];
	mov.u32 	%r746, 1;
	mov.u32 	%r749, 2;
	mov.f32 	%f726, 0f00000000;
	mov.u32 	%r751, 4;
	mov.u32 	%r755, -1;
	// begin inline asm
	call(%r713,%r714,%r715,%r716,%r717,%r718,%r719,%r720,%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741,%r742,%r743,%r744),_optix_trace_typed_32,(%r834,%rd11,%f727,%f728,%f729,%f1011,%f1012,%f1013,%f179,%f1027,%f726,%r746,%r834,%r834,%r749,%r834,%r751,%r120,%r121,%r755,%r755,%r784,%r785,%r786,%r787,%r788,%r789,%r790,%r791,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808,%r809,%r810,%r811);
	// end inline asm
	ld.local.u32 	%r812, [%rd5+16];
	add.s32 	%r160, %r812, 1;
	st.local.u32 	[%rd5+16], %r160;
	setp.ne.s32 	%p63, %r812, 0;
	@%p63 bra 	$L__BB0_75;

	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd5+68];
	add.ftz.f32 	%f1024, %f1024, %f731;
	add.ftz.f32 	%f1025, %f1025, %f732;
	add.ftz.f32 	%f1026, %f1026, %f733;
	mov.u32 	%r872, %r715;
	mov.u32 	%r873, %r716;

$L__BB0_75:
	ld.local.u32 	%r165, [%rd5+-16];
	and.b32  	%r868, %r165, -805306369;
	st.local.u32 	[%rd5+-16], %r868;
	and.b32  	%r813, %r165, 4096;
	setp.eq.s32 	%p64, %r813, 0;
	@%p64 bra 	$L__BB0_83;

	and.b32  	%r167, %r165, 512;
	setp.eq.s32 	%p65, %r167, 0;
	@%p65 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_77;

$L__BB0_79:
	ld.local.f32 	%f1027, [%rd5+80];
	bra.uni 	$L__BB0_80;

$L__BB0_77:
	add.s32 	%r843, %r812, 1;
	st.local.f32 	[%rd5+80], %f1027;
	ld.local.v4.f32 	{%f738, %f739, %f740, %f741}, [%rd5+100];
	ld.local.v4.f32 	{%f745, %f746, %f747, %f748}, [%rd5+68];
	fma.rn.ftz.f32 	%f752, %f1027, %f739, %f746;
	fma.rn.ftz.f32 	%f753, %f1027, %f738, %f745;
	st.local.v2.f32 	[%rd5+68], {%f753, %f752};
	fma.rn.ftz.f32 	%f754, %f1027, %f740, %f747;
	st.local.f32 	[%rd5+76], %f754;
	setp.lt.u32 	%p66, %r843, %r6;
	@%p66 bra 	$L__BB0_80;

	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd24];
	add.ftz.f32 	%f762, %f689, %f756;
	add.ftz.f32 	%f763, %f688, %f755;
	st.local.v2.f32 	[%rd24], {%f763, %f762};
	add.ftz.f32 	%f764, %f182, %f757;
	st.local.f32 	[%rd5+-20], %f764;

$L__BB0_80:
	ld.local.v4.f32 	{%f765, %f766, %f767, %f768}, [%rd5+36];
	add.ftz.f32 	%f772, %f765, 0f38D1B717;
	add.ftz.f32 	%f773, %f766, 0f38D1B717;
	add.ftz.f32 	%f774, %f767, 0f38D1B717;
	neg.ftz.f32 	%f775, %f1027;
	div.approx.ftz.f32 	%f776, %f775, %f772;
	div.approx.ftz.f32 	%f777, %f775, %f773;
	div.approx.ftz.f32 	%f778, %f775, %f774;
	mul.ftz.f32 	%f779, %f776, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f210, %f779;
	mul.ftz.f32 	%f780, %f777, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f211, %f780;
	mul.ftz.f32 	%f781, %f778, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f212, %f781;
	mul.ftz.f32 	%f1028, %f1028, %f210;
	mul.ftz.f32 	%f1029, %f1029, %f211;
	mul.ftz.f32 	%f1030, %f1030, %f212;
	and.b32  	%r814, %r165, 16777216;
	setp.eq.s32 	%p67, %r814, 0;
	@%p67 bra 	$L__BB0_83;

	ld.local.v4.f32 	{%f782, %f783, %f784, %f785}, [%rd5+-12];
	mul.ftz.f32 	%f789, %f211, %f783;
	mul.ftz.f32 	%f790, %f210, %f782;
	st.local.v2.f32 	[%rd5+-12], {%f790, %f789};
	mul.ftz.f32 	%f791, %f212, %f784;
	st.local.f32 	[%rd5+-4], %f791;
	@%p65 bra 	$L__BB0_83;

	and.b32  	%r868, %r165, -822083585;
	st.local.u32 	[%rd5+-16], %r868;

$L__BB0_83:
	ld.local.v4.f32 	{%f792, %f793, %f794, %f795}, [%rd24];
	fma.rn.ftz.f32 	%f1014, %f1028, %f792, %f1014;
	fma.rn.ftz.f32 	%f1015, %f1029, %f793, %f1015;
	fma.rn.ftz.f32 	%f1016, %f1030, %f794, %f1016;
	ld.local.f32 	%f799, [%rd5+32];
	setp.le.ftz.f32 	%p69, %f799, 0f00000000;
	setp.lt.s32 	%p70, %r868, 0;
	or.pred  	%p71, %p70, %p69;
	@%p71 bra 	$L__BB0_94;

	ld.local.v4.f32 	{%f800, %f801, %f802, %f803}, [%rd5+20];
	setp.eq.ftz.f32 	%p72, %f800, 0f00000000;
	setp.eq.ftz.f32 	%p73, %f801, 0f00000000;
	setp.eq.ftz.f32 	%p74, %f802, 0f00000000;
	and.pred  	%p75, %p72, %p73;
	and.pred  	%p76, %p74, %p75;
	@%p76 bra 	$L__BB0_94;

	add.s32 	%r844, %r812, 1;
	mul.ftz.f32 	%f1028, %f1028, %f800;
	mul.ftz.f32 	%f1029, %f1029, %f801;
	mul.ftz.f32 	%f1030, %f1030, %f802;
	setp.ge.u32 	%p77, %r122, %r844;
	@%p77 bra 	$L__BB0_88;

	max.ftz.f32 	%f804, %f1028, %f1029;
	max.ftz.f32 	%f228, %f804, %f1030;
	ld.local.u32 	%r815, [%rd5];
	mad.lo.s32 	%r816, %r815, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r816;
	and.b32  	%r817, %r816, 16777215;
	cvt.rn.f32.u32 	%f805, %r817;
	mov.f32 	%f806, 0f4B800000;
	div.approx.ftz.f32 	%f807, %f805, %f806;
	setp.lt.ftz.f32 	%p78, %f228, %f807;
	@%p78 bra 	$L__BB0_94;

	rcp.approx.ftz.f32 	%f808, %f228;
	mul.ftz.f32 	%f1028, %f1028, %f808;
	mul.ftz.f32 	%f1029, %f1029, %f808;
	mul.ftz.f32 	%f1030, %f1030, %f808;

$L__BB0_88:
	and.b32  	%r818, %r868, 288;
	setp.ne.s32 	%p79, %r818, 256;
	@%p79 bra 	$L__BB0_92;

	and.b32  	%r819, %r868, 16;
	setp.eq.s32 	%p80, %r819, 0;
	@%p80 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_90;

$L__BB0_91:
	add.s32 	%r829, %r875, -1;
	max.s32 	%r875, %r829, -1;
	bra.uni 	$L__BB0_92;

$L__BB0_90:
	add.s32 	%r820, %r875, 1;
	min.s32 	%r875, %r820, 3;
	mul.wide.s32 	%rd70, %r875, 16;
	add.s64 	%rd71, %rd1, %rd70;
	ld.local.v4.u32 	{%r821, %r822, %r823, %r824}, [%rd5+116];
	st.local.v4.u32 	[%rd71], {%r821, %r822, %r823, %r824};
	ld.local.v4.f32 	{%f809, %f810, %f811, %f812}, [%rd5+52];
	add.s64 	%rd72, %rd2, %rd70;
	st.local.v4.f32 	[%rd72], {%f809, %f810, %f811, %f812};
	ld.local.f32 	%f817, [%rd5+48];
	mul.wide.s32 	%rd73, %r875, 4;
	add.s64 	%rd74, %rd3, %rd73;
	st.local.f32 	[%rd74], %f817;

$L__BB0_92:
	add.s32 	%r845, %r812, 1;
	setp.ge.u32 	%p81, %r845, %r6;
	@%p81 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_93;

$L__BB0_94:
	ld.local.f32 	%f1040, [%rd5+96];
	setp.eq.ftz.f32 	%p82, %f1009, %f1010;
	@%p82 bra 	$L__BB0_96;

	mul.ftz.f32 	%f1040, %f1040, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1040;

$L__BB0_96:
	add.ftz.f32 	%f822, %f1009, %f1010;
	add.ftz.f32 	%f823, %f822, %f1040;
	rcp.approx.ftz.f32 	%f824, %f823;
	mul.ftz.f32 	%f825, %f983, %f1010;
	fma.rn.ftz.f32 	%f826, %f977, %f1009, %f825;
	mul.ftz.f32 	%f827, %f984, %f1010;
	fma.rn.ftz.f32 	%f828, %f978, %f1009, %f827;
	mul.ftz.f32 	%f829, %f985, %f1010;
	fma.rn.ftz.f32 	%f830, %f979, %f1009, %f829;
	fma.rn.ftz.f32 	%f831, %f1014, %f1040, %f826;
	fma.rn.ftz.f32 	%f832, %f1015, %f1040, %f828;
	fma.rn.ftz.f32 	%f833, %f1016, %f1040, %f830;
	mul.ftz.f32 	%f977, %f824, %f831;
	mul.ftz.f32 	%f978, %f824, %f832;
	mul.ftz.f32 	%f979, %f824, %f833;
	mul.ftz.f32 	%f834, %f670, %f1010;
	fma.rn.ftz.f32 	%f835, %f1044, %f1009, %f834;
	mul.ftz.f32 	%f836, %f671, %f1010;
	fma.rn.ftz.f32 	%f837, %f1045, %f1009, %f836;
	mul.ftz.f32 	%f838, %f672, %f1010;
	fma.rn.ftz.f32 	%f839, %f1046, %f1009, %f838;
	ld.local.v4.f32 	{%f840, %f841, %f842, %f843}, [%rd5+-12];
	fma.rn.ftz.f32 	%f847, %f1040, %f840, %f835;
	fma.rn.ftz.f32 	%f848, %f1040, %f841, %f837;
	fma.rn.ftz.f32 	%f849, %f1040, %f842, %f839;
	mul.ftz.f32 	%f1044, %f824, %f847;
	mul.ftz.f32 	%f1045, %f824, %f848;
	mul.ftz.f32 	%f1046, %f824, %f849;
	mul.ftz.f32 	%f850, %f674, %f1010;
	fma.rn.ftz.f32 	%f851, %f1041, %f1009, %f850;
	mul.ftz.f32 	%f852, %f675, %f1010;
	fma.rn.ftz.f32 	%f853, %f1042, %f1009, %f852;
	mul.ftz.f32 	%f854, %f676, %f1010;
	fma.rn.ftz.f32 	%f855, %f1043, %f1009, %f854;
	ld.local.v4.f32 	{%f856, %f857, %f858, %f859}, [%rd5+4];
	fma.rn.ftz.f32 	%f863, %f1040, %f856, %f851;
	fma.rn.ftz.f32 	%f864, %f1040, %f857, %f853;
	fma.rn.ftz.f32 	%f865, %f1040, %f858, %f855;
	mul.ftz.f32 	%f1041, %f824, %f863;
	mul.ftz.f32 	%f1042, %f824, %f864;
	mul.ftz.f32 	%f1043, %f824, %f865;
	mul.ftz.f32 	%f1024, %f1024, 0f3EAAAAAB;
	mul.ftz.f32 	%f1025, %f1025, 0f3EAAAAAB;
	mul.ftz.f32 	%f1026, %f1026, 0f3EAAAAAB;

$L__BB0_97:
	mul.ftz.f32 	%f870, %f1042, %f1042;
	fma.rn.ftz.f32 	%f871, %f1041, %f1041, %f870;
	fma.rn.ftz.f32 	%f872, %f1043, %f1043, %f871;
	rsqrt.approx.ftz.f32 	%f873, %f872;
	mul.ftz.f32 	%f272, %f1041, %f873;
	mul.ftz.f32 	%f273, %f1042, %f873;
	mul.ftz.f32 	%f274, %f1043, %f873;
	ld.const.u32 	%r177, [params];
	setp.eq.s32 	%p83, %r177, 0;
	mov.f32 	%f1053, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1054, %f1053;
	mov.f32 	%f1055, %f1053;
	mov.f32 	%f1056, %f1053;
	@%p83 bra 	$L__BB0_99;

	cvt.u64.u32 	%rd103, %r178;
	cvta.to.global.u64 	%rd75, %rd13;
	shl.b64 	%rd76, %rd103, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.v4.f32 	{%f1053, %f1054, %f1055, %f1056}, [%rd77];

$L__BB0_99:
	cvt.u64.u32 	%rd104, %r178;
	abs.ftz.f32 	%f878, %f977;
	abs.ftz.f32 	%f879, %f978;
	abs.ftz.f32 	%f880, %f979;
	setp.eq.ftz.f32 	%p84, %f880, 0f7F800000;
	setp.eq.ftz.f32 	%p85, %f879, 0f7F800000;
	setp.eq.ftz.f32 	%p86, %f878, 0f7F800000;
	setp.gtu.ftz.f32 	%p87, %f880, 0f7F800000;
	setp.gtu.ftz.f32 	%p88, %f879, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f878, 0f7F800000;
	or.pred  	%p90, %p89, %p88;
	or.pred  	%p91, %p90, %p87;
	or.pred  	%p92, %p91, %p86;
	or.pred  	%p93, %p92, %p85;
	or.pred  	%p94, %p93, %p84;
	cvta.to.global.u64 	%rd78, %rd13;
	shl.b64 	%rd79, %rd104, 4;
	add.s64 	%rd80, %rd78, %rd79;
	selp.f32 	%f881, 0f00000000, %f977, %p94;
	selp.f32 	%f882, 0f00000000, %f978, %p94;
	selp.f32 	%f883, 0f00000000, %f979, %p94;
	selp.f32 	%f884, 0f00000000, 0f3F800000, %p94;
	add.ftz.f32 	%f885, %f884, %f1056;
	add.ftz.f32 	%f886, %f883, %f1055;
	add.ftz.f32 	%f887, %f882, %f1054;
	add.ftz.f32 	%f888, %f881, %f1053;
	st.global.v4.f32 	[%rd80], {%f888, %f887, %f886, %f885};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p95, %rd14, 0;
	@%p95 bra 	$L__BB0_103;

	mov.f32 	%f1057, 0f00000000;
	mov.f32 	%f1058, %f1057;
	mov.f32 	%f1059, %f1057;
	mov.f32 	%f1060, %f1057;
	@%p83 bra 	$L__BB0_102;

	cvta.to.global.u64 	%rd81, %rd14;
	add.s64 	%rd83, %rd81, %rd79;
	ld.global.v4.f32 	{%f1057, %f1058, %f1059, %f896}, [%rd83];
	add.ftz.f32 	%f1060, %f896, 0f00000000;

$L__BB0_102:
	abs.ftz.f32 	%f898, %f1044;
	abs.ftz.f32 	%f899, %f1045;
	abs.ftz.f32 	%f900, %f1046;
	setp.eq.ftz.f32 	%p97, %f900, 0f7F800000;
	setp.eq.ftz.f32 	%p98, %f899, 0f7F800000;
	setp.eq.ftz.f32 	%p99, %f898, 0f7F800000;
	setp.gtu.ftz.f32 	%p100, %f900, 0f7F800000;
	setp.gtu.ftz.f32 	%p101, %f899, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f898, 0f7F800000;
	or.pred  	%p103, %p102, %p101;
	or.pred  	%p104, %p103, %p100;
	or.pred  	%p105, %p104, %p99;
	or.pred  	%p106, %p105, %p98;
	or.pred  	%p107, %p106, %p97;
	cvta.to.global.u64 	%rd84, %rd14;
	add.s64 	%rd86, %rd84, %rd79;
	selp.f32 	%f901, 0f00000000, %f1044, %p107;
	selp.f32 	%f902, 0f00000000, %f1045, %p107;
	selp.f32 	%f903, 0f00000000, %f1046, %p107;
	add.ftz.f32 	%f904, %f903, %f1059;
	add.ftz.f32 	%f905, %f902, %f1058;
	add.ftz.f32 	%f906, %f901, %f1057;
	st.global.v4.f32 	[%rd86], {%f906, %f905, %f904, %f1060};

$L__BB0_103:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p108, %rd15, 0;
	@%p108 bra 	$L__BB0_107;

	mov.f32 	%f1061, 0f00000000;
	mov.f32 	%f1062, %f1061;
	mov.f32 	%f1063, %f1061;
	mov.f32 	%f1064, %f1061;
	@%p83 bra 	$L__BB0_106;

	cvta.to.global.u64 	%rd87, %rd15;
	add.s64 	%rd89, %rd87, %rd79;
	ld.global.v4.f32 	{%f1061, %f1062, %f1063, %f914}, [%rd89];
	add.ftz.f32 	%f1064, %f914, 0f00000000;

$L__BB0_106:
	abs.ftz.f32 	%f916, %f272;
	abs.ftz.f32 	%f917, %f273;
	abs.ftz.f32 	%f918, %f274;
	setp.eq.ftz.f32 	%p110, %f918, 0f7F800000;
	setp.eq.ftz.f32 	%p111, %f917, 0f7F800000;
	setp.eq.ftz.f32 	%p112, %f916, 0f7F800000;
	setp.gtu.ftz.f32 	%p113, %f918, 0f7F800000;
	setp.gtu.ftz.f32 	%p114, %f917, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f916, 0f7F800000;
	or.pred  	%p116, %p115, %p114;
	or.pred  	%p117, %p116, %p113;
	or.pred  	%p118, %p117, %p112;
	or.pred  	%p119, %p118, %p111;
	or.pred  	%p120, %p119, %p110;
	cvta.to.global.u64 	%rd90, %rd15;
	add.s64 	%rd92, %rd90, %rd79;
	selp.f32 	%f919, 0f00000000, %f272, %p120;
	selp.f32 	%f920, 0f00000000, %f273, %p120;
	selp.f32 	%f921, 0f00000000, %f274, %p120;
	add.ftz.f32 	%f922, %f921, %f1063;
	add.ftz.f32 	%f923, %f920, %f1062;
	add.ftz.f32 	%f924, %f919, %f1061;
	st.global.v4.f32 	[%rd92], {%f924, %f923, %f922, %f1064};

$L__BB0_107:
	ld.const.u32 	%r830, [params+4];
	setp.eq.s32 	%p121, %r830, 0;
	@%p121 bra 	$L__BB0_109;

	ld.const.f32 	%f940, [params+184];
	ld.const.f32 	%f939, [params+88];
	not.b32 	%r831, %r184;
	add.s32 	%r832, %r182, %r831;
	mad.lo.s32 	%r833, %r832, %r181, %r183;
	sub.ftz.f32 	%f925, %f1024, %f361;
	sub.ftz.f32 	%f926, %f1025, %f362;
	mul.ftz.f32 	%f927, %f926, %f926;
	fma.rn.ftz.f32 	%f928, %f925, %f925, %f927;
	sub.ftz.f32 	%f929, %f1026, %f939;
	fma.rn.ftz.f32 	%f930, %f929, %f929, %f928;
	sqrt.approx.ftz.f32 	%f931, %f930;
	mul.ftz.f32 	%f932, %f15, %f344;
	neg.ftz.f32 	%f933, %f932;
	mul.ftz.f32 	%f934, %f14, %f343;
	sub.ftz.f32 	%f935, %f933, %f934;
	mul.ftz.f32 	%f936, %f16, %f940;
	sub.ftz.f32 	%f937, %f935, %f936;
	ld.const.u64 	%rd93, [params+48];
	cvta.to.global.u64 	%rd94, %rd93;
	mul.wide.u32 	%rd95, %r833, 16;
	add.s64 	%rd96, %rd94, %rd95;
	mul.ftz.f32 	%f938, %f931, %f937;
	st.global.v4.f32 	[%rd96], {%f1024, %f1025, %f1026, %f938};
	ld.const.u64 	%rd97, [params+56];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r833, 8;
	add.s64 	%rd100, %rd98, %rd99;
	st.global.v2.u32 	[%rd100], {%r872, %r873};

$L__BB0_109:
	ret;

}

