

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Mar 26 22:03:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        LABA2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       13|       14|  0.130 us|  0.140 us|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      237|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       82|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      188|    -|
|Register             |        -|     -|      243|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      243|      539|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mux_32_8_1_1_U1      |mux_32_8_1_1      |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U2      |mux_32_8_1_1      |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U3      |mux_32_8_1_1      |        0|   0|  0|  14|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  82|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U6  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U5   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_286_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln63_fu_532_p2                |         +|   0|  0|   9|           2|           1|
    |j_fu_514_p2                       |         +|   0|  0|   9|           2|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |cmp8_fu_520_p2                    |      icmp|   0|  0|   8|           2|           1|
    |cmp8_mid1_fu_266_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln63_fu_538_p2               |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln65_fu_526_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln70_fu_280_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln77_fu_343_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |a_row_10_fu_584_p3                |    select|   0|  0|   8|           1|           8|
    |a_row_11_fu_577_p3                |    select|   0|  0|   8|           1|           8|
    |a_row_9_fu_591_p3                 |    select|   0|  0|   8|           1|           8|
    |b_copy_0_2_5_fu_437_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_0_2_6_fu_445_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_453_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_0_2_9_fu_461_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_0_2_fu_429_p3              |    select|   0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_397_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_1_2_6_fu_405_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_413_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_1_2_9_fu_421_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_1_2_fu_389_p3              |    select|   0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_357_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_2_2_6_fu_365_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_373_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_2_2_9_fu_381_p3            |    select|   0|  0|   8|           1|           8|
    |b_copy_2_2_fu_349_p3              |    select|   0|  0|   8|           1|           8|
    |i_fu_253_p3                       |    select|   0|  0|   2|           1|           2|
    |select_ln63_2_fu_272_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln63_fu_245_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 237|          47|         167|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |add_ln6319_reg_161                        |   9|          2|    2|          4|
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                   |   9|          2|    1|          2|
    |ap_phi_mux_add_ln6319_phi_fu_165_p6       |  14|          3|    2|          6|
    |ap_phi_mux_cmp817_phi_fu_193_p6           |  14|          3|    1|          3|
    |ap_phi_mux_i3_phi_fu_221_p6               |  14|          3|    2|          6|
    |ap_phi_mux_icmp_ln6518_phi_fu_179_p6      |  14|          3|    1|          3|
    |ap_phi_mux_indvar_flatten2_phi_fu_235_p6  |  14|          3|    4|         12|
    |ap_phi_mux_j13_phi_fu_207_p6              |  14|          3|    2|          6|
    |b_blk_n                                   |   9|          2|    1|          2|
    |cmp817_reg_189                            |   9|          2|    1|          2|
    |i3_reg_217                                |   9|          2|    2|          4|
    |icmp_ln6518_reg_175                       |   9|          2|    1|          2|
    |indvar_flatten2_reg_231                   |   9|          2|    4|          8|
    |j13_reg_203                               |   9|          2|    2|          4|
    |res_blk_n                                 |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 188|         41|   29|         71|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_row_10_reg_855               |   8|   0|    8|          0|
    |a_row_1_fu_76                  |   8|   0|    8|          0|
    |a_row_2_fu_80                  |   8|   0|    8|          0|
    |a_row_9_reg_860                |   8|   0|    8|          0|
    |a_row_9_reg_860_pp0_iter2_reg  |   8|   0|    8|          0|
    |a_row_fu_72                    |   8|   0|    8|          0|
    |add_ln6319_reg_161             |   2|   0|    2|          0|
    |add_ln63_1_reg_826             |   4|   0|    4|          0|
    |add_ln63_reg_846               |   2|   0|    2|          0|
    |ap_CS_fsm                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |b_copy_0_2_1_fu_108            |   8|   0|    8|          0|
    |b_copy_0_2_2_fu_112            |   8|   0|    8|          0|
    |b_copy_0_2_3_fu_116            |   8|   0|    8|          0|
    |b_copy_1_2_1_fu_96             |   8|   0|    8|          0|
    |b_copy_1_2_2_fu_100            |   8|   0|    8|          0|
    |b_copy_1_2_3_fu_104            |   8|   0|    8|          0|
    |b_copy_2_2_1_fu_84             |   8|   0|    8|          0|
    |b_copy_2_2_2_fu_88             |   8|   0|    8|          0|
    |b_copy_2_2_3_fu_92             |   8|   0|    8|          0|
    |cmp817_reg_189                 |   1|   0|    1|          0|
    |cmp8_reg_836                   |   1|   0|    1|          0|
    |i3_reg_217                     |   2|   0|    2|          0|
    |i_reg_806                      |   2|   0|    2|          0|
    |icmp_ln63_reg_851              |   1|   0|    1|          0|
    |icmp_ln6518_reg_175            |   1|   0|    1|          0|
    |icmp_ln65_reg_841              |   1|   0|    1|          0|
    |icmp_ln70_reg_814              |   1|   0|    1|          0|
    |indvar_flatten2_reg_231        |   4|   0|    4|          0|
    |j13_reg_203                    |   2|   0|    2|          0|
    |j_reg_831                      |   2|   0|    2|          0|
    |select_ln63_reg_799            |   2|   0|    2|          0|
    |tmp_1_reg_865                  |   8|   0|    8|          0|
    |tmp_1_reg_865_pp0_iter2_reg    |   8|   0|    8|          0|
    |tmp_2_reg_870                  |   8|   0|    8|          0|
    |icmp_ln63_reg_851              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 243|  32|  180|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|b_dout             |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n          |   in|    1|     ap_fifo|             b|       pointer|
|b_read             |  out|    1|     ap_fifo|             b|       pointer|
|res_din            |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n         |   in|    1|     ap_fifo|           res|       pointer|
|res_write          |  out|    1|     ap_fifo|           res|       pointer|
|a_address0         |  out|    2|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|   24|   ap_memory|             a|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_row = alloca i32 1"   --->   Operation 8 'alloca' 'a_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_row_1 = alloca i32 1"   --->   Operation 9 'alloca' 'a_row_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_row_2 = alloca i32 1"   --->   Operation 10 'alloca' 'a_row_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_copy_2_2_1 = alloca i32 1"   --->   Operation 11 'alloca' 'b_copy_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_copy_2_2_2 = alloca i32 1"   --->   Operation 12 'alloca' 'b_copy_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_copy_2_2_3 = alloca i32 1"   --->   Operation 13 'alloca' 'b_copy_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_copy_1_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'b_copy_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_copy_1_2_2 = alloca i32 1"   --->   Operation 15 'alloca' 'b_copy_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_copy_1_2_3 = alloca i32 1"   --->   Operation 16 'alloca' 'b_copy_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_copy_0_2_1 = alloca i32 1"   --->   Operation 17 'alloca' 'b_copy_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_copy_0_2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'b_copy_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_copy_0_2_3 = alloca i32 1"   --->   Operation 19 'alloca' 'b_copy_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %._crit_edge..split7_crit_edge, i1 1, void"   --->   Operation 24 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln6319 = phi i2 1, void, i2 %add_ln63, void %._crit_edge..split7_crit_edge, i2 1, void" [matrixmul.cpp:63]   --->   Operation 25 'phi' 'add_ln6319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln6518 = phi i1 0, void, i1 %icmp_ln65, void %._crit_edge..split7_crit_edge, i1 0, void" [matrixmul.cpp:65]   --->   Operation 26 'phi' 'icmp_ln6518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cmp817 = phi i1 1, void, i1 %cmp8, void %._crit_edge..split7_crit_edge, i1 1, void" [matrixmul.cpp:63]   --->   Operation 27 'phi' 'cmp817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j13 = phi i2 0, void, i2 %j, void %._crit_edge..split7_crit_edge, i2 0, void"   --->   Operation 28 'phi' 'j13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i3 = phi i2 0, void, i2 %i, void %._crit_edge..split7_crit_edge, i2 0, void"   --->   Operation 29 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i4 0, void, i4 %add_ln63_1, void %._crit_edge..split7_crit_edge, i4 0, void" [matrixmul.cpp:63]   --->   Operation 30 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split7, void %rewind_init"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 32 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split7"   --->   Operation 36 'br' 'br_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln63 = select i1 %icmp_ln6518, i2 0, i2 %j13" [matrixmul.cpp:63]   --->   Operation 37 'select' 'select_ln63' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.34ns)   --->   "%i = select i1 %icmp_ln6518, i2 %add_ln6319, i2 %i3" [matrixmul.cpp:63]   --->   Operation 38 'select' 'i' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %i" [matrixmul.cpp:63]   --->   Operation 39 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%cmp8_mid1 = icmp_eq  i2 %add_ln6319, i2 0" [matrixmul.cpp:63]   --->   Operation 40 'icmp' 'cmp8_mid1' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.34ns)   --->   "%select_ln63_2 = select i1 %icmp_ln6518, i1 %cmp8_mid1, i1 %cmp817" [matrixmul.cpp:63]   --->   Operation 41 'select' 'select_ln63_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%icmp_ln70 = icmp_eq  i2 %select_ln63, i2 0" [matrixmul.cpp:70]   --->   Operation 42 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 %zext_ln63" [matrixmul.cpp:72]   --->   Operation 43 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [matrixmul.cpp:72]   --->   Operation 44 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln63_1 = add i4 %indvar_flatten2, i4 1" [matrixmul.cpp:63]   --->   Operation 45 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %select_ln63_2, void %._crit_edge, void %_ifconv" [matrixmul.cpp:75]   --->   Operation 46 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load = load i8 %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 47 'load' 'b_copy_2_2_1_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load = load i8 %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 48 'load' 'b_copy_2_2_2_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load = load i8 %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 49 'load' 'b_copy_2_2_3_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load = load i8 %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 50 'load' 'b_copy_1_2_1_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load = load i8 %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 51 'load' 'b_copy_1_2_2_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load = load i8 %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 52 'load' 'b_copy_1_2_3_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load = load i8 %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 53 'load' 'b_copy_0_2_1_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load = load i8 %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 54 'load' 'b_copy_0_2_2_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load = load i8 %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 55 'load' 'b_copy_0_2_3_load' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.72ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [matrixmul.cpp:77]   --->   Operation 56 'read' 'b_read' <Predicate = (select_ln63_2)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = -1> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_copy_0_2_10 = trunc i24 %b_read" [matrixmul.cpp:77]   --->   Operation 57 'trunc' 'b_copy_0_2_10' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_copy_1_2_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [matrixmul.cpp:77]   --->   Operation 58 'partselect' 'b_copy_1_2_10' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%b_copy_2_2_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [matrixmul.cpp:77]   --->   Operation 59 'partselect' 'b_copy_2_2_10' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.39ns)   --->   "%icmp_ln77 = icmp_eq  i2 %select_ln63, i2 1" [matrixmul.cpp:77]   --->   Operation 60 'icmp' 'icmp_ln77' <Predicate = (select_ln63_2)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_5)   --->   "%b_copy_2_2 = select i1 %icmp_ln77, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2_10" [matrixmul.cpp:77]   --->   Operation 61 'select' 'b_copy_2_2' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_2_2_5 = select i1 %icmp_ln70, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2" [matrixmul.cpp:77]   --->   Operation 62 'select' 'b_copy_2_2_5' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_7)   --->   "%b_copy_2_2_6 = select i1 %icmp_ln77, i8 %b_copy_2_2_10, i8 %b_copy_2_2_2_load" [matrixmul.cpp:77]   --->   Operation 63 'select' 'b_copy_2_2_6' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_2_2_7 = select i1 %icmp_ln70, i8 %b_copy_2_2_2_load, i8 %b_copy_2_2_6" [matrixmul.cpp:77]   --->   Operation 64 'select' 'b_copy_2_2_7' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.40ns)   --->   "%b_copy_2_2_9 = select i1 %icmp_ln70, i8 %b_copy_2_2_10, i8 %b_copy_2_2_3_load" [matrixmul.cpp:77]   --->   Operation 65 'select' 'b_copy_2_2_9' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_5)   --->   "%b_copy_1_2 = select i1 %icmp_ln77, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2_10" [matrixmul.cpp:77]   --->   Operation 66 'select' 'b_copy_1_2' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_1_2_5 = select i1 %icmp_ln70, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2" [matrixmul.cpp:77]   --->   Operation 67 'select' 'b_copy_1_2_5' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_7)   --->   "%b_copy_1_2_6 = select i1 %icmp_ln77, i8 %b_copy_1_2_10, i8 %b_copy_1_2_2_load" [matrixmul.cpp:77]   --->   Operation 68 'select' 'b_copy_1_2_6' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_1_2_7 = select i1 %icmp_ln70, i8 %b_copy_1_2_2_load, i8 %b_copy_1_2_6" [matrixmul.cpp:77]   --->   Operation 69 'select' 'b_copy_1_2_7' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.40ns)   --->   "%b_copy_1_2_9 = select i1 %icmp_ln70, i8 %b_copy_1_2_10, i8 %b_copy_1_2_3_load" [matrixmul.cpp:77]   --->   Operation 70 'select' 'b_copy_1_2_9' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_5)   --->   "%b_copy_0_2 = select i1 %icmp_ln77, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2_10" [matrixmul.cpp:77]   --->   Operation 71 'select' 'b_copy_0_2' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_0_2_5 = select i1 %icmp_ln70, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2" [matrixmul.cpp:77]   --->   Operation 72 'select' 'b_copy_0_2_5' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_7)   --->   "%b_copy_0_2_6 = select i1 %icmp_ln77, i8 %b_copy_0_2_10, i8 %b_copy_0_2_2_load" [matrixmul.cpp:77]   --->   Operation 73 'select' 'b_copy_0_2_6' <Predicate = (select_ln63_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_0_2_7 = select i1 %icmp_ln70, i8 %b_copy_0_2_2_load, i8 %b_copy_0_2_6" [matrixmul.cpp:77]   --->   Operation 74 'select' 'b_copy_0_2_7' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.40ns)   --->   "%b_copy_0_2_9 = select i1 %icmp_ln70, i8 %b_copy_0_2_10, i8 %b_copy_0_2_3_load" [matrixmul.cpp:77]   --->   Operation 75 'select' 'b_copy_0_2_9' <Predicate = (select_ln63_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_0_2_9, i8 %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 76 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_0_2_7, i8 %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 77 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_0_2_5, i8 %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 78 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_1_2_9, i8 %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 79 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_1_2_7, i8 %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 80 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_1_2_5, i8 %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 81 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_2_2_9, i8 %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 82 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_2_2_7, i8 %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 83 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln77 = store i8 %b_copy_2_2_5, i8 %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 84 'store' 'store_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln77 = br void %._crit_edge" [matrixmul.cpp:77]   --->   Operation 85 'br' 'br_ln77' <Predicate = (select_ln63_2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.62ns)   --->   "%j = add i2 %select_ln63, i2 1" [matrixmul.cpp:65]   --->   Operation 86 'add' 'j' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.39ns)   --->   "%cmp8 = icmp_eq  i2 %i, i2 0" [matrixmul.cpp:63]   --->   Operation 87 'icmp' 'cmp8' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.39ns)   --->   "%icmp_ln65 = icmp_eq  i2 %j, i2 3" [matrixmul.cpp:65]   --->   Operation 88 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.62ns)   --->   "%add_ln63 = add i2 %i, i2 1" [matrixmul.cpp:63]   --->   Operation 89 'add' 'add_ln63' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.72ns)   --->   "%icmp_ln63 = icmp_eq  i4 %indvar_flatten2, i4 8" [matrixmul.cpp:63]   --->   Operation 90 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %._crit_edge..split7_crit_edge, void" [matrixmul.cpp:63]   --->   Operation 91 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln85 = br void %rewind_header" [matrixmul.cpp:85]   --->   Operation 93 'br' 'br_ln85' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_row_load = load i8 %a_row" [matrixmul.cpp:70]   --->   Operation 94 'load' 'a_row_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%a_row_1_load = load i8 %a_row_1" [matrixmul.cpp:70]   --->   Operation 95 'load' 'a_row_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%a_row_2_load = load i8 %a_row_2" [matrixmul.cpp:70]   --->   Operation 96 'load' 'a_row_2_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrixmul.cpp:58]   --->   Operation 99 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrixmul.cpp:58]   --->   Operation 100 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [matrixmul.cpp:72]   --->   Operation 101 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%a_row_8 = trunc i24 %a_load" [matrixmul.cpp:72]   --->   Operation 102 'trunc' 'a_row_8' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%a_row_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [matrixmul.cpp:72]   --->   Operation 103 'partselect' 'a_row_4' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%a_row_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [matrixmul.cpp:72]   --->   Operation 104 'partselect' 'a_row_5' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.40ns)   --->   "%a_row_11 = select i1 %icmp_ln70, i8 %a_row_5, i8 %a_row_load" [matrixmul.cpp:70]   --->   Operation 105 'select' 'a_row_11' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.40ns)   --->   "%a_row_10 = select i1 %icmp_ln70, i8 %a_row_4, i8 %a_row_1_load" [matrixmul.cpp:70]   --->   Operation 106 'select' 'a_row_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.40ns)   --->   "%a_row_9 = select i1 %icmp_ln70, i8 %a_row_8, i8 %a_row_2_load" [matrixmul.cpp:70]   --->   Operation 107 'select' 'a_row_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load_1 = load i8 %b_copy_2_2_1"   --->   Operation 108 'load' 'b_copy_2_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load_1 = load i8 %b_copy_2_2_2"   --->   Operation 109 'load' 'b_copy_2_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%b_copy_2_2_11 = load i8 %b_copy_2_2_3"   --->   Operation 110 'load' 'b_copy_2_2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load_1 = load i8 %b_copy_1_2_1"   --->   Operation 111 'load' 'b_copy_1_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load_1 = load i8 %b_copy_1_2_2"   --->   Operation 112 'load' 'b_copy_1_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%b_copy_1_2_11 = load i8 %b_copy_1_2_3"   --->   Operation 113 'load' 'b_copy_1_2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load_1 = load i8 %b_copy_0_2_1"   --->   Operation 114 'load' 'b_copy_0_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load_1 = load i8 %b_copy_0_2_2"   --->   Operation 115 'load' 'b_copy_0_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%b_copy_0_2_11 = load i8 %b_copy_0_2_3"   --->   Operation 116 'load' 'b_copy_0_2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.50ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %b_copy_0_2_11, i8 %b_copy_0_2_2_load_1, i8 %b_copy_0_2_1_load_1, i2 %select_ln63" [matrixmul.cpp:80]   --->   Operation 117 'mux' 'tmp_1' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.50ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %b_copy_1_2_11, i8 %b_copy_1_2_2_load_1, i8 %b_copy_1_2_1_load_1, i2 %select_ln63" [matrixmul.cpp:80]   --->   Operation 118 'mux' 'tmp_2' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_11" [matrixmul.cpp:82]   --->   Operation 119 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.50ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %b_copy_2_2_11, i8 %b_copy_2_2_2_load_1, i8 %b_copy_2_2_1_load_1, i2 %select_ln63" [matrixmul.cpp:80]   --->   Operation 120 'mux' 'tmp_3' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %tmp_3" [matrixmul.cpp:82]   --->   Operation 121 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [3/3] (1.08ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 122 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln70 = store i8 %a_row_9, i8 %a_row_2" [matrixmul.cpp:70]   --->   Operation 123 'store' 'store_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln70 = store i8 %a_row_10, i8 %a_row_1" [matrixmul.cpp:70]   --->   Operation 124 'store' 'store_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln70 = store i8 %a_row_11, i8 %a_row" [matrixmul.cpp:70]   --->   Operation 125 'store' 'store_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_10" [matrixmul.cpp:82]   --->   Operation 126 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %tmp_2" [matrixmul.cpp:82]   --->   Operation 127 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [3/3] (1.08ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 128 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [2/3] (1.08ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 129 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.52>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_9" [matrixmul.cpp:82]   --->   Operation 130 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %tmp_1" [matrixmul.cpp:82]   --->   Operation 131 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.69ns)   --->   "%mul_ln82 = mul i16 %sext_ln82_1, i16 %sext_ln82" [matrixmul.cpp:82]   --->   Operation 132 'mul' 'mul_ln82' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [2/3] (1.08ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 133 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 134 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 135 'add' 'add_ln82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 136 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 137 'add' 'add_ln82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [matrixmul.cpp:82]   --->   Operation 138 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 139 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [matrixmul.cpp:82]   --->   Operation 139 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (1.72ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln82_1" [matrixmul.cpp:82]   --->   Operation 140 'write' 'write_ln82' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%return_ln85 = return void @_ssdm_op_Return" [matrixmul.cpp:85]   --->   Operation 141 'return' 'return_ln85' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row               (alloca           ) [ 00111111]
a_row_1             (alloca           ) [ 00111111]
a_row_2             (alloca           ) [ 00111111]
b_copy_2_2_1        (alloca           ) [ 00111111]
b_copy_2_2_2        (alloca           ) [ 00111111]
b_copy_2_2_3        (alloca           ) [ 00111111]
b_copy_1_2_1        (alloca           ) [ 00111111]
b_copy_1_2_2        (alloca           ) [ 00111111]
b_copy_1_2_3        (alloca           ) [ 00111111]
b_copy_0_2_1        (alloca           ) [ 00111111]
b_copy_0_2_2        (alloca           ) [ 00111111]
b_copy_0_2_3        (alloca           ) [ 00111111]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
br_ln0              (br               ) [ 01111111]
do_init             (phi              ) [ 00111111]
add_ln6319          (phi              ) [ 00111111]
icmp_ln6518         (phi              ) [ 00111111]
cmp817              (phi              ) [ 00111111]
j13                 (phi              ) [ 00111111]
i3                  (phi              ) [ 00111111]
indvar_flatten2     (phi              ) [ 00111111]
br_ln0              (br               ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
br_ln0              (br               ) [ 00000000]
select_ln63         (select           ) [ 00110000]
i                   (select           ) [ 01111111]
zext_ln63           (zext             ) [ 00000000]
cmp8_mid1           (icmp             ) [ 00000000]
select_ln63_2       (select           ) [ 00111111]
icmp_ln70           (icmp             ) [ 00110000]
a_addr              (getelementptr    ) [ 00110000]
add_ln63_1          (add              ) [ 01111111]
br_ln75             (br               ) [ 00000000]
b_copy_2_2_1_load   (load             ) [ 00000000]
b_copy_2_2_2_load   (load             ) [ 00000000]
b_copy_2_2_3_load   (load             ) [ 00000000]
b_copy_1_2_1_load   (load             ) [ 00000000]
b_copy_1_2_2_load   (load             ) [ 00000000]
b_copy_1_2_3_load   (load             ) [ 00000000]
b_copy_0_2_1_load   (load             ) [ 00000000]
b_copy_0_2_2_load   (load             ) [ 00000000]
b_copy_0_2_3_load   (load             ) [ 00000000]
b_read              (read             ) [ 00000000]
b_copy_0_2_10       (trunc            ) [ 00000000]
b_copy_1_2_10       (partselect       ) [ 00000000]
b_copy_2_2_10       (partselect       ) [ 00000000]
icmp_ln77           (icmp             ) [ 00000000]
b_copy_2_2          (select           ) [ 00000000]
b_copy_2_2_5        (select           ) [ 00000000]
b_copy_2_2_6        (select           ) [ 00000000]
b_copy_2_2_7        (select           ) [ 00000000]
b_copy_2_2_9        (select           ) [ 00000000]
b_copy_1_2          (select           ) [ 00000000]
b_copy_1_2_5        (select           ) [ 00000000]
b_copy_1_2_6        (select           ) [ 00000000]
b_copy_1_2_7        (select           ) [ 00000000]
b_copy_1_2_9        (select           ) [ 00000000]
b_copy_0_2          (select           ) [ 00000000]
b_copy_0_2_5        (select           ) [ 00000000]
b_copy_0_2_6        (select           ) [ 00000000]
b_copy_0_2_7        (select           ) [ 00000000]
b_copy_0_2_9        (select           ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
store_ln77          (store            ) [ 00000000]
br_ln77             (br               ) [ 00000000]
j                   (add              ) [ 01111111]
cmp8                (icmp             ) [ 01111111]
icmp_ln65           (icmp             ) [ 01111111]
add_ln63            (add              ) [ 01111111]
icmp_ln63           (icmp             ) [ 00111111]
br_ln63             (br               ) [ 00000000]
br_ln0              (br               ) [ 01111111]
br_ln85             (br               ) [ 01111111]
a_row_load          (load             ) [ 00000000]
a_row_1_load        (load             ) [ 00000000]
a_row_2_load        (load             ) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specpipeline_ln58   (specpipeline     ) [ 00000000]
specloopname_ln58   (specloopname     ) [ 00000000]
a_load              (load             ) [ 00000000]
a_row_8             (trunc            ) [ 00000000]
a_row_4             (partselect       ) [ 00000000]
a_row_5             (partselect       ) [ 00000000]
a_row_11            (select           ) [ 00000000]
a_row_10            (select           ) [ 00101000]
a_row_9             (select           ) [ 00101100]
b_copy_2_2_1_load_1 (load             ) [ 00000000]
b_copy_2_2_2_load_1 (load             ) [ 00000000]
b_copy_2_2_11       (load             ) [ 00000000]
b_copy_1_2_1_load_1 (load             ) [ 00000000]
b_copy_1_2_2_load_1 (load             ) [ 00000000]
b_copy_1_2_11       (load             ) [ 00000000]
b_copy_0_2_1_load_1 (load             ) [ 00000000]
b_copy_0_2_2_load_1 (load             ) [ 00000000]
b_copy_0_2_11       (load             ) [ 00000000]
tmp_1               (mux              ) [ 00101100]
tmp_2               (mux              ) [ 00101000]
sext_ln82_4         (sext             ) [ 00101100]
tmp_3               (mux              ) [ 00000000]
sext_ln82_5         (sext             ) [ 00101100]
store_ln70          (store            ) [ 00000000]
store_ln70          (store            ) [ 00000000]
store_ln70          (store            ) [ 00000000]
sext_ln82_2         (sext             ) [ 00100110]
sext_ln82_3         (sext             ) [ 00100110]
sext_ln82           (sext             ) [ 00000000]
sext_ln82_1         (sext             ) [ 00000000]
mul_ln82            (mul              ) [ 00100010]
mul_ln82_2          (mul              ) [ 00100010]
mul_ln82_1          (mul              ) [ 00100001]
add_ln82            (add              ) [ 00100001]
add_ln82_1          (add              ) [ 00000000]
write_ln82          (write            ) [ 00000000]
return_ln85         (return           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="a_row_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_row_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_row_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_copy_2_2_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_copy_2_2_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_copy_2_2_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_copy_1_2_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_copy_1_2_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_copy_1_2_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_copy_0_2_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_copy_0_2_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_copy_0_2_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln82_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="a_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="do_init_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="do_init_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="add_ln6319_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6319 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln6319_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln6319/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="icmp_ln6518_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln6518 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln6518_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="0"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln6518/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="cmp817_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp817 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="cmp817_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="4" bw="1" slack="0"/>
<pin id="199" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmp817/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j13_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j13 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j13_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j13/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i3_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i3_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="indvar_flatten2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="4" bw="1" slack="0"/>
<pin id="241" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln63_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="2" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln63_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cmp8_mid1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8_mid1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln63_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln70_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln63_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="b_copy_2_2_1_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="b_copy_2_2_2_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="b_copy_2_2_3_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="b_copy_1_2_1_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="b_copy_1_2_2_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="b_copy_1_2_3_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="b_copy_0_2_1_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="b_copy_0_2_2_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="b_copy_0_2_3_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="b_copy_0_2_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_copy_0_2_10/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="b_copy_1_2_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_1_2_10/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="b_copy_2_2_10_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="24" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_2_2_10/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln77_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="b_copy_2_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="b_copy_2_2_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_5/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="b_copy_2_2_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_6/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="b_copy_2_2_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_7/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="b_copy_2_2_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_9/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="b_copy_1_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="b_copy_1_2_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="b_copy_1_2_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_6/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="b_copy_1_2_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_7/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="b_copy_1_2_9_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_9/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="b_copy_0_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="b_copy_0_2_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_5/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="b_copy_0_2_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_6/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="b_copy_0_2_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_7/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="b_copy_0_2_9_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_9/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln77_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="1"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln77_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="1"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln77_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln77_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln77_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln77_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln77_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="1"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln77_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln77_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="1"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="j_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="cmp8_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln65_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln63_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln63_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="a_row_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_load/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="a_row_1_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="2"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_load/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="a_row_2_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="2"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_load/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="a_row_8_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="24" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_8/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="a_row_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="24" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="0" index="3" bw="5" slack="0"/>
<pin id="562" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_4/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="a_row_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="24" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_5/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="a_row_11_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="0" index="2" bw="8" slack="0"/>
<pin id="581" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_11/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="a_row_10_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_10/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="a_row_9_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_9/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="b_copy_2_2_1_load_1_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load_1/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="b_copy_2_2_2_load_1_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="2"/>
<pin id="603" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load_1/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="b_copy_2_2_11_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="2"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_11/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="b_copy_1_2_1_load_1_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="2"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load_1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="b_copy_1_2_2_load_1_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="2"/>
<pin id="612" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load_1/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="b_copy_1_2_11_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="2"/>
<pin id="615" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_11/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="b_copy_0_2_1_load_1_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="2"/>
<pin id="618" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load_1/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="b_copy_0_2_2_load_1_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="2"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="b_copy_0_2_11_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_11/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="0" index="2" bw="8" slack="0"/>
<pin id="629" dir="0" index="3" bw="8" slack="0"/>
<pin id="630" dir="0" index="4" bw="2" slack="1"/>
<pin id="631" dir="1" index="5" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="0" index="3" bw="8" slack="0"/>
<pin id="641" dir="0" index="4" bw="2" slack="1"/>
<pin id="642" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln82_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="0" index="2" bw="8" slack="0"/>
<pin id="655" dir="0" index="3" bw="8" slack="0"/>
<pin id="656" dir="0" index="4" bw="2" slack="1"/>
<pin id="657" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln82_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln70_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln70_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln70_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="2"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln82_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln82_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln82_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="2"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln82_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="2"/>
<pin id="692" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mul_ln82_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="return_ln85_fu_699">
<pin_list>
<pin id="700" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln85/7 "/>
</bind>
</comp>

<comp id="701" class="1007" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="0" index="2" bw="16" slack="0"/>
<pin id="705" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/3 add_ln82/5 "/>
</bind>
</comp>

<comp id="709" class="1007" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="0" index="2" bw="16" slack="0"/>
<pin id="713" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_1/4 add_ln82_1/6 "/>
</bind>
</comp>

<comp id="718" class="1005" name="a_row_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="2"/>
<pin id="720" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row "/>
</bind>
</comp>

<comp id="724" class="1005" name="a_row_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="2"/>
<pin id="726" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="a_row_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="2"/>
<pin id="732" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="b_copy_2_2_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="b_copy_2_2_2_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="b_copy_2_2_3_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="b_copy_1_2_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="b_copy_1_2_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="b_copy_1_2_3_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="b_copy_0_2_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="b_copy_0_2_2_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="1"/>
<pin id="787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="b_copy_0_2_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="select_ln63_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="1"/>
<pin id="801" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="806" class="1005" name="i_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln70_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="821" class="1005" name="a_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="1"/>
<pin id="823" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln63_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="j_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="836" class="1005" name="cmp8_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="cmp8 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln65_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln63_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln63_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="855" class="1005" name="a_row_10_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_10 "/>
</bind>
</comp>

<comp id="860" class="1005" name="a_row_9_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="2"/>
<pin id="862" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_9 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="2"/>
<pin id="867" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sext_ln82_4_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sext_ln82_5_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_5 "/>
</bind>
</comp>

<comp id="885" class="1005" name="sext_ln82_2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="1"/>
<pin id="887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="sext_ln82_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_3 "/>
</bind>
</comp>

<comp id="895" class="1005" name="mul_ln82_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln82_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="250"><net_src comp="179" pin="6"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="207" pin="6"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="179" pin="6"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="165" pin="6"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="221" pin="6"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="270"><net_src comp="165" pin="6"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="179" pin="6"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="193" pin="6"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="245" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="235" pin="6"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="322"><net_src comp="120" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="120" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="120" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="245" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="292" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="333" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="280" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="292" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="349" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="343" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="333" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="295" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="280" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="295" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="365" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="280" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="333" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="298" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="343" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="301" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="323" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="280" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="301" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="389" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="343" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="323" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="304" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="280" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="304" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="405" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="280" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="323" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="307" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="343" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="310" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="319" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="280" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="310" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="343" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="319" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="313" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="280" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="313" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="445" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="280" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="319" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="316" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="453" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="437" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="421" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="413" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="397" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="381" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="373" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="357" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="245" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="24" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="253" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="26" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="514" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="52" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="253" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="24" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="235" pin="6"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="556"><net_src comp="140" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="42" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="140" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="44" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="140" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="48" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="582"><net_src comp="567" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="544" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="557" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="547" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="553" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="550" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="619" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="635"><net_src comp="616" pin="1"/><net_sink comp="625" pin=3"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="613" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="610" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="646"><net_src comp="607" pin="1"/><net_sink comp="636" pin=3"/></net>

<net id="650"><net_src comp="577" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="604" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="601" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="661"><net_src comp="598" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="665"><net_src comp="651" pin="5"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="591" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="584" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="577" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="687" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="706"><net_src comp="662" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="647" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="693" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="684" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="681" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="701" pin="3"/><net_sink comp="709" pin=2"/></net>

<net id="717"><net_src comp="709" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="721"><net_src comp="72" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="727"><net_src comp="76" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="733"><net_src comp="80" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="739"><net_src comp="84" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="746"><net_src comp="88" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="753"><net_src comp="92" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="760"><net_src comp="96" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="767"><net_src comp="100" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="774"><net_src comp="104" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="781"><net_src comp="108" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="788"><net_src comp="112" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="795"><net_src comp="116" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="802"><net_src comp="245" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="636" pin=4"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="651" pin=4"/></net>

<net id="809"><net_src comp="253" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="817"><net_src comp="280" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="824"><net_src comp="133" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="829"><net_src comp="286" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="834"><net_src comp="514" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="839"><net_src comp="520" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="844"><net_src comp="526" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="849"><net_src comp="532" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="854"><net_src comp="538" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="584" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="863"><net_src comp="591" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="868"><net_src comp="625" pin="5"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="873"><net_src comp="636" pin="5"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="878"><net_src comp="647" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="883"><net_src comp="662" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="888"><net_src comp="681" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="893"><net_src comp="684" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="898"><net_src comp="693" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="903"><net_src comp="701" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="709" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 3 }
	Port: matrixmul : b | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		select_ln63 : 1
		i : 1
		zext_ln63 : 2
		cmp8_mid1 : 1
		select_ln63_2 : 2
		icmp_ln70 : 2
		a_addr : 3
		a_load : 4
		add_ln63_1 : 1
		br_ln75 : 3
		icmp_ln77 : 2
		b_copy_2_2 : 3
		b_copy_2_2_5 : 4
		b_copy_2_2_6 : 3
		b_copy_2_2_7 : 4
		b_copy_2_2_9 : 3
		b_copy_1_2 : 3
		b_copy_1_2_5 : 4
		b_copy_1_2_6 : 3
		b_copy_1_2_7 : 4
		b_copy_1_2_9 : 3
		b_copy_0_2 : 3
		b_copy_0_2_5 : 4
		b_copy_0_2_6 : 3
		b_copy_0_2_7 : 4
		b_copy_0_2_9 : 3
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		j : 2
		cmp8 : 2
		icmp_ln65 : 3
		add_ln63 : 2
		icmp_ln63 : 1
		br_ln63 : 2
	State 3
		a_row_8 : 1
		a_row_4 : 1
		a_row_5 : 1
		a_row_11 : 2
		a_row_10 : 2
		a_row_9 : 2
		tmp_1 : 1
		tmp_2 : 1
		sext_ln82_4 : 3
		tmp_3 : 1
		sext_ln82_5 : 2
		mul_ln82_2 : 4
		store_ln70 : 3
		store_ln70 : 3
		store_ln70 : 3
	State 4
		mul_ln82_1 : 1
	State 5
		mul_ln82 : 1
		add_ln82 : 2
	State 6
		add_ln82_1 : 1
	State 7
		write_ln82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln63_fu_245   |    0    |    0    |    2    |
|          |         i_fu_253        |    0    |    0    |    2    |
|          |   select_ln63_2_fu_272  |    0    |    0    |    2    |
|          |    b_copy_2_2_fu_349    |    0    |    0    |    8    |
|          |   b_copy_2_2_5_fu_357   |    0    |    0    |    8    |
|          |   b_copy_2_2_6_fu_365   |    0    |    0    |    8    |
|          |   b_copy_2_2_7_fu_373   |    0    |    0    |    8    |
|          |   b_copy_2_2_9_fu_381   |    0    |    0    |    8    |
|          |    b_copy_1_2_fu_389    |    0    |    0    |    8    |
|          |   b_copy_1_2_5_fu_397   |    0    |    0    |    8    |
|  select  |   b_copy_1_2_6_fu_405   |    0    |    0    |    8    |
|          |   b_copy_1_2_7_fu_413   |    0    |    0    |    8    |
|          |   b_copy_1_2_9_fu_421   |    0    |    0    |    8    |
|          |    b_copy_0_2_fu_429    |    0    |    0    |    8    |
|          |   b_copy_0_2_5_fu_437   |    0    |    0    |    8    |
|          |   b_copy_0_2_6_fu_445   |    0    |    0    |    8    |
|          |   b_copy_0_2_7_fu_453   |    0    |    0    |    8    |
|          |   b_copy_0_2_9_fu_461   |    0    |    0    |    8    |
|          |     a_row_11_fu_577     |    0    |    0    |    8    |
|          |     a_row_10_fu_584     |    0    |    0    |    8    |
|          |      a_row_9_fu_591     |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     cmp8_mid1_fu_266    |    0    |    0    |    8    |
|          |     icmp_ln70_fu_280    |    0    |    0    |    8    |
|   icmp   |     icmp_ln77_fu_343    |    0    |    0    |    8    |
|          |       cmp8_fu_520       |    0    |    0    |    8    |
|          |     icmp_ln65_fu_526    |    0    |    0    |    8    |
|          |     icmp_ln63_fu_538    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_625      |    0    |    0    |    14   |
|    mux   |       tmp_2_fu_636      |    0    |    0    |    14   |
|          |       tmp_3_fu_651      |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln82_fu_693     |    0    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln63_1_fu_286    |    0    |    0    |    12   |
|    add   |         j_fu_514        |    0    |    0    |    9    |
|          |     add_ln63_fu_532     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_701       |    1    |    0    |    0    |
|          |        grp_fu_709       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    b_read_read_fu_120   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_126 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln63_fu_261    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   b_copy_0_2_10_fu_319  |    0    |    0    |    0    |
|          |      a_row_8_fu_553     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   b_copy_1_2_10_fu_323  |    0    |    0    |    0    |
|partselect|   b_copy_2_2_10_fu_333  |    0    |    0    |    0    |
|          |      a_row_4_fu_557     |    0    |    0    |    0    |
|          |      a_row_5_fu_567     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln82_4_fu_647   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_662   |    0    |    0    |    0    |
|   sext   |    sext_ln82_2_fu_681   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_684   |    0    |    0    |    0    |
|          |     sext_ln82_fu_687    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_690   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  return  |    return_ln85_fu_699   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   311   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_821    |    2   |
|    a_row_10_reg_855   |    8   |
|    a_row_1_reg_724    |    8   |
|    a_row_2_reg_730    |    8   |
|    a_row_9_reg_860    |    8   |
|     a_row_reg_718     |    8   |
|   add_ln6319_reg_161  |    2   |
|   add_ln63_1_reg_826  |    4   |
|    add_ln63_reg_846   |    2   |
|    add_ln82_reg_900   |   16   |
|  b_copy_0_2_1_reg_778 |    8   |
|  b_copy_0_2_2_reg_785 |    8   |
|  b_copy_0_2_3_reg_792 |    8   |
|  b_copy_1_2_1_reg_757 |    8   |
|  b_copy_1_2_2_reg_764 |    8   |
|  b_copy_1_2_3_reg_771 |    8   |
|  b_copy_2_2_1_reg_736 |    8   |
|  b_copy_2_2_2_reg_743 |    8   |
|  b_copy_2_2_3_reg_750 |    8   |
|     cmp817_reg_189    |    1   |
|      cmp8_reg_836     |    1   |
|    do_init_reg_146    |    1   |
|       i3_reg_217      |    2   |
|       i_reg_806       |    2   |
|   icmp_ln63_reg_851   |    1   |
|  icmp_ln6518_reg_175  |    1   |
|   icmp_ln65_reg_841   |    1   |
|   icmp_ln70_reg_814   |    1   |
|indvar_flatten2_reg_231|    4   |
|      j13_reg_203      |    2   |
|       j_reg_831       |    2   |
|    mul_ln82_reg_895   |   16   |
|  select_ln63_reg_799  |    2   |
|  sext_ln82_2_reg_885  |   16   |
|  sext_ln82_3_reg_890  |   16   |
|  sext_ln82_4_reg_875  |   16   |
|  sext_ln82_5_reg_880  |   16   |
|     tmp_1_reg_865     |    8   |
|     tmp_2_reg_870     |    8   |
+-----------------------+--------+
|         Total         |   255  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_701    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_701    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_709    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_709    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   || 2.38429 ||    55   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   311  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   55   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   255  |   366  |
+-----------+--------+--------+--------+--------+
