INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/RISC_processor/RISC_processor.srcs/sources_1/new/processorDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/RISC_processor/RISC_processor.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
