# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Jan 22 12:46:28 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ORCADDATA/allegro/specctra.did
# Current time = Fri Jan 22 12:46:28 2021
# PCB C:/ORCADDATA/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -5.8000 ylo= -5.6000 xhi=165.8000 yhi= 81.8000
# Total 9 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 4
# Layers Processed: Signal Layers 2
# Components Placed 16, Images Processed 22, Padstacks Processed 6
# Nets Processed 20, Net Terminals 63
# PCB Area=11856.000  EIC=5  Area/EIC=2371.200  SMDs=0
# Total Pin Count: 70
# Signal Connections Created 40
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ORCADDATA/allegro\WAITINGPATIENTSIGN_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaba08024.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger on
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Jan 22 12:46:30 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Attempts 0 Successes 0 Failures 0 Vias 4
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Jan 22 12:46:30 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Start Route Pass 1 of 25
# Routing 40 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 20 (Cross: 20, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 40 Successes 38 Failures 2 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 43 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 11 (Cross: 11, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.4500
# End Pass 2 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.6364
# End Pass 3 of 25
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 12 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 7
# Percent Connected  100.00
# Manhattan Length 1274.7947 Horizontal 979.5013 Vertical 295.2934
# Routed Length 1373.8108 Horizontal 947.6960 Vertical 426.1148
# Ratio Actual / Manhattan   1.0777
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 12:46:30 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 7
# Percent Connected  100.00
# Manhattan Length 1274.7947 Horizontal 979.5013 Vertical 295.2934
# Routed Length 1373.8108 Horizontal 947.6960 Vertical 426.1148
# Ratio Actual / Manhattan   1.0777
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 45 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 7
# Percent Connected  100.00
# Manhattan Length 1271.7620 Horizontal 977.2391 Vertical 294.5229
# Routed Length 1373.3536 Horizontal 948.7508 Vertical 424.6028
# Ratio Actual / Manhattan   1.0799
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 12:46:30 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 7
# Percent Connected  100.00
# Manhattan Length 1271.7620 Horizontal 977.2391 Vertical 294.5229
# Routed Length 1373.3536 Horizontal 948.7508 Vertical 424.6028
# Ratio Actual / Manhattan   1.0799
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 45 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 45 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 2 Total Vias 7
# Percent Connected  100.00
# Manhattan Length 1271.7620 Horizontal 977.2391 Vertical 294.5229
# Routed Length 1373.3536 Horizontal 948.7508 Vertical 424.6028
# Ratio Actual / Manhattan   1.0799
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabb08024.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabb08024.tmp
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabf08024.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net N02361 Selected.
# Net N02137 Selected.
# Net N02133 Selected.
# Net N02129 Selected.
# Net N02125 Selected.
# Net N02121 Selected.
# Net N02117 Selected.
# Net N02113 Selected.
# Net N00737 Selected.
# Net N00733 Selected.
# Net N00729 Selected.
# Net N00725 Selected.
# Net N00708 Selected.
# Net N00514 Selected.
# Net N00510 Selected.
# Net N00506 Selected.
# Net N00502 Selected.
# Net GND Selected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Fri Jan 22 12:48:20 2021
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Fri Jan 22 12:48:20 2021
# Nets Processed 21, Net Terminals 74
# Signal Connections Created 40
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabg08024.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger on
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Jan 22 12:48:21 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Attempts 0 Successes 0 Failures 0 Vias 4
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Jan 22 12:48:21 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 40
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 4
# Percent Connected    0.00
# Manhattan Length 1290.3200 Horizontal 987.7210 Vertical 302.5990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1290.3200 Horizontal 947.4200 Vertical 342.9000
# Start Route Pass 1 of 25
# Routing 40 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 22 (Cross: 22, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 40 Successes 38 Failures 2 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 43 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 10 (Cross: 10, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 42 Successes 42 Failures 0 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.5455
# End Pass 2 of 25
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 19 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Bus      |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|    22|     0|   2|    2|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|    10|     0|   0|    0|   10|    0|   0| 54|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0|    0|   15|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 4 Total Vias 15
# Percent Connected  100.00
# Manhattan Length 1319.3835 Horizontal 1004.7185 Vertical 314.6650
# Routed Length 1392.5567 Horizontal 958.6646 Vertical 433.8921
# Ratio Actual / Manhattan   1.0555
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 12:48:21 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 4 Total Vias 15
# Percent Connected  100.00
# Manhattan Length 1319.3835 Horizontal 1004.7185 Vertical 314.6650
# Routed Length 1392.5567 Horizontal 958.6646 Vertical 433.8921
# Ratio Actual / Manhattan   1.0555
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 52 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 45 Successes 45 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 54 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 46 Successes 46 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Bus      |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|    22|     0|   2|    2|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|    10|     0|   0|    0|   10|    0|   0| 54|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0|    0|   15|    0|   0|100|  0:00:00|  0:00:01|
# Clean    | 12|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 11
# Percent Connected  100.00
# Manhattan Length 1311.3526 Horizontal 1006.1440 Vertical 305.2086
# Routed Length 1344.9536 Horizontal 931.7526 Vertical 413.2010
# Ratio Actual / Manhattan   1.0256
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 12:48:21 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 11
# Percent Connected  100.00
# Manhattan Length 1311.3526 Horizontal 1006.1440 Vertical 305.2086
# Routed Length 1344.9536 Horizontal 931.7526 Vertical 413.2010
# Ratio Actual / Manhattan   1.0256
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 52 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 46 Successes 46 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 52 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 46 Successes 46 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   40|    4|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    20|     0|   2|    2|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    11|     0|   0|    0|    8|    0|   0| 45|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|    0|    6|    0|   0| 63|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|    7|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Bus      |  8|     0|     0|   0|   40|    4|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|    22|     0|   2|    2|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|    10|     0|   0|    0|   10|    0|   0| 54|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0|    0|   15|    0|   0|100|  0:00:00|  0:00:01|
# Clean    | 12|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 15|     0|     0|   0|    0|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 11
# Percent Connected  100.00
# Manhattan Length 1298.1686 Horizontal 994.4584 Vertical 303.7102
# Routed Length 1344.9536 Horizontal 931.7526 Vertical 413.2010
# Ratio Actual / Manhattan   1.0360
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabh08024.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaabh08024.tmp
quit
