\t (00:00:09) allegro 17.2 S038 Windows SPB 64-bit Edition
\t (00:00:09)     Journal start - Wed Jul 10 14:23:52 2019
\t (00:00:09)         Host=USER-PC User=user Pid=4052 CPUs=4
\t (00:00:09) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:00:09) 
   (00:00:09) Loading axlcore.cxt 
\t (00:00:09) Opening existing design...
\i (00:00:11) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged ex2_rlc
\d (00:00:11) Design opened: C:/Users/user/Desktop/work/ex2_rlc/allegro/ex2_rlc.brd
\i (00:00:11) trapsize 512
\i (00:00:11) trapsize 527
\i (00:00:11) trapsize 512
\i (00:00:11) trapsize 512
\i (00:00:12) trapsize 343
\i (00:00:12) trapsize 420
\i (00:00:12) trapsize 2698
\i (00:00:12) trapsize 512
\i (00:00:12) trapsize 343
\i (00:00:12) generaledit 
\i (00:01:41) done 
\i (00:01:41) place manual 
\i (00:01:41) FORM plc_manual placement_list 
\i (00:01:41) FORM plc_manual categories Components by refdes 
\i (00:01:41) trapsize 343
\i (00:01:55) setwindow form.plc_manual
\i (00:01:55) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\w (00:01:55) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:01:55) Placing J1 / CON2_JUMPER2_CON2 / JUMPER2 on Top.
\i (00:01:55) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:01:55) FORM plc_manual tree 'MULTISEL YES' C1 'Components by refdes' 
\w (00:01:55) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:01:55) Placing C1 / CAP NP_CAP196_1U / CAP196 on Top.
\i (00:01:55) FORM plc_manual tree  C1 'Components by refdes' 
\i (00:02:06) setwindow pcb
\i (00:02:06) pick grid 56.010 29.312
\t (00:02:06) last pick:  55.880 30.480
\t (00:02:06) Placing J1 / CON2_JUMPER2_CON2 / JUMPER2 on Top.
\i (00:02:10) pick grid 54.569 11.538
\t (00:02:10) last pick:  53.340 12.700
\i (00:02:11) setwindow form.plc_manual
\i (00:02:11) FORM plc_manual cancel  
\i (00:02:11) setwindow pcb
\i (00:02:11) generaledit 
\i (00:02:13) zoom in 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom in 73.854 16.822
\i (00:02:13) trapsize 172
\i (00:02:13) zoom in 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom in 73.854 16.822
\i (00:02:13) trapsize 86
\i (00:02:13) zoom in 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom in 73.854 16.822
\i (00:02:13) trapsize 43
\i (00:02:13) zoom out 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom out 73.854 16.822
\i (00:02:13) trapsize 86
\i (00:02:13) zoom out 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom out 73.854 16.822
\i (00:02:13) trapsize 172
\i (00:02:13) zoom out 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom out 69.222 16.823
\i (00:02:13) trapsize 343
\i (00:02:13) zoom out 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom out 67.437 16.823
\i (00:02:13) trapsize 686
\i (00:02:15) zoom in 1 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom in 79.982 16.824
\i (00:02:15) trapsize 343
\i (00:02:15) zoom out 1 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom out 73.393 18.197
\i (00:02:15) trapsize 686
\i (00:02:16) pick grid 54.177 27.119
\t (00:02:16) last pick:  53.340 27.940
\i (00:02:22) done 
\i (00:02:22) place manual 
\i (00:02:22) FORM plc_manual placement_list 
\i (00:02:22) FORM plc_manual categories Components by refdes 
\i (00:02:22) trapsize 686
\i (00:02:24) setwindow form.plc_manual
\i (00:02:24) FORM plc_manual tree 'MULTISEL YES' C1 'Components by refdes' 
\w (00:02:24) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:02:24) Placing C1 / CAP NP_CAP196_1U / CAP196 on Top.
\i (00:02:24) FORM plc_manual tree  C1 'Components by refdes' 
\i (00:02:24) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\i (00:02:24) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:02:29) setwindow pcb
\i (00:02:29) pick grid 40.452 19.021
\t (00:02:29) last pick:  40.640 17.780
\w (00:02:29) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:02:29) Placing J1 / CON2_JUMPER2_CON2 / JUMPER2 on Top.
\i (00:02:30) pick grid 14.236 23.962
\t (00:02:30) last pick:  15.240 22.860
\i (00:02:32) pick grid 13.275 33.981
\t (00:02:32) last pick:  12.700 33.020
\i (00:02:37) setwindow form.plc_manual
\i (00:02:37) FORM plc_manual done  
\i (00:02:37) setwindow pcb
\i (00:02:37) generaledit 
\i (00:02:41) add connect 
\w (00:02:41) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:02:41) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:02:41) Pick first element.
\i (00:02:47) drag_start grid 18.216 23.001
\i (00:02:49) drag_stop 31.805 18.746
\t (00:02:49) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:02:49) last pick:  17.780 22.860
\i (00:02:57) zoom in 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom in 34.138 18.060
\i (00:02:57) trapsize 343
\i (00:02:58) prepopup 34.344 17.786
\i (00:03:01) done 
\i (00:03:01) generaledit 
\i (00:03:03) drag_start grid 26.795 20.805
\i (00:03:03) drag_stop 27.275 16.207
\i (00:03:05) drag_start grid 27.275 21.080
\i (00:03:05) drag_stop 27.687 23.756
\i (00:03:05) drag_start grid 27.687 23.413
\i (00:03:05) drag_stop 26.589 16.001
\i (00:03:06) drag_start grid 27.755 20.805
\i (00:03:06) drag_stop 28.922 24.237
\i (00:03:11) add connect 
\t (00:03:11) Pick first element.
\i (00:03:13) pick grid 25.148 21.354
\t (00:03:13) last pick:  25.400 21.590
\t (00:03:13) last pick:  17.780 22.860
\i (00:03:18) pick grid 27.618 17.511
\t (00:03:18) last pick:  27.305 17.780
\t (00:03:18) No DRC errors detected.
\i (00:03:19) prepopup 27.550 17.580
\i (00:03:21) done 
\i (00:03:21) generaledit 
\i (00:03:24) drag_start grid 31.942 19.158
\i (00:03:24) drag_stop 31.942 17.305
\i (00:03:25) drag_start grid 31.942 20.943
\i (00:03:25) drag_stop 31.804 15.658
\i (00:03:30) add connect 
\t (00:03:30) Pick first element.
\e (00:03:30) ERROR(SPMHAC-46): Pre-selected element can not be used for Add Connect.
\i (00:03:30) generaledit 
\i (00:03:31) pick grid 31.530 19.158
\t (00:03:31) last pick:  31.750 19.050
\i (00:03:32) drag_start grid 30.363 18.815
\i (00:03:32) drag_stop 31.324 18.060
\i (00:03:33) drag_start grid 31.736 21.149
\i (00:03:33) drag_stop 30.844 15.521
\i (00:03:34) drag_start grid 31.873 20.462
\i (00:03:34) drag_stop 29.608 16.482
\i (00:03:34) drag_start grid 31.324 19.021
\i (00:03:35) drag_stop 32.148 17.305
\i (00:03:35) drag_start grid 29.265 17.648
\i (00:03:35) drag_stop 27.138 17.854
\i (00:03:36) pick grid 27.069 18.541
\t (00:03:36) last pick:  27.305 18.415
\i (00:03:36) drag_start grid 27.481 17.786
\i (00:03:36) slide 
\t (00:03:36) Waiting for the destination pick.
\i (00:03:37) drag_stop grid 28.510 22.590
\t (00:03:37) No DRC errors detected.
\i (00:03:37) generaledit 
\i (00:03:39) prepopup 28.785 17.786
\i (00:03:40) pick grid 34.550 30.688
\t (00:03:40) last pick:  34.290 30.480
\i (00:03:40) drag_start grid 47.795 33.227
\i (00:03:41) drag_stop 5.108 8.727
\i (00:03:41) pick grid 20.755 7.972
\t (00:03:41) last pick:  20.955 8.255
\i (00:03:57) drag_start grid 40.795 17.854
\i (00:03:57) move 
\t (00:03:57) last pick:  40.640 17.780
\t (00:03:57) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (00:03:57) Pick new location for the element(s).
\i (00:03:58) drag_stop grid 41.618 22.178
\i (00:03:58) generaledit 
\i (00:03:59) drag_start grid 43.197 21.149
\i (00:03:59) move 
\t (00:03:59) last pick:  41.910 22.225
\t (00:03:59) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (00:03:59) Pick new location for the element(s).
\i (00:04:00) drag_stop grid 43.471 8.384
\i (00:04:00) generaledit 
\i (00:04:01) pick grid 47.932 12.158
\t (00:04:01) last pick:  47.625 12.065
\i (00:04:02) pick grid 43.265 10.923
\t (00:04:02) last pick:  43.180 10.795
\i (00:04:02) pick grid 42.167 9.070
\t (00:04:02) last pick:  41.910 8.890
\i (00:04:03) drag_start grid 41.961 9.825
\i (00:04:03) move 
\t (00:04:03) last pick:  43.180 8.255
\t (00:04:03) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (00:04:03) Pick new location for the element(s).
\i (00:04:03) drag_stop grid 43.403 12.158
\i (00:04:03) generaledit 
\i (00:04:04) pick grid 42.099 12.845
\t (00:04:04) last pick:  41.910 12.700
\i (00:04:04) pick grid dbl 42.099 12.845
\t (00:04:04) last pick:  41.910 12.700
\i (00:04:05) pick grid 36.471 17.237
\t (00:04:05) last pick:  36.195 17.145
\i (00:04:06) drag_start grid 35.854 17.374
\i (00:04:07) drag_stop 37.912 18.266
\i (00:04:08) pick grid 43.265 14.697
\t (00:04:08) last pick:  43.180 14.605
\i (00:04:09) pick grid 36.403 17.099
\t (00:04:09) last pick:  36.195 17.145
\i (00:04:10) prepopup 36.403 17.099
\i (00:04:25) pick grid 32.559 20.188
\t (00:04:25) last pick:  32.385 20.320
\i (00:04:26) pick grid 39.216 24.443
\t (00:04:26) last pick:  39.370 24.130
\i (00:04:35) pick grid 27.412 22.796
\t (00:04:35) last pick:  27.305 22.860
\i (00:04:39) drag_start grid 11.971 35.080
\i (00:04:39) drag_stop 17.118 9.001
\i (00:04:43) cmgr 
\i (00:04:43) generaledit 
\i (00:05:12) setwindow cmgr
\i (00:05:12) cm exit
\i (00:05:14) setwindow pcb
\i (00:05:14) cns show 
\i (00:05:14) trapsize 420
\i (00:05:40) cmgr 
\i (00:05:40) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:05:40) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:05:46) QtSignal m_domainSelector WS_Electrical itemSelectionChanged Net
\i (00:05:46) QtSignal m_domainSelector WS_Electrical itemClicked Net
\i (00:05:47) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:05:47) QtSignal Routing
\i (00:05:47) QtSignal m_domainSelector WS_Electrical itemClicked "Electrical Constraint Set" Routing
\i (00:06:22) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:06:22) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:06:22) QtSignal Routing Wiring
\i (00:06:45) drag_start grid 70.938 36.880
\i (00:06:46) drag_stop 74.049 41.924
\i (00:07:00) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:07:00) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:07:00) QtSignal Routing Wiring
\i (00:07:53) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:08:31) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:08:31) QtSignal "All Layers"
\i (00:08:32) QtSignal m_domainSelector WS_Same_Net_Spacing itemClicked "Same Net Spacing Constraint Set" +
\i (00:08:32) QtSignal "All Layers"
\i (00:09:00) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:09:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net
\i (00:09:02) QtSignal m_domainSelector WS_Physical itemClicked Net
\i (00:09:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:09:02) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:09:07) drag_start grid 39.161 14.518
\i (00:09:07) drag_stop 40.086 16.367
\i (00:09:08) drag_start grid 38.573 16.031
\i (00:09:08) drag_stop 36.808 14.434
\i (00:09:09) drag_start grid 34.706 20.823
\i (00:09:09) drag_stop 30.671 17.292
\i (00:09:09) pick grid 32.856 19.310
\t (00:09:09) last pick:  33.020 19.050
\i (00:09:09) pick grid 32.940 19.562
\t (00:09:09) last pick:  33.020 19.685
\i (00:09:09) pick grid dbl 32.940 19.562
\t (00:09:09) last pick:  33.020 19.685
\i (00:09:10) pick grid 32.940 19.562
\t (00:09:10) last pick:  33.020 19.685
\i (00:09:10) zoom in 1 
\i (00:09:10) setwindow pcb
\i (00:09:10) zoom in 32.940 19.562
\i (00:09:10) trapsize 210
\i (00:09:11) drag_start grid 35.841 20.024
\i (00:09:12) drag_stop 29.830 13.341
\i (00:09:12) drag_start grid 25.963 25.951
\i (00:09:12) drag_stop 20.373 14.140
\i (00:09:12) setwindow cmgr
\i (00:09:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:09:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:09:14) setwindow pcb
\i (00:09:14) setwindow text
\i (00:09:14) close
\i (00:09:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:09:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:09:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:09:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:09:34) generaledit 
\i (00:09:37) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:09:37) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:09:38) setwindow cmgr
\i (00:09:38) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:09:38) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:09:38) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:09:38) cm exit
\i (00:09:38) setwindow pcb
\i (00:09:38) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:09:38) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:09:38) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:09:38) pick grid 34.580 12.795
\t (00:09:38) last pick:  34.290 12.700
\i (00:09:39) zoom out 1 
\i (00:09:39) setwindow pcb
\i (00:09:39) zoom out 45.340 17.208
\i (00:09:39) trapsize 420
\i (00:09:55) pick grid 92.838 52.516
\t (00:09:55) last pick:  92.710 52.705
\i (00:09:56) cns show 
\i (00:10:10) cmgr 
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:10:10) setwindow cmgr
\i (00:10:10) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (00:10:10) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:10:10) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:10:10) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (00:10:10) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (00:10:10) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:10:10) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:10:10) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:10:10) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:10:10) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (00:10:10) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:10:10) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:10:10) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:10:10) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:10:10) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:10:10) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (00:10:10) setwindow pcb
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:10:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:10:10) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:10:10) QtSignal Routing Wiring
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:10:10) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:10:10) QtSignal "All Layers"
\i (00:10:10) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:10:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:10:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:10:14) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:10:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:10:16) QtSignal "All Layers"
\i (00:10:17) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:10:54) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:10:54) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:10:54) QtSignal "All Layers"
\i (00:11:00) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:11:00) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:11:00) QtSignal "All Layers"
\i (00:11:00) generaledit 
\i (00:11:02) trapsize 343
\i (00:11:04) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:11:04) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:11:04) QtSignal "All Layers"
\i (00:11:09) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:11:09) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:11:09) QtSignal "All Layers"
\i (00:11:32) setwindow cmgr
\i (00:11:32) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:11:32) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:11:32) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:11:32) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:11:32) cm exit
\i (00:11:32) setwindow pcb
\i (00:11:32) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:11:32) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:11:32) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:11:33) pick grid 34.572 18.699
\t (00:11:33) last pick:  34.290 18.415
\i (00:11:33) drag_start grid 38.072 30.503
\i (00:11:33) drag_stop 8.905 9.228
\i (00:11:34) pick grid 39.308 37.914
\t (00:11:34) last pick:  39.370 38.100
\i (00:11:34) drag_start grid 51.661 32.150
\i (00:11:35) drag_stop 10.209 5.385
\i (00:11:35) drag_start grid 17.964 22.816
\i (00:11:36) drag_stop grid 20.229 27.826
\i (00:11:36) drag_start grid 29.562 23.091
\i (00:11:36) drag_stop 29.357 20.002
\i (00:11:36) drag_start grid 31.141 21.375
\i (00:11:37) drag_stop 29.906 19.316
\i (00:11:40) add connect 
\t (00:11:40) Pick first element.
\e (00:11:40) ERROR(SPMHAC-46): Pre-selected element can not be used for Add Connect.
\i (00:11:40) generaledit 
\i (00:11:41) pick grid 31.209 20.620
\t (00:11:41) last pick:  31.115 20.320
\i (00:11:42) drag_start grid 30.180 21.650
\i (00:11:43) drag_stop 33.268 23.228
\i (00:11:43) drag_start grid 33.131 23.434
\i (00:11:43) drag_stop 28.739 15.953
\i (00:11:44) drag_start grid 31.141 21.238
\i (00:11:44) drag_stop 31.278 17.051
\i (00:11:48) add connect 
\t (00:11:48) Pick first element.
\e (00:11:48) ERROR(SPMHAC-46): Pre-selected element can not be used for Add Connect.
\i (00:11:48) generaledit 
\i (00:11:49) drag_start grid 31.209 20.826
\i (00:11:49) drag_stop 40.062 23.914
\i (00:11:50) drag_start grid 34.641 20.208
\i (00:11:50) drag_stop 36.700 16.297
\i (00:11:51) drag_start grid 36.974 16.777
\i (00:11:51) drag_stop 31.964 16.983
\i (00:11:52) drag_start grid 33.406 19.110
\i (00:11:52) drag_stop 34.298 24.395
\i (00:11:53) drag_start grid 34.572 24.875
\i (00:11:53) drag_stop 31.690 17.120
\i (00:11:53) drag_start grid 36.151 23.228
\i (00:11:53) drag_stop 30.317 18.424
\i (00:11:53) drag_start grid 34.778 24.463
\i (00:11:53) drag_stop 25.856 19.934
\i (00:11:55) zoom in 1 
\i (00:11:55) setwindow pcb
\i (00:11:55) zoom in 23.111 14.100
\i (00:11:55) trapsize 172
\i (00:11:55) zoom in 1 
\i (00:11:55) setwindow pcb
\i (00:11:55) zoom in 23.112 14.100
\i (00:11:55) trapsize 86
\i (00:11:55) zoom in 1 
\i (00:11:55) setwindow pcb
\i (00:11:55) zoom in 23.112 14.100
\i (00:11:55) trapsize 43
\i (00:11:55) zoom out 1 
\i (00:11:55) setwindow pcb
\i (00:11:55) zoom out 23.395 14.074
\i (00:11:55) trapsize 86
\i (00:11:56) zoom out 1 
\i (00:11:56) setwindow pcb
\i (00:11:56) zoom out 23.396 14.075
\i (00:11:56) trapsize 172
\i (00:11:56) zoom out 1 
\i (00:11:56) setwindow pcb
\i (00:11:56) zoom out 23.396 14.074
\i (00:11:56) trapsize 343
\i (00:12:02) slide 
\t (00:12:02) Selected item not valid for current operation, ignored: Ratsnest "Gnd, C1.1:J1.2"
\t (00:12:02) Waiting for the destination pick.
\i (00:12:03) add connect 
\t (00:12:03) Pick first element.
\i (00:12:04) drag_start grid 35.955 23.408
\i (00:12:04) drag_stop 31.357 18.124
\t (00:12:04) last pick:  28.575 22.860
\i (00:12:11) pick grid 37.671 26.496
\t (00:12:11) last pick:  37.465 26.670
\t (00:12:11) No DRC errors detected.
\i (00:12:14) pick grid 43.435 26.290
\t (00:12:14) last pick:  43.180 26.035
\t (00:12:14) No DRC errors detected.
\i (00:12:15) Esc 
\i (00:12:16) Esc 
\i (00:12:16) Esc 
\i (00:12:17) mouse_pos 43.435 26.359
\i (00:12:17) prepopup 43.230 26.565
\i (00:12:18) done 
\i (00:12:18) generaledit 
\i (00:12:20) undo 
\i (00:12:20) trapsize 343
\i (00:12:20) generaledit 
\i (00:12:21) drag_start grid 33.965 22.928
\i (00:12:21) drag_stop 30.053 14.280
\i (00:12:22) drag_start grid 32.249 20.045
\i (00:12:23) drag_stop 39.318 24.369
\i (00:12:25) pick grid 41.857 34.938
\t (00:12:25) last pick:  41.910 34.925
\i (00:12:26) add connect 
\t (00:12:26) Pick first element.
\i (00:12:26) drag_start grid 33.896 18.673
\i (00:12:27) drag_stop 34.582 21.624
\t (00:12:27) last pick:  28.575 22.860
\i (00:12:29) prepopup 43.230 23.202
\i (00:12:30) done 
\i (00:12:30) generaledit 
\i (00:12:32) drag_start grid 33.553 22.035
\i (00:12:32) drag_stop 32.249 19.359
\i (00:12:32) add connect 
\t (00:12:32) Pick first element.
\e (00:12:32) ERROR(SPMHAC-46): Pre-selected element can not be used for Add Connect.
\i (00:12:32) generaledit 
\i (00:12:33) drag_start grid 32.249 19.839
\i (00:12:33) drag_stop 39.386 22.653
\i (00:12:34) pick grid 32.592 20.457
\t (00:12:34) last pick:  32.385 20.320
\i (00:12:34) drag_start grid 32.386 20.388
\i (00:12:34) drag_stop 33.347 21.418
\i (00:12:35) drag_start grid 32.318 20.457
\i (00:12:35) drag_stop 35.818 22.104
\i (00:12:36) drag_start grid 32.043 19.908
\i (00:12:36) drag_stop 33.759 21.418
\i (00:12:36) add connect 
\t (00:12:36) Pick first element.
\e (00:12:36) ERROR(SPMHAC-46): Pre-selected element can not be used for Add Connect.
\i (00:12:36) generaledit 
\i (00:12:37) drag_start grid 32.935 19.702
\i (00:12:37) drag_stop 35.886 21.418
\i (00:12:38) add connect 
\t (00:12:38) Pick first element.
\i (00:12:38) drag_start grid 32.318 20.320
\i (00:12:38) add connect 
\t (00:12:38) Pick first element.
\i (00:12:38) add connect 
\t (00:12:38) Pick first element.
\i (00:12:38) add connect 
\t (00:12:38) Pick first element.
\i (00:12:39) add connect 
\t (00:12:39) Pick first element.
\i (00:12:39) add connect 
\t (00:12:39) Pick first element.
\i (00:12:39) drag_stop grid 37.465 22.104
\i (00:12:39) drag_start grid 35.269 22.104
\i (00:12:39) drag_stop 31.151 17.300
\t (00:12:39) last pick:  28.575 22.860
\i (00:12:42) pick grid 42.886 22.584
\t (00:12:42) last pick:  43.180 22.860
\t (00:12:42) No DRC errors detected.
\i (00:12:46) pick grid 43.367 20.663
\t (00:12:46) last pick:  43.180 20.955
\t (00:12:46) No DRC errors detected.
\i (00:12:47) prepopup 43.435 20.800
\i (00:12:48) done 
\i (00:12:48) generaledit 
\i (00:12:50) Esc 
\i (00:12:50) Esc 
\i (00:12:51) Esc 
\i (00:12:52) undo 
\i (00:12:52) trapsize 343
\i (00:12:52) generaledit 
\i (00:12:53) add connect 
\t (00:12:53) Pick first element.
\i (00:12:54) drag_start grid 32.318 20.388
\i (00:12:54) drag_stop 37.328 21.349
\i (00:12:55) drag_start grid 33.210 19.496
\i (00:12:55) drag_stop 33.347 21.075
\i (00:12:56) pick grid 33.073 19.908
\t (00:12:56) last pick:  33.020 19.685
\t (00:12:56) last pick:  28.575 22.860
\i (00:13:00) pick grid 43.161 19.428
\t (00:13:00) last pick:  43.180 19.685
\t (00:13:00) No DRC errors detected.
\i (00:13:01) pick grid 43.092 19.702
\t (00:13:01) last pick:  43.180 19.685
\w (00:13:01) WARNING(SPMHAC-22): The pick was ignored.  It is the same as the previous pick.
\i (00:13:02) prepopup 43.092 19.702
\i (00:13:05) done 
\i (00:13:05) generaledit 
\i (00:13:06) pick grid 49.543 24.849
\t (00:13:06) last pick:  49.530 24.765
\i (00:13:07) drag_start grid 52.426 29.379
\i (00:13:08) drag_stop -13.732 0.074
\i (00:13:08) drag_start grid 52.357 30.957
\i (00:13:08) drag_stop 3.288 7.624
\i (00:13:09) pick grid 44.328 19.016
\t (00:13:09) last pick:  44.450 19.050
\i (00:13:10) pick grid 49.543 22.996
\t (00:13:10) last pick:  49.530 22.860
\i (00:13:13) add connect 
\t (00:13:13) Pick first element.
\i (00:13:14) add connect 
\t (00:13:14) Pick first element.
\i (00:13:15) pick grid 42.818 11.261
\t (00:13:15) last pick:  42.545 11.430
\t (00:13:15) last pick:  43.180 12.065
\t (00:13:15) Target Vertical Line Segment is defined on TOP.
\t (00:13:15) last pick:  43.180 12.065
\i (00:13:19) pick grid 51.877 19.702
\t (00:13:19) last pick:  52.070 19.685
\t (00:13:19) No DRC errors detected.
\i (00:13:21) prepopup 51.945 19.702
\i (00:13:22) done 
\i (00:13:22) generaledit 
\i (00:13:24) pick grid 50.161 20.663
\t (00:13:24) last pick:  50.165 20.955
\i (00:13:25) add connect 
\t (00:13:25) Pick first element.
\t (00:13:25) last pick:  52.070 19.685
\i (00:13:26) pick grid 50.092 19.977
\t (00:13:26) last pick:  50.165 19.685
\t (00:13:26) No DRC errors detected.
\i (00:13:26) prepopup 50.161 19.977
\i (00:13:27) done 
\i (00:13:28) generaledit 
\i (00:13:29) pick grid 46.798 20.526
\t (00:13:29) last pick:  46.990 20.320
\i (00:13:29) prepopup 46.730 20.457
\i (00:13:31) pick grid 46.661 20.526
\t (00:13:31) last pick:  46.355 20.320
\i (00:13:31) add connect 
\t (00:13:31) Pick first element.
\t (00:13:31) last pick:  43.180 19.685
\i (00:13:32) prepopup 47.210 19.839
\i (00:13:34) done 
\i (00:13:34) generaledit 
\i (00:13:38) pick grid 56.475 28.761
\t (00:13:38) last pick:  56.515 28.575
\i (00:14:02) pick grid 43.847 28.761
\t (00:14:02) last pick:  43.815 28.575
\i (00:14:03) undo 
\i (00:14:03) trapsize 343
\i (00:14:03) generaledit 
\i (00:14:04) undo 
\i (00:14:04) trapsize 343
\i (00:14:04) generaledit 
\i (00:14:04) undo 
\i (00:14:04) trapsize 343
\i (00:14:04) generaledit 
\i (00:14:05) undo 
\i (00:14:05) trapsize 343
\i (00:14:05) generaledit 
\i (00:14:05) undo 
\i (00:14:05) trapsize 343
\i (00:14:05) generaledit 
\i (00:14:07) pick grid 42.818 28.967
\t (00:14:07) last pick:  42.545 29.210
\i (00:14:16) cmgr 
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:14:16) setwindow cmgr
\i (00:14:16) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:14:16) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (00:14:16) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (00:14:16) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:14:16) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (00:14:16) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (00:14:16) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:14:16) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:14:16) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:14:16) setwindow pcb
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:14:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:14:16) QtSignal "All Layers"
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:14:16) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:14:16) QtSignal Routing Wiring
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:14:16) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:14:16) QtSignal "All Layers"
\i (00:14:16) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:14:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:14:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:14:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:14:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:14:16) QtSignal "All Layers"
\i (00:14:16) generaledit 
\i (00:14:41) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:16:03) setwindow cmgr
\i (00:16:03) cm scope Design "ex2_rlc"
\i (00:16:03) cm putValue ( "Physical CSet" "DEFAULT" ) MIN_BVIA_STAGGER 0.254 7 ( "Physical CSet" "DEFAULT" )
\i (00:16:03) cm endUndoBlock
\i (00:16:47) setwindow pcb
\i (00:16:47) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:16:47) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:16:51) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:16:51) QtSignal "All Layers"
\i (00:16:51) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:16:54) QtSignal m_domainSelector WS_Physical itemSelectionChanged Region
\i (00:16:54) QtSignal m_domainSelector WS_Physical itemClicked Region
\i (00:16:54) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:16:54) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:17:09) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:17:09) QtSignal "All Layers"
\i (00:17:09) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:17:23) setwindow cmgr
\i (00:17:23) cm putValue ( "Physical CSet" "DEFAULT" ) MIN_BVIA_STAGGER 0.127 7 ( "Physical CSet" "DEFAULT" )
\i (00:17:23) cm endUndoBlock
\i (00:17:28) cm putValue ( "Physical CSet" "DEFAULT" ) MIN_LINE_WIDTH 0.254 7 ( "Physical CSet" "DEFAULT" )
\i (00:17:28) cm endUndoBlock
\i (00:17:30) setwindow pcb
\i (00:17:30) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:17:30) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:17:35) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:17:35) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:17:35) QtSignal "All Layers"
\i (00:17:35) setwindow cmgr
\i (00:17:35) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:17:35) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:17:35) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:17:35) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:17:35) cm exit
\i (00:17:35) setwindow pcb
\i (00:17:35) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:17:35) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:17:35) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:17:44) drc update 
\t (00:17:44) Performing DRC...
\t (00:17:44) Multithreaded DRC update (4 threads).
\t (00:17:44) DRC done; 1 errors detected.
\i (00:17:44) generaledit 
\i (00:17:50) zoom in 1 
\i (00:17:50) setwindow pcb
\i (00:17:50) zoom in 20.582 22.996
\i (00:17:50) trapsize 172
\i (00:17:50) zoom in 1 
\i (00:17:50) setwindow pcb
\i (00:17:50) zoom in 20.582 22.996
\i (00:17:50) trapsize 86
\i (00:17:50) zoom in 1 
\i (00:17:50) setwindow pcb
\i (00:17:50) zoom in 20.582 22.996
\i (00:17:50) trapsize 43
\i (00:17:51) zoom in 1 
\i (00:17:51) setwindow pcb
\i (00:17:51) zoom in 20.583 22.996
\i (00:17:51) trapsize 21
\i (00:17:51) zoom in 1 
\i (00:17:51) setwindow pcb
\i (00:17:51) zoom in 20.583 22.997
\i (00:17:51) trapsize 11
\i (00:17:52) zoom in 1 
\i (00:17:52) setwindow pcb
\i (00:17:52) zoom in 21.612 22.766
\i (00:17:52) trapsize 5
\i (00:17:52) zoom in 1 
\i (00:17:52) setwindow pcb
\i (00:17:52) zoom in 21.612 22.766
\i (00:17:52) trapsize 3
\i (00:17:52) zoom in 1 
\i (00:17:52) setwindow pcb
\i (00:17:52) zoom in 21.613 22.766
\i (00:17:52) trapsize 1
\i (00:17:53) zoom out 1 
\i (00:17:53) setwindow pcb
\i (00:17:53) zoom out 21.593 22.789
\i (00:17:53) trapsize 3
\i (00:17:53) zoom out 1 
\i (00:17:53) setwindow pcb
\i (00:17:53) zoom out 21.593 22.789
\i (00:17:53) trapsize 5
\i (00:17:57) roam x 96 
\i (00:17:57) roam x 96
\i (00:17:58) roam x 96 
\i (00:17:58) roam x 96
\i (00:17:58) roam x 96 
\i (00:17:58) roam x 96
\i (00:17:58) roam x 96 
\i (00:17:58) roam x 96
\i (00:17:58) roam x 96 
\i (00:17:58) roam x 96
\i (00:17:58) roam x 96 
\i (00:17:58) roam x 96
\i (00:17:59) roam x 96 
\i (00:17:59) roam x 96
\i (00:17:59) roam x 96 
\i (00:17:59) roam x 96
\i (00:17:59) roam x 96 
\i (00:17:59) roam x 96
\i (00:17:59) roam x 96 
\i (00:17:59) roam x 96
\i (00:17:59) roam x 96 
\i (00:17:59) roam x 96
\i (00:18:00) roam x 96 
\i (00:18:00) roam x 96
\i (00:18:31) zoom out 1 
\i (00:18:31) setwindow pcb
\i (00:18:31) zoom out 22.904 22.819
\i (00:18:31) trapsize 11
\i (00:18:31) zoom out 1 
\i (00:18:31) setwindow pcb
\i (00:18:31) zoom out 22.889 22.808
\i (00:18:31) trapsize 21
\i (00:18:31) zoom out 1 
\i (00:18:31) setwindow pcb
\i (00:18:31) zoom out 22.867 22.850
\i (00:18:31) trapsize 43
\i (00:18:32) zoom out 1 
\i (00:18:32) setwindow pcb
\i (00:18:32) zoom out 22.446 22.318
\i (00:18:32) trapsize 86
\i (00:18:32) zoom out 1 
\i (00:18:32) setwindow pcb
\i (00:18:32) zoom out 22.429 22.181
\i (00:18:32) trapsize 172
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.314 19.573
\i (00:18:33) trapsize 86
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.315 19.573
\i (00:18:33) trapsize 43
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.315 19.573
\i (00:18:33) trapsize 21
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.315 19.638
\i (00:18:33) trapsize 11
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.335 19.700
\i (00:18:33) trapsize 5
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.337 19.710
\i (00:18:33) trapsize 3
\i (00:18:33) zoom in 1 
\i (00:18:33) setwindow pcb
\i (00:18:33) zoom in 32.338 19.721
\i (00:18:33) trapsize 1
\i (00:18:34) drag_start grid 32.424 19.760
\i (00:18:35) drag_stop 32.419 19.753
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 32.419 19.753
\i (00:18:35) trapsize 3
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 32.418 19.753
\i (00:18:35) trapsize 5
\i (00:18:36) zoom out 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom out 32.418 19.752
\i (00:18:36) trapsize 11
\i (00:18:37) zoom out 1 
\i (00:18:37) setwindow pcb
\i (00:18:37) zoom out 32.411 19.755
\i (00:18:37) trapsize 21
\i (00:18:38) zoom out 1 
\i (00:18:38) setwindow pcb
\i (00:18:38) zoom out 32.395 19.759
\i (00:18:38) trapsize 43
\i (00:18:38) zoom out 1 
\i (00:18:38) setwindow pcb
\i (00:18:38) zoom out 32.377 19.741
\i (00:18:38) trapsize 86
\i (00:18:38) zoom out 1 
\i (00:18:38) setwindow pcb
\i (00:18:38) zoom out 32.240 19.725
\i (00:18:38) trapsize 172
\i (00:18:38) zoom out 1 
\i (00:18:38) setwindow pcb
\i (00:18:38) zoom out 32.241 19.724
\i (00:18:38) trapsize 343
\i (00:18:40) roam y -96 
\i (00:18:40) roam y -96
\i (00:18:40) roam y -96 
\i (00:18:40) roam y -96
\i (00:18:41) roam x 96 
\i (00:18:41) roam x 96
\i (00:18:41) roam y -96 
\i (00:18:41) roam y -96
\i (00:18:41) roam x 96 
\i (00:18:41) roam x 96
\i (00:18:43) trapsize 344
\i (00:18:43) trapsize 343
\i (00:18:59) add connect 
\t (00:18:59) Pick first element.
\i (00:19:03) pick grid 32.511 20.017
\t (00:19:03) last pick:  32.385 20.320
\t (00:19:03) last pick:  28.575 22.860
\i (00:19:07) zoom in 1 
\i (00:19:07) setwindow pcb
\i (00:19:07) zoom in 29.353 19.537
\i (00:19:07) trapsize 172
\i (00:19:07) zoom in 1 
\i (00:19:07) setwindow pcb
\i (00:19:07) zoom in 29.353 19.502
\i (00:19:07) trapsize 86
\i (00:19:07) zoom in 1 
\i (00:19:07) setwindow pcb
\i (00:19:07) zoom in 29.353 19.503
\i (00:19:07) trapsize 43
\i (00:19:07) zoom in 1 
\i (00:19:07) setwindow pcb
\i (00:19:07) zoom in 29.354 19.503
\i (00:19:07) trapsize 21
\i (00:19:07) zoom out 1 
\i (00:19:07) setwindow pcb
\i (00:19:07) zoom out 29.101 20.456
\i (00:19:07) trapsize 43
\i (00:19:08) zoom out 1 
\i (00:19:08) setwindow pcb
\i (00:19:08) zoom out 29.100 20.456
\i (00:19:08) trapsize 86
\i (00:19:09) zoom in 1 
\i (00:19:09) setwindow pcb
\i (00:19:09) zoom in 29.513 22.652
\i (00:19:09) trapsize 43
\i (00:19:09) zoom in 1 
\i (00:19:09) setwindow pcb
\i (00:19:09) zoom in 29.719 22.695
\i (00:19:09) trapsize 21
\i (00:19:14) zoom out 1 
\i (00:19:14) setwindow pcb
\i (00:19:14) zoom out 29.226 22.786
\i (00:19:14) trapsize 43
\i (00:19:14) zoom out 1 
\i (00:19:14) setwindow pcb
\i (00:19:14) zoom out 29.201 22.716
\i (00:19:14) trapsize 86
\i (00:19:14) zoom out 1 
\i (00:19:14) setwindow pcb
\i (00:19:14) zoom out 29.183 22.683
\i (00:19:14) trapsize 172
\i (00:19:25) zoom in 1 
\i (00:19:25) setwindow pcb
\i (00:19:25) zoom in 29.149 22.888
\i (00:19:25) trapsize 86
\i (00:19:25) zoom in 1 
\i (00:19:25) setwindow pcb
\i (00:19:25) zoom in 29.149 22.889
\i (00:19:25) trapsize 43
\i (00:19:26) zoom in 1 
\i (00:19:26) setwindow pcb
\i (00:19:26) zoom in 29.150 22.889
\i (00:19:26) trapsize 21
\i (00:19:30) pick grid 29.150 22.889
\t (00:19:30) last pick:  29.210 22.860
\t (00:19:30) DRC error(s) created.
\i (00:19:35) zoom out 1 
\i (00:19:35) setwindow pcb
\i (00:19:35) zoom out 29.223 22.855
\i (00:19:35) trapsize 43
\i (00:19:35) add connect 
\t (00:19:36) Pick first element.
\i (00:19:39) drag_start grid 29.154 22.838
\i (00:19:39) roam x -16
\i (00:19:39) roam x -32
\i (00:19:39) roam x -16
\i (00:19:39) roam x -16
\i (00:19:39) roam x -16
\i (00:19:39) roam x -16
\i (00:19:39) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -32
\i (00:19:40) roam x -16
\i (00:19:40) roam x -32
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:40) roam x -16
\i (00:19:41) roam x -32
\i (00:19:41) roam x -32
\i (00:19:41) roam x -32
\i (00:19:41) drag_stop 17.777 22.847
\t (00:19:41) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:19:41) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:19:42) last pick:  17.780 22.860
\i (00:19:45) pick grid 28.906 22.538
\t (00:19:45) last pick:  29.210 22.225
\t (00:19:45) No DRC errors detected.
\t (00:19:45) last pick:  17.780 22.860
\i (00:19:50) pick grid 28.889 21.937
\t (00:19:50) last pick:  28.575 22.225
\t (00:19:50) No DRC errors detected.
\i (00:19:51) prepopup 28.597 21.997
\i (00:19:52) done 
\i (00:19:52) generaledit 
\i (00:19:59) zoom out 1 
\i (00:19:59) setwindow pcb
\i (00:19:59) zoom out 29.987 21.336
\i (00:19:59) trapsize 86
\i (00:19:59) zoom out 1 
\i (00:19:59) setwindow pcb
\i (00:19:59) zoom out 29.987 21.337
\i (00:19:59) trapsize 172
\i (00:20:00) zoom in 1 
\i (00:20:00) setwindow pcb
\i (00:20:00) zoom in 36.713 20.067
\i (00:20:00) trapsize 86
\i (00:20:01) zoom out 1 
\i (00:20:01) setwindow pcb
\i (00:20:01) zoom out 36.422 19.672
\i (00:20:01) trapsize 172
\i (00:20:02) zoom in 1 
\i (00:20:02) setwindow pcb
\i (00:20:02) zoom in 44.727 16.755
\i (00:20:02) trapsize 86
\i (00:20:08) add connect 
\t (00:20:08) Pick first element.
\i (00:20:09) drag_start grid 28.613 22.951
\i (00:20:10) drag_stop 29.265 22.848
\t (00:20:10) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:20:10) last pick:  28.575 22.225
\i (00:20:11) prepopup 30.055 23.345
\i (00:20:12) oops 
\t (00:20:12) Pick first element.
\i (00:20:13) add connect 
\t (00:20:13) Pick first element.
\i (00:20:16) add connect 
\t (00:20:16) Pick first element.
\i (00:20:16) add connect 
\t (00:20:16) Pick first element.
\i (00:20:18) drag_start grid 28.613 22.916
\i (00:20:19) drag_stop 29.523 22.916
\t (00:20:19) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:20:19) last pick:  28.575 22.225
\i (00:20:20) add connect 
\t (00:20:20) Pick first element.
\i (00:20:22) add connect 
\t (00:20:22) Pick first element.
\i (00:20:23) pick grid 29.454 22.281
\t (00:20:23) last pick:  29.210 22.225
\t (00:20:23) last pick:  29.210 22.225
\i (00:20:24) mouse_pos 28.871 22.247
\i (00:20:25) mouse_pos 28.905 22.316
\i (00:20:28) pick grid 31.359 20.634
\t (00:20:28) last pick:  31.115 20.320
\t (00:20:28) No DRC errors detected.
\i (00:20:30) prepopup 31.325 20.582
\i (00:20:31) done 
\i (00:20:31) generaledit 
\i (00:20:32) pick grid 33.384 23.826
\t (00:20:32) last pick:  33.655 24.130
\i (00:20:32) zoom out 1 
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom out 34.259 21.561
\i (00:20:32) trapsize 172
\i (00:20:33) zoom in 1 
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom in 33.848 20.771
\i (00:20:33) trapsize 86
\i (00:20:34) zoom in 1 
\i (00:20:34) setwindow pcb
\i (00:20:34) zoom in 32.304 21.166
\i (00:20:34) trapsize 43
\i (00:20:34) prepopup 31.798 21.826
\i (00:20:35) prepopup 32.381 22.058
\i (00:20:36) add connect 
\t (00:20:36) Pick first element.
\i (00:20:37) prepopup 32.132 21.663
\i (00:20:39) oops 
\t (00:20:39) Pick first element.
\i (00:20:39) prepopup 31.806 21.981
\i (00:20:40) oops 
\t (00:20:40) Pick first element.
\i (00:20:41) prepopup 31.609 22.307
\i (00:20:41) cancel 
\i (00:20:41) generaledit 
\i (00:20:42) prepopup 32.192 21.878
\i (00:20:43) prepopup 31.060 22.015
\i (00:20:44) pick grid 31.008 22.281
\t (00:20:44) last pick:  31.115 22.225
\i (00:20:45) prepopup 31.111 22.092
\i (00:20:46) pop dyn_option_select @:@Delete 
\i (00:20:46) delete 
\i (00:20:46) generaledit 
\i (00:20:46) prepopup 30.262 22.324
\i (00:20:47) pop dyn_option_select @:@Delete 
\i (00:20:47) delete 
\i (00:20:47) generaledit 
\i (00:20:48) add connect 
\t (00:20:48) Pick first element.
\i (00:20:50) add connect 
\t (00:20:50) Pick first element.
\i (00:20:51) zoom out 1 
\i (00:20:51) setwindow pcb
\i (00:20:51) zoom out 30.751 21.784
\i (00:20:51) trapsize 86
\i (00:20:52) zoom in 1 
\i (00:20:52) setwindow pcb
\i (00:20:52) zoom in 28.966 22.023
\i (00:20:52) trapsize 43
\i (00:20:54) roam y -96 
\i (00:20:54) roam y -96
\i (00:20:57) add connect 
\t (00:20:57) Pick first element.
\i (00:20:59) drag_start grid 28.589 22.213
\i (00:21:00) drag_stop 30.623 20.755
\t (00:21:00) Target Symbol Pin is defined from TOP to BOTTOM.
\t (00:21:00) last pick:  28.575 22.225
\i (00:21:02) zoom out 1 
\i (00:21:02) setwindow pcb
\i (00:21:02) zoom out 31.910 19.425
\i (00:21:02) trapsize 86
\i (00:21:03) zoom out 1 
\i (00:21:03) setwindow pcb
\i (00:21:03) zoom out 36.320 18.051
\i (00:21:03) trapsize 172
\i (00:21:03) zoom out 1 
\i (00:21:03) setwindow pcb
\i (00:21:03) zoom out 18.163 25.946
\i (00:21:03) trapsize 343
\i (00:21:04) mouse_pos 44.522 10.501
\i (00:21:05) pick grid 43.561 11.119
\t (00:21:05) last pick:  43.815 11.430
\t (00:21:05) No DRC errors detected.
\t (00:21:05) Pick first element.
\i (00:21:07) zoom in 1 
\i (00:21:07) setwindow pcb
\i (00:21:07) zoom in 30.861 16.679
\i (00:21:07) trapsize 172
\i (00:21:07) zoom in 1 
\i (00:21:07) setwindow pcb
\i (00:21:07) zoom in 30.861 16.680
\i (00:21:07) trapsize 86
\i (00:21:08) pick grid 31.256 21.433
\t (00:21:08) last pick:  31.115 21.590
\t (00:21:08) Pick first element.
\t (00:21:08) last pick:  31.115 21.590
\i (00:21:08) zoom out 1 
\i (00:21:08) setwindow pcb
\i (00:21:08) zoom out 33.178 17.572
\i (00:21:08) trapsize 172
\i (00:21:08) zoom out 1 
\i (00:21:08) setwindow pcb
\i (00:21:08) zoom out 33.144 17.607
\i (00:21:08) trapsize 343
\i (00:21:08) zoom out 1 
\i (00:21:08) setwindow pcb
\i (00:21:08) zoom out 36.904 17.606
\i (00:21:08) trapsize 686
\i (00:21:09) zoom in 1 
\i (00:21:09) setwindow pcb
\i (00:21:09) zoom in 35.531 30.237
\i (00:21:09) trapsize 343
\i (00:21:09) zoom in 1 
\i (00:21:09) setwindow pcb
\i (00:21:09) zoom in 35.531 30.238
\i (00:21:09) trapsize 172
\i (00:21:10) prepopup 35.669 28.694
\i (00:21:11) cancel 
\i (00:21:11) generaledit 
\i (00:21:12) zoom out 1 
\i (00:21:12) setwindow pcb
\i (00:21:12) zoom out 36.390 24.575
\i (00:21:12) trapsize 343
\i (00:21:12) zoom out 1 
\i (00:21:12) setwindow pcb
\i (00:21:12) zoom out 36.320 24.713
\i (00:21:12) trapsize 686
\i (00:21:12) zoom out 1 
\i (00:21:12) setwindow pcb
\i (00:21:12) zoom out 38.826 24.712
\i (00:21:12) trapsize 1373
\i (00:21:13) zoom in 1 
\i (00:21:13) setwindow pcb
\i (00:21:13) zoom in 32.353 19.725
\i (00:21:13) trapsize 686
\i (00:21:13) zoom in 1 
\i (00:21:13) setwindow pcb
\i (00:21:13) zoom in 31.098 15.059
\i (00:21:13) trapsize 343
\i (00:21:13) zoom in 1 
\i (00:21:13) setwindow pcb
\i (00:21:13) zoom in 33.157 13.206
\i (00:21:13) trapsize 172
\i (00:21:15) roam x -96 
\i (00:21:15) roam x -96
\i (00:21:15) roam x -96 
\i (00:21:15) roam x -96
\i (00:21:15) roam x -96 
\i (00:21:15) roam x -96
\i (00:21:15) roam x -96 
\i (00:21:15) roam x -96
\i (00:21:16) roam x -96 
\i (00:21:16) roam x -96
\i (00:21:20) roam x -96 
\i (00:21:20) roam x -96
\i (00:21:31) pick grid 15.471 22.746
\t (00:21:31) last pick:  15.240 22.860
\i (00:21:34) add connect 
\t (00:21:34) Pick first element.
\t (00:21:34) last pick:  15.240 22.860
\i (00:21:43) prepopup 12.863 26.074
\i (00:21:44) cancel 
\i (00:21:44) generaledit 
\i (00:21:59) cmgr 
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:21:59) setwindow cmgr
\i (00:21:59) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:21:59) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (00:21:59) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (00:21:59) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:21:59) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (00:21:59) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:21:59) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:21:59) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:21:59) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (00:21:59) setwindow pcb
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:21:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:21:59) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:21:59) QtSignal Routing Wiring
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:21:59) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:21:59) QtSignal "All Layers"
\i (00:21:59) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:21:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:21:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:21:59) QtSignal "All Layers"
\i (00:21:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:21:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:21:59) generaledit 
\i (00:22:04) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:22:04) QtSignal "All Layers"
\i (00:22:04) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:22:31) setwindow cmgr
\i (00:22:31) cm clearGridSelectionCell
\i (00:22:31) cm selectInGrid 0 5 3
\i (00:22:31) cm clearGridSelection
\i (00:22:31) cm scope Design "ex2_rlc"
\i (00:22:31) cm selectInGrid 32842 ( "Physical CSet" "DEFAULT" )
\i (00:22:31) cm startQtDialog 32842
\i (00:23:01) setwindow pcb
\i (00:23:01) QtSignal CreateNamedObjDlg m_RegionText editingFinished PowerRule
\i (00:23:01) QtSignal CreateNamedObjDlg m_ButtonOK clicked
\i (00:23:10) setwindow cmgr
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MIN_LINE_WIDTH 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MAX_LINE_WIDTH 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MIN_NECK_WIDTH 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MAXIMUM_NECK_LENGTH 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) DIFFP_MIN_SPACE 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) DIFFP_PRIMARY_GAP 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) DIFFP_NECK_GAP 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) DIFFP_COUPLED_PLUS 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) DIFFP_COUPLED_MINUS 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MIN_BVIA_STAGGER 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm putValue ( "Physical CSet" "POWERRULE" ) MAX_BVIA_STAGGER 0.308 7 ( "Physical CSet" "POWERRULE" )
\i (00:23:10) cm endUndoBlock
\i (00:23:42) setwindow pcb
\i (00:23:42) QtSignal m_domainSelector WS_Physical itemSelectionChanged Region
\i (00:23:42) QtSignal m_domainSelector WS_Physical itemClicked Region
\i (00:23:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:23:43) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:24:21) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:24:21) QtSignal "All Layers"
\i (00:24:21) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:24:24) setwindow cmgr
\i (00:24:24) cm putValue ( "Physical CSet" "POWERRULE" ) MAX_LINE_WIDTH 0 7 ( "Physical CSet" "POWERRULE" )
\i (00:24:24) cm endUndoBlock
\i (00:24:31) setwindow pcb
\i (00:24:31) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:24:31) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:24:36) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:25:19) setwindow cmgr
\i (00:25:19) cm clearGridSelection
\i (00:25:19) cm selectInGrid 32902 ( Net "GND" )
\i (00:25:19) cm selectInGrid 32902 ( Net "VCC" )
\i (00:25:19) cm startQtDialog 32902
\i (00:25:19) cm clearGridSelectionCell
\i (00:25:19) cm selectInGrid 0 8 3
\i (00:25:19) cm clearGridSelection
\i (00:25:19) cm selectInGrid 0 ( Net "GND" )
\i (00:25:19) cm selectInGrid 0 ( Net "VCC" )
\i (00:25:33) setwindow pcb
\i (00:25:33) QtSignal CreateClassDlg m_strNetClass editingFinished PowerNets
\i (00:25:33) QtSignal CreateClassDlg m_ButtonOK clicked
\i (00:25:35) setwindow cmgr
\i (00:25:35) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:25:36) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:25:37) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:25:41) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:25:42) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:25:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:26:20) cm startTransaction ( Design "ex2_rlc" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:26:20) cm add ( "Net Class" "POWERNETS" ) to ( "Physical CSet" "POWERRULE" )
\i (00:26:20) cm commitTransaction ( Design "ex2_rlc" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:26:20) cm endUndoBlock
\i (00:27:12) setwindow pcb
\i (00:27:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:27:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:27:32) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:27:32) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:28:13) setwindow cmgr
\i (00:28:13) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:28:13) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:28:13) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:28:13) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:28:13) cm exit
\i (00:28:13) setwindow pcb
\i (00:28:13) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:28:13) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:28:13) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:28:15) zoom out 1 
\i (00:28:15) setwindow pcb
\i (00:28:15) zoom out 49.030 25.114
\i (00:28:15) trapsize 343
\i (00:28:17) roam y -96 
\i (00:28:17) roam y -96
\i (00:28:17) roam y -96 
\i (00:28:17) roam y -96
\i (00:28:18) roam y 96 
\i (00:28:18) roam y 96
\i (00:28:18) roam x 96 
\i (00:28:18) roam x 96
\i (00:28:19) roam y -96 
\i (00:28:19) roam y -96
\i (00:28:19) roam y 96 
\i (00:28:19) roam y 96
\i (00:28:19) roam x 96 
\i (00:28:19) roam x 96
\i (00:28:20) roam y -96 
\i (00:28:20) roam y -96
\i (00:28:20) roam y 96 
\i (00:28:20) roam y 96
\i (00:28:20) roam x 96 
\i (00:28:20) roam x 96
\i (00:28:21) roam y -96 
\i (00:28:21) roam y -96
\i (00:28:21) roam x -96 
\i (00:28:21) roam x -96
\i (00:28:21) roam y 96 
\i (00:28:21) roam y 96
\i (00:28:22) roam x 96 
\i (00:28:22) roam x 96
\i (00:28:22) roam x 96 
\i (00:28:22) roam x 96
\i (00:28:23) roam x -96 
\i (00:28:23) roam x -96
\i (00:28:23) roam y -96 
\i (00:28:23) roam y -96
\i (00:28:23) roam x 96 
\i (00:28:23) roam x 96
\i (00:28:24) roam y 96 
\i (00:28:24) roam y 96
\i (00:28:24) roam x -96 
\i (00:28:24) roam x -96
\i (00:28:24) roam y -96 
\i (00:28:24) roam y -96
\i (00:28:25) roam x 96 
\i (00:28:25) roam x 96
\i (00:28:25) roam y 96 
\i (00:28:25) roam y 96
\i (00:28:26) roam y -96 
\i (00:28:26) roam y -96
\i (00:28:26) roam y 96 
\i (00:28:26) roam y 96
\i (00:28:26) roam y -96 
\i (00:28:26) roam y -96
\i (00:28:26) roam y -96 
\i (00:28:26) roam y -96
\i (00:28:26) roam y 96 
\i (00:28:26) roam y 96
\i (00:28:26) roam y -96 
\i (00:28:26) roam y -96
\i (00:28:27) roam y -96 
\i (00:28:27) roam y -96
\i (00:28:27) roam y 96 
\i (00:28:27) roam y 96
\i (00:28:27) roam y 96 
\i (00:28:27) roam y 96
\i (00:28:27) roam y -96 
\i (00:28:27) roam y -96
\i (00:28:27) roam y 96 
\i (00:28:27) roam y 96
\i (00:29:15) zoom in 1 
\i (00:29:15) setwindow pcb
\i (00:29:15) zoom in 15.059 20.892
\i (00:29:15) trapsize 172
\i (00:29:16) zoom in 1 
\i (00:29:16) setwindow pcb
\i (00:29:16) zoom in 19.726 25.113
\i (00:29:16) trapsize 86
\i (00:29:17) zoom in 1 
\i (00:29:17) setwindow pcb
\i (00:29:17) zoom in 19.588 24.959
\i (00:29:17) trapsize 43
\i (00:29:17) zoom out 1 
\i (00:29:17) setwindow pcb
\i (00:29:17) zoom out 19.503 24.702
\i (00:29:17) trapsize 86
\i (00:29:17) zoom out 1 
\i (00:29:17) setwindow pcb
\i (00:29:17) zoom out 19.503 24.701
\i (00:29:17) trapsize 172
\i (00:29:25) zoom out 1 
\i (00:29:25) setwindow pcb
\i (00:29:25) zoom out 44.175 17.770
\i (00:29:25) trapsize 343
\i (00:29:26) zoom in 1 
\i (00:29:26) setwindow pcb
\i (00:29:26) zoom in 41.704 18.319
\i (00:29:26) trapsize 172
\i (00:29:26) zoom out 1 
\i (00:29:26) setwindow pcb
\i (00:29:26) zoom out 41.705 18.320
\i (00:29:26) trapsize 343
\i (00:29:27) zoom in 1 
\i (00:29:27) setwindow pcb
\i (00:29:27) zoom in 40.812 18.251
\i (00:29:27) trapsize 172
\i (00:29:43) zoom out 1 
\i (00:29:43) setwindow pcb
\i (00:29:43) zoom out 27.807 20.619
\i (00:29:43) trapsize 343
\i (00:31:32) cmgr 
\i (00:31:32) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:31:32) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:31:32) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:31:33) setwindow cmgr
\i (00:31:33) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:31:33) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (00:31:33) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (00:31:33) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:31:33) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (00:31:33) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:31:33) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:31:33) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:31:33) cm scope Design "ex2_rlc"
\i (00:31:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:31:33) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (00:31:33) setwindow pcb
\i (00:31:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:31:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:31:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:31:33) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:31:33) QtSignal Routing Wiring
\i (00:31:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:31:33) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:31:33) QtSignal "All Layers"
\i (00:31:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:31:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:31:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:31:33) QtSignal "All Layers"
\i (00:31:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:31:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:31:33) generaledit 
\i (00:31:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:31:34) QtSignal "All Layers"
\i (00:31:34) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:31:36) setwindow cmgr
\i (00:31:36) cm expand ( row ( "Physical CSet" "POWERRULE" ) )
\i (00:31:38) cm collapse ( row ( "Physical CSet" "POWERRULE" ) )
\i (00:31:40) setwindow pcb
\i (00:31:40) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:31:41) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:39:48) setwindow cmgr
\i (00:39:48) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:39:48) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:39:48) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:39:48) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:39:48) cm exit
\i (00:39:48) setwindow pcb
\i (00:39:48) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:39:48) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:39:48) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:39:49) zoom out 1 
\i (00:39:49) setwindow pcb
\i (00:39:49) zoom out 29.524 23.570
\i (00:39:49) trapsize 686
\i (00:39:50) zoom in 1 
\i (00:39:50) setwindow pcb
\i (00:39:50) zoom in 29.060 17.942
\i (00:39:50) trapsize 343
\i (00:39:51) zoom in 1 
\i (00:39:51) setwindow pcb
\i (00:39:51) zoom in 28.648 18.079
\i (00:39:51) trapsize 172
\i (00:39:53) add connect 
\t (00:39:53) Pick first element.
\i (00:39:53) drag_start grid 28.614 21.236
\i (00:39:54) drag_stop 31.324 21.236
\i (00:39:55) add connect 
\t (00:39:56) Pick first element.
\i (00:39:56) drag_start grid 28.442 21.854
\i (00:39:57) drag_stop 30.947 21.888
\i (00:39:57) drag_start grid 27.310 20.344
\i (00:39:58) drag_stop 30.364 20.653
\i (00:39:58) add connect 
\t (00:39:58) Pick first element.
\i (00:39:59) drag_start grid 28.271 20.996
\i (00:39:59) drag_stop 31.016 21.064
\i (00:39:59) drag_start grid 28.785 20.996
\i (00:40:00) drag_stop 28.511 19.932
\i (00:40:00) drag_start grid 28.648 20.515
\i (00:40:00) drag_stop 34.481 21.716
\i (00:40:00) drag_start grid 28.442 19.417
\i (00:40:00) drag_stop 30.775 19.383
\i (00:40:04) add connect 
\t (00:40:05) Pick first element.
\i (00:40:07) pick grid 28.442 22.746
\t (00:40:07) last pick:  28.575 22.860
\t (00:40:07) last pick:  28.575 22.860
\i (00:40:11) mouse_pos 33.898 12.349
\i (00:40:11) pick grid 33.898 12.349
\t (00:40:11) last pick:  33.655 12.065
\t (00:40:11) DRC error(s) created.
\t (00:40:11) Pick first element.
\i (00:40:13) undo 
\i (00:40:13) trapsize 172
\i (00:40:13) generaledit 
\i (00:40:14) pick grid 35.305 25.011
\t (00:40:14) last pick:  35.560 24.765
\i (00:40:15) zoom in 1 
\i (00:40:15) setwindow pcb
\i (00:40:15) zoom in 22.437 21.579
\i (00:40:15) trapsize 86
\i (00:40:15) zoom in 1 
\i (00:40:15) setwindow pcb
\i (00:40:15) zoom in 22.540 22.025
\i (00:40:15) trapsize 43
\i (00:40:16) zoom out 1 
\i (00:40:16) setwindow pcb
\i (00:40:16) zoom out 23.278 22.703
\i (00:40:16) trapsize 86
\i (00:40:17) pick grid 30.227 25.413
\t (00:40:17) last pick:  30.480 25.400
\i (00:40:21) add connect 
\t (00:40:21) Pick first element.
\i (00:40:21) drag_start grid 24.960 22.857
\i (00:40:21) drag_stop 24.960 23.543
\i (00:40:22) pick grid 28.769 20.592
\t (00:40:22) last pick:  28.575 20.320
\t (00:40:22) last pick:  28.575 20.320
\i (00:40:24) mouse_pos 28.065 23.166
\i (00:40:24) mouse_pos 28.940 22.788
\i (00:40:25) pick grid 33.452 22.754
\t (00:40:25) last pick:  33.655 22.860
\t (00:40:25) DRC error(s) created.
\i (00:40:26) mouse_pos 28.820 22.771
\i (00:40:26) pick grid 28.820 22.771
\t (00:40:26) last pick:  28.575 22.860
\t (00:40:26) DRC error(s) created.
\t (00:40:26) Pick first element.
\i (00:40:28) undo 
\i (00:40:28) trapsize 86
\i (00:40:28) generaledit 
\i (00:40:29) pick grid 32.903 23.354
\t (00:40:29) last pick:  33.020 23.495
\i (00:40:29) drag_start grid 38.908 26.631
\i (00:40:30) drag_stop 36.317 18.877
\i (00:40:31) zoom out 1 
\i (00:40:31) setwindow pcb
\i (00:40:31) zoom out 35.992 21.965
\i (00:40:31) trapsize 172
\i (00:40:31) zoom out 1 
\i (00:40:31) setwindow pcb
\i (00:40:31) zoom out 34.482 20.592
\i (00:40:31) trapsize 343
\i (00:40:32) zoom in 1 
\i (00:40:32) setwindow pcb
\i (00:40:32) zoom in 34.482 20.661
\i (00:40:32) trapsize 172
\i (00:40:35) xrefdes C1.1 
\i (00:40:35) xname_flush 
\i (00:40:35) trapsize 33
\i (00:40:36) xrefdes C1 
\i (00:40:36) xname_flush 
\i (00:40:36) trapsize 89
\i (00:40:45) pick grid 49.249 14.618
\t (00:40:45) last pick:  49.530 14.605
\i (00:40:46) redraw 
\i (00:40:47) zoom out 1 
\i (00:40:47) setwindow pcb
\i (00:40:47) zoom out 48.822 14.119
\i (00:40:47) trapsize 178
\i (00:41:02) zoom in 1 
\i (00:41:02) setwindow pcb
\i (00:41:02) zoom in 44.474 13.621
\i (00:41:02) trapsize 89
\i (00:41:03) zoom in 1 
\i (00:41:03) setwindow pcb
\i (00:41:03) zoom in 44.242 13.639
\i (00:41:03) trapsize 45
\i (00:41:07) zoom out 1 
\i (00:41:07) setwindow pcb
\i (00:41:07) zoom out 43.173 14.254
\i (00:41:07) trapsize 89
\i (00:41:09) zoom out 1 
\i (00:41:09) setwindow pcb
\i (00:41:09) zoom out 43.120 14.057
\i (00:41:09) trapsize 178
\i (00:41:13) add connect 
\t (00:41:13) Pick first element.
\i (00:41:13) pick grid 43.369 14.521
\t (00:41:13) last pick:  43.180 14.605
\t (00:41:13) last pick:  43.180 14.605
\i (00:41:31) zoom out 1 
\i (00:41:31) setwindow pcb
\i (00:41:31) zoom out 31.609 22.752
\i (00:41:31) trapsize 356
\i (00:41:36) prepopup 52.562 21.185
\i (00:41:37) cancel 
\i (00:41:38) generaledit 
\i (00:41:38) zoom out 1 
\i (00:41:38) setwindow pcb
\i (00:41:38) zoom out 33.248 18.405
\i (00:41:38) trapsize 713
\i (00:41:39) roam y -96 
\i (00:41:39) roam y -96
\i (00:41:39) roam y -96 
\i (00:41:39) roam y -96
\i (00:41:40) roam y -96 
\i (00:41:40) roam y -96
\i (00:41:40) zoom in 1 
\i (00:41:40) setwindow pcb
\i (00:41:40) zoom in 37.663 33.672
\i (00:41:40) trapsize 356
\i (00:41:40) zoom in 1 
\i (00:41:40) setwindow pcb
\i (00:41:40) zoom in 37.663 33.672
\i (00:41:40) trapsize 178
\i (00:41:41) roam y 96 
\i (00:41:41) roam y 96
\i (00:41:41) zoom out 1 
\i (00:41:41) setwindow pcb
\i (00:41:41) zoom out 37.806 30.465
\i (00:41:41) trapsize 356
\i (00:41:42) roam y 96 
\i (00:41:42) roam y 96
\i (00:41:42) roam x -96 
\i (00:41:42) roam x -96
\i (00:41:43) roam x -96 
\i (00:41:43) roam x -96
\i (00:41:43) roam x -96 
\i (00:41:43) roam x -96
\i (00:41:45) zoom in 1 
\i (00:41:45) setwindow pcb
\i (00:41:45) zoom in 32.603 23.195
\i (00:41:45) trapsize 178
\i (00:41:45) roam y 96 
\i (00:41:45) roam y 96
\i (00:41:46) roam y 96 
\i (00:41:46) roam y 96
\i (00:42:21) zoom in 1 
\i (00:42:21) setwindow pcb
\i (00:42:21) zoom in 43.044 13.003
\i (00:42:21) trapsize 89
\i (00:42:21) zoom in 1 
\i (00:42:21) setwindow pcb
\i (00:42:21) zoom in 43.044 13.003
\i (00:42:21) trapsize 45
\i (00:42:22) zoom in 1 
\i (00:42:22) setwindow pcb
\i (00:42:22) zoom in 43.044 13.003
\i (00:42:22) trapsize 22
\i (00:42:23) zoom out 1 
\i (00:42:23) setwindow pcb
\i (00:42:23) zoom out 43.035 13.004
\i (00:42:23) trapsize 45
\i (00:42:23) zoom out 1 
\i (00:42:23) setwindow pcb
\i (00:42:23) zoom out 43.034 13.003
\i (00:42:23) trapsize 89
\i (00:42:24) zoom out 1 
\i (00:42:24) setwindow pcb
\i (00:42:24) zoom out 43.035 13.004
\i (00:42:24) trapsize 178
\i (00:42:34) cmgr 
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:42:34) setwindow cmgr
\i (00:42:34) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:42:34) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (00:42:34) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (00:42:34) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:42:34) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (00:42:34) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:42:34) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:42:34) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm expand ( row ( Design "ex2_rlc" ) )
\i (00:42:34) cm scope Design "ex2_rlc"
\i (00:42:34) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:42:34) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (00:42:34) setwindow pcb
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:42:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:42:34) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (00:42:34) QtSignal Routing Wiring
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (00:42:34) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (00:42:34) QtSignal "All Layers"
\i (00:42:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:42:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:42:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:42:34) QtSignal "All Layers"
\i (00:42:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:42:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:42:34) generaledit 
\i (00:42:38) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Spacing
\i (00:42:47) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:42:47) QtSignal m_domainSelector WS_Spacing itemClicked Net "All Layers"
\i (00:43:17) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "All Layers"
\i (00:43:17) QtSignal m_domainSelector WS_Spacing itemClicked "Net Class-Class" "All Layers"
\i (00:43:18) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:43:18) QtSignal m_domainSelector WS_Spacing itemClicked Net "All Layers"
\i (00:43:29) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (00:43:29) QtSignal "All Layers"
\i (00:43:29) QtSignal m_domainSelector WS_Spacing itemClicked "Spacing Constraint Set" "All Layers"
\i (00:44:31) setwindow cmgr
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) LINE_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) THRUPIN_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) SMDPIN_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) TESTPIN_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) THRUVIA_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) BBV_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) TESTVIA_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) SHAPE_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) BONDPAD_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm putValue ( "Spacing CSet" "DEFAULT" ) HOLE_SPACING 0.254 7 ( "Spacing CSet" "DEFAULT" )
\i (00:44:31) cm endUndoBlock
\i (00:45:16) setwindow pcb
\i (00:45:16) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:45:16) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (00:45:16) QtSignal "All Layers"
\i (00:45:30) setwindow cmgr
\i (00:45:30) cm clearGridSelectionCell
\i (00:45:30) cm selectInGrid 0 5 3
\i (00:45:30) cm clearGridSelection
\i (00:45:30) cm selectInGrid 32843 ( "Spacing CSet" "DEFAULT" )
\i (00:45:30) cm startQtDialog 32843
\i (00:45:45) setwindow pcb
\i (00:45:45) QtSignal CreateNamedObjDlg m_RegionText editingFinished " PowerRule"
\i (00:45:59) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:45:59) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (00:45:59) QtSignal "All Layers"
\i (00:46:03) QtSignal CreateNamedObjDlg m_ButtonOK clicked
\i (00:46:11) setwindow cmgr
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) LINE_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) THRUPIN_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) SMDPIN_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) TESTPIN_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) THRUVIA_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) BBV_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) TESTVIA_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) SHAPE_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) BONDPAD_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm putValue ( "Spacing CSet" "POWERRULE" ) HOLE_SPACING 0.308 7 ( "Spacing CSet" "POWERRULE" )
\i (00:46:11) cm endUndoBlock
\i (00:46:19) setwindow pcb
\i (00:46:19) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:46:19) QtSignal m_domainSelector WS_Spacing itemClicked Net "All Layers"
\i (00:46:24) setwindow cmgr
\i (00:46:24) cm startTransaction ( Design "ex2_rlc" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:46:24) cm add ( "Net Class" "POWERNETS" ) to ( "Spacing CSet" "POWERRULE" )
\i (00:46:24) cm commitTransaction ( Design "ex2_rlc" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:46:24) cm endUndoBlock
\i (00:46:44) setwindow pcb
\i (00:46:44) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (00:46:44) QtSignal "All Layers"
\i (00:46:44) QtSignal m_domainSelector WS_Spacing itemClicked "Spacing Constraint Set" "All Layers"
\i (00:46:46) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:46:46) QtSignal m_domainSelector WS_Spacing itemClicked Net "All Layers"
\i (00:47:14) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:47:14) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:47:43) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:47:43) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:47:53) setwindow cmgr
\i (00:47:53) cm clearGridSelection
\i (00:47:53) cm selectInGrid 32902 ( Net "N00094" )
\i (00:47:53) cm startQtDialog 32902
\i (00:47:53) cm clearGridSelectionCell
\i (00:47:53) cm selectInGrid 0 8 3
\i (00:47:53) cm clearGridSelection
\i (00:47:53) cm selectInGrid 0 ( Net "N00094" )
\i (00:47:59) setwindow pcb
\i (00:47:59) QtSignal MainWindow CreateClassDlg closed
\i (00:47:59) QtSignal CreateClassDlg m_strNetClass editingFinished CLS1
\i (00:48:02) setwindow cmgr
\i (00:48:02) cm clearGridSelection
\i (00:48:02) cm selectInGrid 32902 ( Net "N00094" )
\i (00:48:02) cm selectInGrid 32902 ( Net "N00125" )
\i (00:48:02) cm startQtDialog 32902
\i (00:48:02) cm clearGridSelectionCell
\i (00:48:02) cm selectInGrid 0 8 3
\i (00:48:02) cm clearGridSelection
\i (00:48:02) cm selectInGrid 0 ( Net "N00094" )
\i (00:48:02) cm selectInGrid 0 ( Net "N00125" )
\i (00:48:08) setwindow pcb
\i (00:48:08) QtSignal CreateClassDlg m_strNetClass editingFinished BaseNets
\i (00:48:08) QtSignal CreateClassDlg m_ButtonOK clicked
\i (00:48:19) setwindow cmgr
\i (00:48:19) cm collapse ( row ( "Net Class" "BASENETS" ) )
\i (00:48:24) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:48:25) setwindow pcb
\i (00:48:25) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "All Layers"
\i (00:48:25) QtSignal m_domainSelector WS_Spacing itemClicked "Net Class-Class" "All Layers"
\i (00:48:32) setwindow cmgr
\i (00:48:32) cm clearGridSelection
\i (00:48:32) cm selectInGrid 32903 ( "Net Class" "BASENETS" )
\i (00:48:32) cm selectInGrid 32903 ( "Net Class" "POWERNETS" )
\i (00:48:32) cm startQtDialog 32903
\i (00:48:32) setwindow pcb
\i (00:48:32) QtSignal CRegClsDlg m_List1 currentRowChanged 0
\i (00:48:37) QtSignal CRegClsDlg m_List1 currentRowChanged 1
\i (00:48:37) QtSignal CRegClsDlg m_List1 itemSelectionChanged POWERNETS
\i (00:48:38) QtSignal CRegClsDlg m_List1 currentRowChanged 0
\i (00:48:38) QtSignal CRegClsDlg m_List1 itemSelectionChanged BASENETS
\i (00:48:39) QtSignal CRegClsDlg m_ButtonOk clicked
\i (00:48:39) setwindow cmgr
\i (00:48:39) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (00:48:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:49:05) cm startTransaction ( Design "ex2_rlc" ) ( ClassClass "N:BASENETS:N:POWERNETS" ) TS_DEFER
\i (00:49:05) cm add ( ClassClass "N:BASENETS:N:POWERNETS" ) to ( "Spacing CSet" "POWERRULE" )
\i (00:49:05) cm commitTransaction ( Design "ex2_rlc" ) ( ClassClass "N:BASENETS:N:POWERNETS" ) TS_DEFER
\i (00:49:05) cm endUndoBlock
\i (00:49:53) setwindow pcb
\i (00:49:53) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:49:53) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "All Layers"
\i (00:50:06) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:50:06) QtSignal m_domainSelector WS_Spacing itemClicked Net "All Layers"
\i (00:50:08) setwindow cmgr
\i (00:50:08) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (00:50:09) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:50:21) setwindow pcb
\i (00:50:21) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:50:21) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (00:51:10) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Inter Layer" Spacing
\i (00:51:10) QtSignal m_domainSelector WS_Spacing itemClicked "Inter Layer" Spacing
\i (00:51:20) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "CSet assignment matrix"
\i (00:51:20) QtSignal m_domainSelector WS_Spacing itemClicked "Net Class-Class" "CSet assignment matrix"
\i (00:51:28) QtSignal CCMViewHost342 CC_m_tvMatrix342 MBP (POWERNETS,POWERNETS) (2,1,1,0)
\i (00:51:28) QtSignal CCMViewHost342 CC_m_tvMatrix342 MBR (POWERNETS,POWERNETS) (3,1,0,0)
\i (00:51:28) QtSignal inCell combo CurrentIndexChanged Default
\i (00:51:28) QtSignal inCell combo CurrentIndexChanged Powerrule
\i (00:53:43) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:53:43) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "CSet assignment matrix"
\i (00:54:13) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Region "All Layers"
\i (00:54:13) QtSignal m_domainSelector WS_Spacing itemClicked Region "All Layers"
\i (00:55:13) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Manufacturing
\i (00:55:16) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:16) QtSignal "DFA Constraint Set"
\i (00:55:16) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set"
\i (00:55:22) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly"
\i (00:55:22) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:24) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:24) QtSignal "DFA Constraint Set" Outline
\i (00:55:24) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:24) QtSignal Outline
\i (00:55:24) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:24) QtSignal "DFA Constraint Set" Spacing
\i (00:55:24) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:24) QtSignal Spacing
\i (00:55:25) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:25) QtSignal "DFA Constraint Set" Pastemask
\i (00:55:26) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:26) QtSignal Pastemask
\i (00:55:26) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:26) QtSignal "DFA Constraint Set" Spacing
\i (00:55:26) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:26) QtSignal Spacing
\i (00:55:27) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:27) QtSignal "DFA Constraint Set" Outline
\i (00:55:27) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:27) QtSignal Outline
\i (00:55:27) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:27) QtSignal "DFA Constraint Set"
\i (00:55:27) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set"
\i (00:55:28) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly"
\i (00:55:28) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:28) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication" +
\i (00:55:28) QtSignal "DFF Constraint Set"
\i (00:55:28) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication" "DFF Constraint Set"
\i (00:55:29) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication" +
\i (00:55:29) QtSignal "DFF Constraint Set"
\i (00:55:29) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication" "DFF Constraint Set"
\i (00:55:30) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication"
\i (00:55:30) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication"
\i (00:55:30) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (00:55:30) QtSignal "DFA Constraint Set" Pastemask
\i (00:55:30) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly" "DFA Constraint Set" +
\i (00:55:30) QtSignal Pastemask
\i (00:55:33) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly"
\i (00:55:33) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication"
\i (00:55:37) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication"
\i (00:55:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly"
\i (00:55:37) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:37) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:38) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:38) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:55:42) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication"
\i (00:55:42) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication"
\i (00:55:42) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Fabrication"
\i (00:55:43) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly"
\i (00:55:43) QtSignal m_domainSelector WS_Manufacturing itemClicked "Design for Assembly"
\i (00:56:11) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Properties
\i (00:56:17) QtSignal m_domainSelector WS_Properties itemSelectionChanged Component "Component Properties"
\i (00:56:18) QtSignal m_domainSelector WS_Properties itemClicked Component "Component Properties"
\i (00:56:28) QtSignal m_domainSelector WS_Properties itemSelectionChanged Component "Component Properties"
\i (00:56:28) QtSignal m_domainSelector WS_Properties itemClicked Component "Component Properties"
\i (00:56:55) QtSignal m_domainSelector WS_Properties itemSelectionChanged Net "General Properties"
\i (00:56:55) QtSignal m_domainSelector WS_Properties itemClicked Net "General Properties"
\i (00:59:43) setwindow cmgr
\i (00:59:43) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 78:Spacing 94:Net "95:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 78:Spacing "111:Net Class-Class" "112:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 78:Spacing 126:Region "127:All Layers" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 144:Properties 38:Component "39:Component Properties" ) )
\i (00:59:43) cm close ( frame ( kConsmgr workbook 144:Properties 14:Net "36:General Properties" ) )
\i (00:59:43) cm exit
\i (00:59:43) setwindow pcb
\i (00:59:43) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (00:59:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:59:43) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (00:59:43) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (00:59:43) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged
\i (00:59:43) QtSignal m_domainSelector WS_Properties itemSelectionChanged
\i (00:59:44) pick grid 57.683 24.337
\t (00:59:44) last pick:  57.785 24.130
\i (00:59:44) drag_start grid 58.752 28.328
\i (00:59:44) roam y 16
\i (00:59:44) roam y 16
\i (00:59:44) roam y 16
\i (00:59:44) drag_stop 12.065 4.171
\i (00:59:46) pick grid 55.081 14.115
\t (00:59:46) last pick:  55.245 13.970
\i (00:59:47) drag_start grid 56.400 26.660
\i (00:59:47) drag_stop 38.794 9.660
\i (00:59:48) drag_start grid 50.769 28.941
\i (00:59:48) roam x -32
\i (00:59:48) roam x -32
\i (00:59:48) roam x -32
\i (00:59:48) roam x -32
\i (00:59:48) roam x -32
\i (00:59:49) drag_stop -2.172 8.484
\i (00:59:49) pick grid 26.802 9.874
\t (00:59:49) last pick:  26.670 10.160
\i (00:59:50) zoom out 1 
\i (00:59:50) setwindow pcb
\i (00:59:50) zoom out 28.549 9.945
\i (00:59:50) trapsize 356
\i (00:59:51) prepopup 41.094 34.750
\i (00:59:54) pick grid 44.800 38.884
\t (00:59:54) last pick:  45.085 38.735
\i (01:00:19) drag_start grid 27.408 33.681
\i (01:00:19) drag_stop 29.190 4.813
\i (01:00:22) drag_start grid 24.771 32.327
\i (01:00:22) drag_stop 31.044 7.237
\i (01:00:23) drag_start grid 23.559 30.117
\i (01:00:23) drag_stop 32.968 -0.961
\i (01:00:24) pick grid 34.893 23.345
\t (01:00:24) last pick:  34.925 23.495
\i (01:00:25) drag_start grid 33.467 26.981
\i (01:00:25) drag_stop 27.907 18.712
\i (01:00:26) pick grid 30.687 22.419
\t (01:00:26) last pick:  30.480 22.225
\i (01:00:26) drag_start grid 31.329 25.270
\i (01:00:26) drag_stop 27.052 10.872
\i (01:00:28) delete 
\i (01:00:28) generaledit 
\i (01:00:31) undo 
\i (01:00:31) trapsize 356
\i (01:00:31) generaledit 
\i (01:00:45) pick grid 49.077 41.023
\t (01:00:45) last pick:  48.895 41.275
\i (01:01:54) showhide options 
\i (01:01:54) trapsize 437
\i (01:01:54) generaledit 
\i (01:01:59) showhide find 
\i (01:01:59) generaledit 
\i (01:02:05) showhide vis 
\i (01:02:06) generaledit 
\i (01:02:48) drag_start grid 33.039 26.538
\i (01:02:48) drag_stop 27.713 14.576
\i (01:02:49) pick grid 29.371 9.075
\t (01:02:49) last pick:  29.210 8.890
\i (01:02:49) drag_start grid 29.895 8.027
\i (01:02:50) drag_stop 27.974 24.267
\i (01:02:52) delete 
\i (01:02:52) generaledit 
\i (01:02:53) pick grid 58.883 33.086
\t (01:02:53) last pick:  59.055 33.020
\i (01:03:05) add connect 
\t (01:03:05) Pick first element.
\i (01:03:41) setwindow form.mini
\i (01:03:41) FORM mini lock_direction 45 
\i (01:05:17) setwindow pcb
\i (01:05:17) pick grid 17.846 22.609
\t (01:05:17) last pick:  17.780 22.860
\t (01:05:17) Target Symbol Pin is defined from TOP to BOTTOM.
\t (01:05:17) last pick:  17.780 22.860
\i (01:05:37) pick grid 28.324 19.902
\t (01:05:37) last pick:  28.575 19.685
\t (01:05:37) No DRC errors detected.
\i (01:05:40) pick grid 28.324 14.227
\t (01:05:40) last pick:  28.575 13.970
\t (01:05:40) No DRC errors detected.
\i (01:05:42) pick grid 30.943 11.694
\t (01:05:42) last pick:  31.115 11.430
\t (01:05:42) No DRC errors detected.
\i (01:05:45) prepopup 33.475 11.607
\i (01:05:46) oops 
\t (01:05:46) last pick:  28.575 13.970
\i (01:05:53) pick grid 30.768 12.218
\t (01:05:53) last pick:  30.480 12.065
\t (01:05:53) No DRC errors detected.
\i (01:05:53) prepopup 30.332 12.218
\i (01:05:55) pop finish 
\t (01:05:55) No DRC errors detected.
\t (01:05:55) Pick first element.
\i (01:05:59) pick grid 43.778 33.785
\t (01:05:59) last pick:  43.815 33.655
\t (01:05:59) Pick first element.
\t (01:05:59) last pick:  43.815 33.655
\i (01:06:01) prepopup 54.867 37.539
\i (01:06:01) oops 
\t (01:06:01) last pick:  43.815 33.655
\t (01:06:01) Pick first element.
\i (01:06:02) prepopup 42.032 42.865
\i (01:06:03) done 
\i (01:06:04) generaledit 
\i (01:06:05) pick grid 39.587 30.467
\t (01:06:05) last pick:  39.370 30.480
\i (01:06:07) zoom in 1 
\i (01:06:07) setwindow pcb
\i (01:06:07) zoom in 29.546 15.711
\i (01:06:07) trapsize 218
\i (01:06:10) pick grid 43.123 13.222
\t (01:06:10) last pick:  43.180 13.335
\i (01:06:11) drag_start grid 43.167 13.397
\i (01:06:11) move 
\t (01:06:11) last pick:  43.180 12.065
\t (01:06:11) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:11) Pick new location for the element(s).
\i (01:06:12) drag_stop grid 45.917 11.433
\i (01:06:12) generaledit 
\i (01:06:15) pick grid 48.711 23.001
\t (01:06:15) last pick:  48.895 22.860
\i (01:06:16) prepopup 48.973 24.660
\i (01:06:18) drag_start grid 45.786 12.611
\i (01:06:18) move 
\t (01:06:18) last pick:  45.720 11.430
\t (01:06:18) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:18) Pick new location for the element(s).
\i (01:06:21) drag_stop grid 43.254 12.131
\i (01:06:21) generaledit 
\i (01:06:22) pick grid 49.148 13.528
\t (01:06:22) last pick:  48.895 13.335
\i (01:06:23) pick grid 42.556 12.000
\t (01:06:23) last pick:  42.545 12.065
\i (01:06:25) pick grid 42.861 12.044
\t (01:06:25) last pick:  42.545 12.065
\i (01:06:25) pick grid dbl 42.861 12.044
\t (01:06:25) last pick:  42.545 12.065
\i (01:06:25) drag_start grid 41.814 11.869
\i (01:06:25) move 
\t (01:06:25) last pick:  43.180 12.065
\t (01:06:25) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:25) Pick new location for the element(s).
\i (01:06:25) drag_stop grid 43.036 12.437
\i (01:06:25) generaledit 
\i (01:06:28) pick grid tgl 51.680 19.029
\t (01:06:28) last pick:  51.435 19.050
\i (01:06:29) drag_start grid 43.996 13.703
\i (01:06:29) move 
\t (01:06:29) last pick:  43.180 12.700
\t (01:06:29) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:29) Pick new location for the element(s).
\i (01:06:30) drag_stop grid 43.473 12.218
\i (01:06:30) generaledit 
\i (01:06:32) pick grid 40.984 24.748
\t (01:06:32) last pick:  41.275 24.765
\i (01:06:37) zoom in 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom in 43.385 12.393
\i (01:06:37) trapsize 109
\i (01:06:37) zoom in 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom in 43.407 12.458
\i (01:06:37) trapsize 55
\i (01:06:37) zoom in 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom in 43.418 12.470
\i (01:06:37) trapsize 27
\i (01:06:38) drag_start grid 43.156 13.387
\i (01:06:38) move 
\t (01:06:38) last pick:  43.180 12.065
\t (01:06:38) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:38) Pick new location for the element(s).
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:39) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:40) roam y 16
\i (01:06:41) drag_stop grid 43.128 9.838
\i (01:06:41) generaledit 
\i (01:06:42) zoom out 1 
\i (01:06:42) setwindow pcb
\i (01:06:42) zoom out 43.232 10.929
\i (01:06:42) trapsize 55
\i (01:06:43) zoom in 1 
\i (01:06:43) setwindow pcb
\i (01:06:43) zoom in 43.232 10.919
\i (01:06:43) trapsize 27
\i (01:06:44) drag_start grid 43.161 10.690
\i (01:06:44) move 
\t (01:06:44) last pick:  43.180 9.525
\t (01:06:44) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:06:44) Pick new location for the element(s).
\i (01:06:45) drag_stop grid 43.243 12.223
\i (01:06:45) generaledit 
\i (01:06:46) zoom in 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom in 44.389 11.972
\i (01:06:46) trapsize 14
\i (01:06:46) zoom in 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom in 44.389 11.972
\i (01:06:46) trapsize 7
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out 44.116 12.012
\i (01:06:46) trapsize 14
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out 44.100 12.017
\i (01:06:46) trapsize 27
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out 44.101 12.029
\i (01:06:46) trapsize 55
\i (01:06:47) zoom out 1 
\i (01:06:47) setwindow pcb
\i (01:06:47) zoom out 42.301 12.509
\i (01:06:47) trapsize 109
\i (01:06:49) zoom out 1 
\i (01:06:49) setwindow pcb
\i (01:06:49) zoom out 31.214 15.652
\i (01:06:49) trapsize 218
\i (01:06:50) pick grid 36.191 14.080
\t (01:06:50) last pick:  36.195 13.970
\i (01:06:51) pick grid 33.878 14.516
\t (01:06:51) last pick:  33.655 14.605
\i (01:06:53) pick grid 34.401 15.215
\t (01:06:53) last pick:  34.290 15.240
\i (01:06:53) zoom out 1 
\i (01:06:53) setwindow pcb
\i (01:06:53) zoom out 34.401 15.215
\i (01:06:53) trapsize 437
\i (01:06:53) zoom out 1 
\i (01:06:53) setwindow pcb
\i (01:06:53) zoom out 34.402 15.215
\i (01:06:53) trapsize 873
\i (01:06:54) zoom in 1 
\i (01:06:54) setwindow pcb
\i (01:06:54) zoom in 17.989 27.175
\i (01:06:54) trapsize 437
\i (01:06:54) zoom in 1 
\i (01:06:54) setwindow pcb
\i (01:06:54) zoom in 27.156 25.691
\i (01:06:54) trapsize 218
\i (01:06:55) zoom in 1 
\i (01:06:55) setwindow pcb
\i (01:06:55) zoom in 27.462 17.485
\i (01:06:55) trapsize 109
\i (01:06:57) pick grid 26.197 18.795
\t (01:06:57) last pick:  26.035 19.050
\i (01:07:05) pick grid 31.980 13.339
\t (01:07:05) last pick:  31.750 13.335
\i (01:07:05) pick grid 29.165 13.273
\t (01:07:05) last pick:  29.210 13.335
\i (01:07:06) pick grid 28.510 17.726
\t (01:07:06) last pick:  28.575 17.780
\i (01:07:07) pick grid 27.222 21.021
\t (01:07:07) last pick:  27.305 20.955
\i (01:07:08) pick grid 29.165 22.396
\t (01:07:08) last pick:  29.210 22.225
\i (01:07:09) pick grid 31.500 22.964
\t (01:07:09) last pick:  31.750 22.860
\i (01:07:23) zoom out 1 
\i (01:07:23) setwindow pcb
\i (01:07:23) zoom out 33.115 24.252
\i (01:07:23) trapsize 218
\i (01:07:28) add connect 
\t (01:07:28) Pick first element.
\i (01:07:29) pick grid 25.389 22.680
\t (01:07:29) last pick:  25.400 22.860
\t (01:07:29) last pick:  25.400 22.860
\i (01:07:29) mouse_pos 25.782 22.680
\i (01:07:29) mouse_pos 26.393 22.680
\i (01:07:33) pick grid 31.108 21.326
\t (01:07:33) last pick:  31.115 21.590
\t (01:07:33) No DRC errors detected.
\i (01:07:34) mouse_pos 30.933 12.378
\i (01:07:35) mouse_pos 32.723 12.465
\i (01:07:36) pick grid 32.723 12.465
\t (01:07:36) last pick:  33.020 12.700
\t (01:07:36) No DRC errors detected.
\i (01:07:37) mouse_pos 33.116 12.378
\i (01:07:38) pick grid 33.378 12.247
\t (01:07:38) last pick:  33.655 12.065
\t (01:07:38) No DRC errors detected.
\t (01:07:38) Pick first element.
\i (01:07:47) slide 
\t (01:07:47) Pick element to slide.
\i (01:07:48) pick grid 31.064 18.533
\t (01:07:48) last pick:  31.115 18.415
\t (01:07:48) last pick:  31.115 18.533
\t (01:07:48) Waiting for the destination pick.
\i (01:07:56) prepopup 37.263 24.600
\i (01:07:56) oops 
\t (01:07:56) Pick element to slide.
\i (01:08:21) delay tune 
\i (01:08:22) pick grid 31.239 21.632
\t (01:08:22) last pick:  31.115 21.590
\i (01:08:37) pick grid 32.723 14.692
\t (01:08:37) last pick:  33.020 14.605
\i (01:08:43) undo 
\i (01:08:43) trapsize 218
\i (01:08:43) generaledit 
\i (01:08:51) custom smooth 
   (01:08:51) Loading consmgr.cxt 
   (01:08:51) Loading acns_formula.cxt 
   (01:08:51) Loading cmds.cxt 
\i (01:08:52) pick 29.362 22.636
\t (01:08:52) last pick:  29.362 22.636
\i (01:08:57) pick 33.683 21.588
\t (01:08:57) last pick:  33.683 21.588
\i (01:09:15) undo 
\i (01:09:15) trapsize 218
\i (01:09:15) generaledit 
\i (01:09:17) pick grid 34.513 25.604
\t (01:09:17) last pick:  34.290 25.400
\i (01:09:24) drag_start grid 30.933 20.061
\i (01:09:24) slide 
\t (01:09:24) Waiting for the destination pick.
\i (01:09:25) drag_stop grid 28.445 20.279
\t (01:09:25) No DRC errors detected.
\i (01:09:25) generaledit 
\i (01:09:27) drag_start grid 30.671 14.953
\i (01:09:27) slide 
\t (01:09:27) Waiting for the destination pick.
\i (01:09:30) drag_stop grid 25.651 15.215
\t (01:09:30) No DRC errors detected.
\i (01:09:30) generaledit 
\i (01:09:30) pick grid 34.076 25.080
\t (01:09:30) last pick:  34.290 24.765
\i (01:09:32) prepopup 33.334 28.180
\i (01:09:33) pick grid 32.112 30.799
\t (01:09:33) last pick:  32.385 31.115
\i (01:09:39) add connect 
\t (01:09:39) Pick first element.
\i (01:09:41) prepopup 32.636 26.172
\i (01:09:52) slide 
\t (01:09:52) Pick element to slide.
\i (01:09:53) prepopup 31.763 27.263
\i (01:09:55) pop cut 
\i (01:09:57) pick grid 30.584 12.203
\t (01:09:57) last pick:  30.480 12.065
\i (01:10:02) drag_start grid 33.945 12.029
\i (01:10:03) drag_stop grid 33.989 13.557
\i (01:10:04) pick grid 34.076 11.941
\t (01:10:04) last pick:  34.290 12.065
\t (01:10:04) last pick:  34.076 12.065
\t (01:10:04) Waiting for the destination pick.
\i (01:10:30) pick grid 33.509 10.152
\t (01:10:30) last pick:  33.655 10.160
\t (01:10:30) No DRC errors detected.
\t (01:10:30) Pick another element to slide.
\i (01:10:38) pick grid 31.763 30.362
\t (01:10:38) last pick:  31.750 30.480
\t (01:10:38) Pick element to slide.
\i (01:10:39) delete 
\i (01:10:40) prepopup 29.842 28.005
\i (01:10:41) pop cut 
\i (01:10:42) pick grid 22.596 22.723
\t (01:10:42) last pick:  22.860 22.860
\i (01:10:43) pick grid 27.005 22.898
\t (01:10:43) last pick:  27.305 22.860
\t (01:10:43) Horizontal Line Segment "Gnd, Etch/Top"
\i (01:10:44) prepopup 28.882 25.430
\i (01:10:44) done 
\i (01:10:44) generaledit 
\i (01:10:47) undo 
\i (01:10:47) trapsize 218
\i (01:10:47) generaledit 
\i (01:11:01) delay tune 
\i (01:11:02) pick grid 28.576 22.199
\t (01:11:02) last pick:  28.575 22.225
\t (01:11:02) last pick:  28.575 22.552
\i (01:11:07) pick grid 31.981 14.211
\t (01:11:07) last pick:  31.750 13.970
\i (01:11:21) add connect 
\t (01:11:21) Pick first element.
\i (01:11:22) pick grid 22.378 22.636
\t (01:11:22) last pick:  22.225 22.860
\t (01:11:22) last pick:  22.225 22.860
\i (01:11:23) mouse_pos 23.163 23.203
\i (01:11:23) mouse_pos 23.163 23.815
\i (01:11:24) pick grid 23.163 23.815
\t (01:11:24) last pick:  22.860 24.130
\t (01:11:24) No DRC errors detected.
\i (01:11:24) pick grid dbl 23.076 23.815
\t (01:11:24) last pick:  22.860 24.130
\t (01:11:24) VIA used for drill.
\t (01:11:24) No DRC errors detected.
\i (01:11:27) pick grid 35.866 24.076
\t (01:11:27) last pick:  35.560 24.130
\t (01:11:27) No DRC errors detected.
\i (01:11:27) pick grid dbl 35.735 24.120
\t (01:11:27) last pick:  35.560 24.130
\t (01:11:27) VIA used for drill.
\t (01:11:27) No DRC errors detected.
\i (01:11:32) mouse_pos 31.850 20.890
\i (01:11:32) mouse_pos 31.195 21.588
\i (01:11:32) mouse_pos 30.453 22.112
\i (01:11:32) mouse_pos 29.449 22.549
\i (01:11:32) mouse_pos 28.227 22.330
\i (01:11:33) pick grid 28.139 22.549
\t (01:11:33) last pick:  27.940 22.860
\t (01:11:33) No DRC errors detected.
\t (01:11:33) Pick first element.
\i (01:11:35) prepopup 32.155 28.136
\i (01:11:35) done 
\i (01:11:36) generaledit 
\i (01:11:36) pick grid 36.608 29.751
\t (01:11:36) last pick:  36.830 29.845
\i (01:11:41) undo 
\i (01:11:41) trapsize 218
\i (01:11:41) generaledit 
\i (01:11:44) pick grid 24.167 22.854
\t (01:11:44) last pick:  24.130 22.860
\i (01:11:44) pick grid dbl 24.167 22.854
\t (01:11:44) last pick:  24.130 22.860
\i (01:11:47) add connect 
\t (01:11:47) Pick first element.
\t (01:11:47) last pick:  24.167 22.860
\i (01:11:47) mouse_pos 23.774 22.811
\i (01:11:47) pick grid 23.774 22.811
\t (01:11:47) last pick:  23.495 22.860
\t (01:11:47) No DRC errors detected.
\t (01:11:47) Pick first element.
\i (01:11:48) generaledit 
\i (01:11:49) pick grid 23.512 22.854
\t (01:11:49) last pick:  23.495 22.860
\i (01:11:52) add connect 
\t (01:11:52) Pick first element.
\t (01:11:52) last pick:  23.512 22.860
\i (01:11:53) mouse_pos 22.159 22.767
\i (01:11:53) mouse_pos 23.251 22.811
\i (01:11:53) pick grid 23.251 22.811
\t (01:11:53) last pick:  23.495 22.860
\t (01:11:53) No DRC errors detected.
\t (01:11:53) last pick:  23.512 22.860
\i (01:11:54) pick grid 23.512 25.124
\t (01:11:54) last pick:  23.495 25.400
\t (01:11:54) No DRC errors detected.
\t (01:11:54) last pick:  23.512 25.383
\i (01:11:55) pick grid dbl 23.512 25.342
\t (01:11:55) last pick:  23.495 25.400
\t (01:11:55) VIA used for drill.
\t (01:11:55) No DRC errors detected.
\i (01:11:59) pick grid 25.128 31.061
\t (01:11:59) last pick:  25.400 31.115
\t (01:11:59) No DRC errors detected.
\i (01:12:02) pick grid 52.933 30.930
\t (01:12:02) last pick:  52.705 31.115
\t (01:12:02) No DRC errors detected.
\i (01:12:03) pick grid 52.540 25.080
\t (01:12:03) last pick:  52.705 24.765
\t (01:12:03) No DRC errors detected.
\i (01:12:07) pick grid 26.350 24.688
\t (01:12:07) last pick:  26.035 24.765
\t (01:12:07) No DRC errors detected.
\i (01:12:08) pick grid 26.350 23.116
\t (01:12:08) last pick:  26.035 22.860
\t (01:12:08) No DRC errors detected.
\i (01:12:08) pick grid dbl 26.350 22.767
\t (01:12:08) last pick:  26.035 22.860
\t (01:12:08) VIA used for drill.
\t (01:12:08) No DRC errors detected.
\t (01:12:08) Pick first element.
\i (01:12:08) generaledit 
\i (01:12:13) slide 
\t (01:12:13) Pick element to slide.
\i (01:12:14) pick grid 26.001 30.930
\t (01:12:14) last pick:  26.035 31.115
\t (01:12:14) last pick:  26.001 31.115
\t (01:12:14) Waiting for the destination pick.
\i (01:12:16) pick grid 34.120 31.366
\t (01:12:16) last pick:  34.290 31.115
\t (01:12:16) No DRC errors detected.
\t (01:12:16) Pick another element to slide.
\i (01:12:18) delay tune 
\i (01:12:19) pick grid 25.739 31.148
\t (01:12:19) last pick:  26.035 31.115
\t (01:12:19) last pick:  25.400 31.115
\i (01:12:22) pick grid 52.235 25.080
\t (01:12:22) last pick:  52.070 24.765
\i (01:12:25) pick grid 52.715 21.545
\t (01:12:25) last pick:  52.705 21.590
\i (01:19:50) cmgr 
\i (01:19:50) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:19:50) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (01:19:50) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:19:50) setwindow cmgr
\i (01:19:50) cm newView ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet 53:Electrical "1:Electrical Constraint Set" 7:Routing 8:Wiring ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" )
\i (01:19:50) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" "174:All Layers" ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm scope Design "ex2_rlc"
\i (01:19:50) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:19:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" "167:All Layers" )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" "167:All Layers" ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet 78:Spacing "111:Net Class-Class" "112:All Layers" "169:All Layers" )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 78:Spacing "111:Net Class-Class" "112:All Layers" ) )
\i (01:19:50) cm select ( frame ( kConsmgr workbook 78:Spacing "111:Net Class-Class" "112:All Layers" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:50) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:19:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:19:50) cm selectDesignTab ( kConsmgr worksheet 78:Spacing "111:Net Class-Class" "112:All Layers" "169:All Layers" ) 0
\i (01:19:50) cm newView ( kConsmgr worksheet 78:Spacing 94:Net "95:All Layers" "1:All Layers" )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 78:Spacing 94:Net "95:All Layers" ) )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 78:Spacing 94:Net "95:All Layers" ) )
\i (01:19:51) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:51) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:51) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:19:51) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:19:51) cm selectDesignTab ( kConsmgr worksheet 78:Spacing 94:Net "95:All Layers" "1:All Layers" ) 0
\i (01:19:51) cm newView ( kConsmgr worksheet 78:Spacing "346:Inter Layer" 344:Spacing 345:Spacing )
\i (01:19:51) cm newView ( kConsmgr worksheet 78:Spacing "111:Net Class-Class" "343:CSet assignment matrix" "342:CSet assignment matrix" )
\i (01:19:51) cm newView ( kConsmgr worksheet 78:Spacing 126:Region "127:All Layers" "134:All Layers" )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 78:Spacing 126:Region "127:All Layers" ) )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 78:Spacing 126:Region "127:All Layers" ) )
\i (01:19:51) cm selectDesignTab ( kConsmgr worksheet 78:Spacing 126:Region "127:All Layers" "134:All Layers" ) 0
\i (01:19:51) cm newView ( kConsmgr worksheet 400:Manufacturing "401:Design for Fabrication" "402:DFF Constraint Set" 403:Outline )
\i (01:19:51) cm newView ( kConsmgr worksheet 400:Manufacturing "454:Design for Assembly" "455:DFA Constraint Set" 459:Pastemask )
\i (01:19:51) cm newView ( kConsmgr worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 144:Properties 14:Net "36:General Properties" ) )
\i (01:19:51) cm select ( frame ( kConsmgr workbook 144:Properties 14:Net "36:General Properties" ) )
\i (01:19:51) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:51) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:19:51) cm selectDesignTab ( kConsmgr worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" ) 0
\i (01:19:51) setwindow pcb
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Properties
\i (01:19:51) QtSignal m_domainSelector WS_Properties itemSelectionChanged Net "General Properties"
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:19:51) QtSignal m_domainSelector WS_Electrical itemSelectionChanged "Electrical Constraint Set" +
\i (01:19:51) QtSignal Routing Wiring
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (01:19:51) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (01:19:51) QtSignal "All Layers"
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (01:19:51) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:19:51) QtSignal "All Layers"
\i (01:19:51) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Spacing
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (01:19:51) QtSignal "All Layers"
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "All Layers"
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (01:19:51) QtSignal ILC_widget345 ILC_m_cbCls1345 CurrentIndexChanged Geometries
\i (01:19:51) QtSignal ILC_widget345 ILC_m_cbCls2345 CurrentIndexChanged Geometries
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Inter Layer" Spacing
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "CSet assignment matrix"
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Region "All Layers"
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Manufacturing
\i (01:19:51) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication" +
\i (01:19:51) QtSignal "DFF Constraint Set" Outline
\i (01:19:51) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (01:19:51) QtSignal "DFA Constraint Set" Pastemask
\i (01:19:51) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Properties
\i (01:19:51) QtSignal m_domainSelector WS_Properties itemSelectionChanged
\i (01:19:51) QtSignal m_domainSelector WS_Properties itemSelectionChanged Net "General Properties"
\i (01:19:55) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (01:19:55) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:19:56) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:19:56) QtSignal "All Layers"
\i (01:19:56) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (01:20:06) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:20:06) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:20:06) QtSignal "All Layers"
\i (01:21:01) pick grid 28.227 22.854
\t (01:21:01) last pick:  27.940 22.860
\t (01:21:01) last pick:  28.267 22.860
\i (01:21:20) prepopup 58.652 26.390
\i (01:21:22) cancel 
\i (01:21:22) generaledit 
\i (01:21:31) add connect 
\t (01:21:31) Pick first element.
\i (01:21:35) setwindow form.mini
\i (01:21:35) FORM mini alt_or_working WL 
\i (01:21:38) setwindow form.acon_working_layers
\i (01:21:38) FORM acon_working_layers all_on_off YES 
\i (01:21:40) FORM acon_working_layers close  
\i (01:21:43) setwindow pcb
\i (01:21:43) pick grid 51.536 24.469
\t (01:21:43) last pick:  51.435 24.765
\i (01:21:43) setwindow cmgr
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:21:43) last pick:  51.435 24.765
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:47) setwindow pcb
\i (01:21:47) pick grid 51.493 7.271
\t (01:21:47) last pick:  51.435 6.985
\i (01:21:47) setwindow cmgr
\i (01:21:47) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:47) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:47) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:47) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:21:47) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:47) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:21:47) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:21:47) No DRC errors detected.
\i (01:22:01) setwindow pcb
\i (01:22:01) pick grid 21.723 11.767
\t (01:22:01) last pick:  21.590 12.065
\i (01:22:01) setwindow cmgr
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:22:01) No DRC errors detected.
\i (01:22:08) setwindow pcb
\i (01:22:08) mouse_pos 18.100 21.981
\i (01:22:08) mouse_pos 16.441 24.469
\i (01:22:10) prepopup 21.461 31.061
\i (01:22:11) cancel 
\i (01:22:11) setwindow cmgr
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:22:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:22:11) setwindow pcb
\i (01:22:11) generaledit 
\i (01:22:15) zoom in 1 
\i (01:22:15) setwindow pcb
\i (01:22:15) zoom in 30.060 25.299
\i (01:22:15) trapsize 109
\i (01:22:16) zoom out 1 
\i (01:22:16) setwindow pcb
\i (01:22:16) zoom out 30.061 25.125
\i (01:22:16) trapsize 218
\i (01:22:48) done 
\i (01:22:48) place manual 
\i (01:22:48) FORM plc_manual placement_list 
\i (01:22:48) FORM plc_manual categories Components by refdes 
\i (01:22:48) trapsize 218
\i (01:22:52) setwindow form.plc_manual
\i (01:22:52) FORM plc_manual hide  
\i (01:23:02) setwindow pcb
\i (01:23:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:23:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:23:02) QtSignal "All Layers"
\i (01:23:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:23:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:23:14) QtSignal "All Layers"
\i (01:23:52) refdes L1 
\w (01:23:52) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (01:23:52) Placing L1 / INDUCTOR_SMDRES_100N / SMDRES on Top.
\i (01:23:52) xname_flush 
\i (01:23:55) prepopup 21.024 8.886
\i (01:23:56) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:23:56) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:23:56) QtSignal "All Layers"
\i (01:23:56) cancel 
\i (01:23:56) generaledit 
\i (01:24:13) quickplace 
\i (01:41:40) pick grid 33.596 21.327
\t (01:41:40) last pick:  33.020 20.320
\i (01:41:40) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "Start Page"
\i (01:41:41) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged ex2_rlc
\i (01:41:44) zoom out 1 
\i (01:41:44) setwindow pcb
\i (01:41:44) zoom out 53.021 28.660
\i (01:41:44) trapsize 437
\i (01:41:50) setwindow form.quickplc
\i (01:41:50) FORM quickplc cancel  
\i (01:41:50) setwindow pcb
\i (01:41:50) generaledit 
\i (01:41:51) drag_start grid 59.655 32.589
\i (01:41:53) drag_stop 10.329 8.581
\i (01:41:53) setwindow cmgr
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:54) setwindow pcb
\i (01:41:54) pick grid 50.314 20.279
\t (01:41:54) last pick:  50.800 20.320
\i (01:41:55) drag_start grid 57.647 33.287
\i (01:41:57) drag_stop 26.306 26.391
\i (01:41:57) setwindow cmgr
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:41:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:00) setwindow pcb
\i (01:42:00) prepopup 41.322 29.184
\i (01:42:01) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:42:01) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:42:01) QtSignal "All Layers"
\i (01:42:01) pop dyn_option_select @:@Delete 
\i (01:42:01) delete 
\i (01:42:01) generaledit 
\i (01:42:03) drag_start grid 44.639 34.684
\i (01:42:04) drag_stop 23.512 27.700
\i (01:42:04) setwindow cmgr
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:05) setwindow pcb
\i (01:42:05) zoom in 1 
\i (01:42:05) setwindow pcb
\i (01:42:05) zoom in 24.822 28.137
\i (01:42:05) trapsize 218
\i (01:42:06) zoom in 1 
\i (01:42:06) setwindow pcb
\i (01:42:06) zoom in 24.866 27.613
\i (01:42:06) trapsize 109
\i (01:42:09) prepopup 25.935 26.501
\i (01:42:10) pop dyn_option_select @:@Delete 
\i (01:42:10) delete 
\i (01:42:10) generaledit 
\i (01:42:11) pick grid 28.424 24.929
\t (01:42:11) last pick:  27.940 25.400
\i (01:42:11) setwindow cmgr
\i (01:42:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:11) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:11) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:11) setwindow pcb
\i (01:42:11) prepopup 28.664 24.842
\i (01:42:12) pop dyn_option_select @:@Delete 
\i (01:42:12) delete 
\i (01:42:12) generaledit 
\i (01:42:13) pick grid 28.052 25.147
\t (01:42:13) last pick:  27.940 25.400
\i (01:42:14) zoom out 1 
\i (01:42:14) setwindow pcb
\i (01:42:14) zoom out 29.209 27.374
\i (01:42:14) trapsize 218
\i (01:42:15) drag_start grid 25.717 26.893
\i (01:42:16) drag_stop 48.678 24.536
\i (01:42:16) setwindow cmgr
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:16) setwindow pcb
\i (01:42:16) prepopup 44.487 24.580
\i (01:42:18) prepopup 44.618 25.016
\i (01:42:19) pop dyn_option_select @:@Delete 
\i (01:42:19) delete 
\t (01:42:19) Selected item not valid for current operation, ignored: Ratsnest "Gnd, C1.1:J1.2"
\t (01:42:19) Selected item not valid for current operation, ignored: Drc Error "Bottom, Line To Line Spacing"
\t (01:42:19) Selected item not valid for current operation, ignored: Drc Error "Bottom, Line To Line Spacing"
\i (01:42:19) generaledit 
\i (01:42:19) setwindow cmgr
\i (01:42:19) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:19) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:19) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:19) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:19) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:19) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:19) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:19) setwindow pcb
\i (01:42:19) zoom out 1 
\i (01:42:19) setwindow pcb
\i (01:42:19) zoom out 44.051 25.496
\i (01:42:19) trapsize 437
\i (01:42:20) drag_start grid 47.603 28.989
\i (01:42:20) drag_stop 56.596 22.354
\i (01:42:21) prepopup 51.619 25.235
\i (01:42:22) pop dyn_option_select @:@Delete 
\i (01:42:22) delete 
\i (01:42:22) generaledit 
\i (01:42:22) zoom in 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom in 25.429 24.274
\i (01:42:22) trapsize 218
\i (01:42:23) zoom in 1 
\i (01:42:23) setwindow pcb
\i (01:42:23) zoom in 25.429 24.274
\i (01:42:23) trapsize 109
\i (01:42:26) add connect 
\t (01:42:26) Pick first element.
\i (01:42:27) pick grid 23.552 25.235
\t (01:42:27) last pick:  23.495 25.400
\t (01:42:27) last pick:  23.512 25.383
\i (01:42:27) setwindow cmgr
\i (01:42:27) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:27) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:27) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:27) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:27) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:27) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:27) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:42:27) Target Via is defined from TOP to BOTTOM.
\t (01:42:27) last pick:  23.512 25.383
\i (01:42:27) setwindow pcb
\i (01:42:27) mouse_pos 25.124 23.423
\i (01:42:28) pick grid 25.735 22.987
\t (01:42:28) last pick:  26.035 22.860
\i (01:42:28) setwindow cmgr
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:28) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:42:28) No DRC errors detected.
\t (01:42:28) Pick first element.
\i (01:42:29) setwindow pcb
\i (01:42:29) prepopup 28.005 25.846
\i (01:42:31) done 
\i (01:42:31) generaledit 
\i (01:42:31) pick grid 27.066 26.239
\t (01:42:31) last pick:  27.305 26.035
\i (01:42:32) pick grid 23.290 25.344
\t (01:42:32) last pick:  23.495 25.400
\i (01:42:32) setwindow cmgr
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:32) setwindow pcb
\i (01:42:32) pick grid dbl 23.290 25.344
\t (01:42:32) last pick:  23.495 25.400
\i (01:42:32) setwindow cmgr
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:33) setwindow pcb
\i (01:42:33) pick grid 23.770 25.519
\t (01:42:33) last pick:  23.495 25.400
\i (01:42:33) setwindow cmgr
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:33) setwindow pcb
\i (01:42:33) pick grid dbl 23.770 25.519
\t (01:42:33) last pick:  23.495 25.400
\i (01:42:33) setwindow cmgr
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:33) setwindow pcb
\i (01:42:33) prepopup 23.596 25.497
\i (01:42:34) pop dyn_option_select @:@Delete 
\i (01:42:34) delete 
\i (01:42:34) generaledit 
\i (01:42:35) prepopup 26.106 22.463
\i (01:42:36) pop dyn_option_select @:@Delete 
\i (01:42:36) setwindow cmgr
\i (01:42:36) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:36) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:36) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:36) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:36) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:36) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:36) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:36) setwindow pcb
\i (01:42:36) delete 
\i (01:42:36) generaledit 
\i (01:42:39) drag_start grid 23.509 25.169
\i (01:42:39) setwindow cmgr
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:39) setwindow pcb
\i (01:42:39) slide 
\t (01:42:39) Waiting for the destination pick.
\i (01:42:39) drag_stop grid 23.618 23.031
\t (01:42:39) No DRC errors detected.
\i (01:42:40) generaledit 
\i (01:42:42) pick grid 28.507 22.594
\t (01:42:42) last pick:  28.575 22.860
\i (01:42:42) setwindow cmgr
\i (01:42:42) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:42) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:42) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:42) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:42) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:42) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:42) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:43) setwindow pcb
\i (01:42:43) prepopup 29.467 23.314
\i (01:42:44) drag_start grid 29.554 24.711
\i (01:42:45) drag_stop 32.392 13.340
\i (01:42:45) setwindow cmgr
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:46) setwindow pcb
\i (01:42:46) prepopup 30.013 20.652
\i (01:42:47) pop dyn_option_select @:@Delete 
\i (01:42:47) delete 
\i (01:42:47) generaledit 
\i (01:42:49) drag_start grid 27.590 21.917
\i (01:42:49) drag_stop 31.955 14.344
\i (01:42:49) setwindow cmgr
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:49) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:49) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:49) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:50) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:50) setwindow pcb
\i (01:42:50) prepopup 28.659 19.910
\i (01:42:52) pop dyn_option_select @:@Delete 
\i (01:42:52) delete 
\t (01:42:52) Selected item not valid for current operation, ignored: Ratsnest "Gnd, J1.2:C1.1"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\t (01:42:52) Selected item not valid for current operation, ignored: Drc Error "Top, Line To Line Spacing"
\i (01:42:52) generaledit 
\i (01:42:52) setwindow cmgr
\i (01:42:52) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:52) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:52) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:52) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:52) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:52) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:52) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:52) setwindow pcb
\i (01:42:52) zoom out 1 
\i (01:42:52) setwindow pcb
\i (01:42:52) zoom out 31.060 19.713
\i (01:42:52) trapsize 218
\i (01:42:52) zoom out 1 
\i (01:42:52) setwindow pcb
\i (01:42:52) zoom out 31.104 19.582
\i (01:42:52) trapsize 437
\i (01:42:53) zoom in 1 
\i (01:42:53) setwindow pcb
\i (01:42:53) zoom in 41.318 19.146
\i (01:42:53) trapsize 218
\i (01:42:53) zoom in 1 
\i (01:42:53) setwindow pcb
\i (01:42:53) zoom in 31.365 17.880
\i (01:42:53) trapsize 109
\i (01:42:54) pick grid 28.637 22.529
\t (01:42:54) last pick:  28.575 22.225
\i (01:42:54) setwindow cmgr
\i (01:42:54) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:54) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:54) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:54) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:54) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:54) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:54) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:56) setwindow pcb
\i (01:42:56) pick grid 28.593 22.442
\t (01:42:56) last pick:  28.575 22.225
\i (01:42:56) setwindow cmgr
\i (01:42:56) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:56) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:56) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:56) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:56) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:58) setwindow pcb
\i (01:42:58) drag_start grid 28.637 22.595
\i (01:42:58) drag_stop 28.768 14.694
\i (01:42:58) setwindow cmgr
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:42:58) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:00) setwindow pcb
\i (01:43:00) pick grid 28.550 22.573
\t (01:43:00) last pick:  28.575 22.860
\i (01:43:00) setwindow cmgr
\i (01:43:00) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:00) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:00) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:00) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:00) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:00) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:00) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:01) setwindow pcb
\i (01:43:01) drag_start grid 28.615 22.617
\i (01:43:01) setwindow cmgr
\i (01:43:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:01) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:01) setwindow pcb
\i (01:43:01) slide 
\t (01:43:01) Waiting for the destination pick.
\i (01:43:02) roam y 16
\i (01:43:02) drag_stop grid 30.012 11.089
\t (01:43:02) No DRC errors detected.
\i (01:43:02) generaledit 
\i (01:43:04) pick grid 23.377 17.287
\t (01:43:04) last pick:  23.495 17.145
\i (01:43:04) setwindow cmgr
\i (01:43:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:04) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:04) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:05) setwindow pcb
\i (01:43:05) drag_start grid 23.224 17.309
\i (01:43:05) setwindow cmgr
\i (01:43:05) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:05) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:05) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:05) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:05) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:05) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:05) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:05) setwindow pcb
\i (01:43:05) slide 
\t (01:43:05) Waiting for the destination pick.
\i (01:43:07) drag_stop grid 29.074 12.137
\t (01:43:07) No DRC errors detected.
\i (01:43:07) generaledit 
\i (01:43:08) pick grid 29.292 11.940
\t (01:43:08) last pick:  29.210 12.065
\i (01:43:08) setwindow cmgr
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:08) setwindow pcb
\i (01:43:08) pick grid 29.597 11.940
\t (01:43:08) last pick:  29.845 12.065
\i (01:43:08) setwindow cmgr
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:09) setwindow pcb
\i (01:43:09) zoom out 1 
\i (01:43:09) setwindow pcb
\i (01:43:09) zoom out 29.990 12.486
\i (01:43:09) trapsize 218
\i (01:43:09) zoom in 1 
\i (01:43:09) setwindow pcb
\i (01:43:09) zoom in 29.292 11.918
\i (01:43:09) trapsize 109
\i (01:43:10) zoom in 1 
\i (01:43:10) setwindow pcb
\i (01:43:10) zoom in 29.292 11.918
\i (01:43:10) trapsize 55
\i (01:43:10) zoom in 1 
\i (01:43:10) setwindow pcb
\i (01:43:10) zoom in 29.293 11.918
\i (01:43:10) trapsize 27
\i (01:43:10) zoom in 1 
\i (01:43:10) setwindow pcb
\i (01:43:10) zoom in 29.293 11.918
\i (01:43:10) trapsize 14
\i (01:43:10) zoom out 1 
\i (01:43:10) setwindow pcb
\i (01:43:10) zoom out 29.399 12.139
\i (01:43:10) trapsize 27
\i (01:43:11) zoom out 1 
\i (01:43:11) setwindow pcb
\i (01:43:11) zoom out 29.406 12.145
\i (01:43:11) trapsize 55
\i (01:43:12) pick grid 29.274 11.960
\t (01:43:12) last pick:  29.210 12.065
\i (01:43:12) setwindow cmgr
\i (01:43:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:12) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:12) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:12) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:13) setwindow pcb
\i (01:43:13) pick grid 29.176 12.004
\t (01:43:13) last pick:  29.210 12.065
\i (01:43:13) setwindow cmgr
\i (01:43:13) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:13) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:13) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:13) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:13) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:13) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:13) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) setwindow pcb
\i (01:43:14) pick grid 29.601 12.037
\t (01:43:14) last pick:  29.845 12.065
\i (01:43:14) setwindow cmgr
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) setwindow pcb
\i (01:43:14) pick grid dbl 29.601 12.037
\t (01:43:14) last pick:  29.845 12.065
\i (01:43:14) setwindow cmgr
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) setwindow pcb
\i (01:43:14) pick grid 29.198 12.037
\t (01:43:14) last pick:  29.210 12.065
\i (01:43:14) setwindow cmgr
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:14) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) setwindow pcb
\i (01:43:15) pick grid 29.536 12.004
\t (01:43:15) last pick:  29.845 12.065
\i (01:43:15) setwindow cmgr
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) setwindow pcb
\i (01:43:15) pick grid 29.252 12.015
\t (01:43:15) last pick:  29.210 12.065
\i (01:43:15) setwindow cmgr
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) setwindow pcb
\i (01:43:15) drag_start grid 29.569 11.971
\i (01:43:15) setwindow cmgr
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:15) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:15) setwindow pcb
\i (01:43:15) slide 
\t (01:43:15) Waiting for the destination pick.
\i (01:43:15) drag_stop grid 29.209 11.971
\t (01:43:15) No DRC errors detected.
\i (01:43:15) generaledit 
\i (01:43:16) zoom out 1 
\i (01:43:16) setwindow pcb
\i (01:43:16) zoom out 30.289 14.056
\i (01:43:16) trapsize 109
\i (01:43:18) drag_start grid 29.307 11.960
\i (01:43:18) setwindow cmgr
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:18) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:18) setwindow pcb
\i (01:43:18) slide 
\t (01:43:18) Waiting for the destination pick.
\i (01:43:23) drag_stop grid 20.402 10.214
\t (01:43:23) No DRC errors detected.
\i (01:43:23) generaledit 
\i (01:43:24) drag_start grid 32.428 10.214
\i (01:43:24) setwindow cmgr
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:24) setwindow pcb
\i (01:43:24) slide 
\t (01:43:24) Waiting for the destination pick.
\i (01:43:25) drag_stop grid 32.690 11.938
\t (01:43:25) No DRC errors detected.
\i (01:43:25) generaledit 
\i (01:43:26) zoom in 1 
\i (01:43:26) setwindow pcb
\i (01:43:26) zoom in 27.277 19.599
\i (01:43:26) trapsize 55
\i (01:43:27) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out 26.644 19.720
\i (01:43:28) trapsize 109
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out 26.644 19.719
\i (01:43:28) trapsize 218
\i (01:43:31) drag_start grid 51.132 8.632
\i (01:43:32) roam y -16
\i (01:43:32) roam y -16
\i (01:43:32) drag_stop 9.708 28.048
\i (01:43:32) setwindow cmgr
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:43:32) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:43:34) setwindow pcb
\i (01:43:34) prepopup 18.569 22.766
\i (01:43:36) pop dyn_option_select @:@Delete 
\i (01:43:36) delete 
\t (01:43:36) Selected item not valid for current operation, ignored: Pin "J1.2 (Gnd)"
\t (01:43:36) Selected item not valid for current operation, ignored: Pin "J1.1 (Vcc)"
\t (01:43:36) Selected item not valid for current operation, ignored: Pin "C1.1 (Gnd)"
\t (01:43:36) Selected item not valid for current operation, ignored: Pin "C1.2 (N00125)"
\i (01:43:36) generaledit 
\i (01:43:37) zoom out 1 
\i (01:43:37) setwindow pcb
\i (01:43:37) zoom out 28.870 22.635
\i (01:43:37) trapsize 437
\i (01:43:38) pick grid 38.736 26.738
\t (01:43:38) last pick:  38.735 26.670
\i (01:43:39) delete 
\i (01:43:40) drag_start grid 14.641 26.651
\i (01:43:40) drag_stop 49.212 10.063
\i (01:43:41) pick grid 44.323 24.555
\t (01:43:41) last pick:  44.450 24.765
\i (01:43:41) zoom in 1 
\i (01:43:41) setwindow pcb
\i (01:43:41) zoom in 28.434 26.039
\i (01:43:41) trapsize 218
\i (01:43:42) zoom out 1 
\i (01:43:42) setwindow pcb
\i (01:43:42) zoom out 28.696 26.039
\i (01:43:42) trapsize 437
\i (01:43:46) pick grid 73.220 19.317
\t (01:43:46) last pick:  73.025 19.050
\i (01:43:51) pick grid 36.553 -6.873
\t (01:43:51) last pick:  36.830 -6.985
\i (01:43:54) zoom out 1 
\i (01:43:54) setwindow pcb
\i (01:43:54) zoom out 59.601 26.127
\i (01:43:54) trapsize 873
\i (01:43:57) zoom in 1 
\i (01:43:57) setwindow pcb
\i (01:43:57) zoom in 53.016 20.365
\i (01:43:57) trapsize 437
\i (01:43:58) zoom out 1 
\i (01:43:58) setwindow pcb
\i (01:43:58) zoom out 6.746 29.794
\i (01:43:58) trapsize 873
\i (01:43:59) zoom in 1 
\i (01:43:59) setwindow pcb
\i (01:43:59) zoom in -4.604 20.715
\i (01:43:59) trapsize 437
\i (01:43:59) zoom out 1 
\i (01:43:59) setwindow pcb
\i (01:43:59) zoom out 19.753 28.136
\i (01:43:59) trapsize 873
\i (01:44:00) zoom in 1 
\i (01:44:00) setwindow pcb
\i (01:44:00) zoom in 0.023 40.270
\i (01:44:00) trapsize 437
\i (01:44:01) drag_start grid 53.015 22.373
\i (01:44:02) drag_stop 39.396 44.199
\i (01:44:02) drag_start grid 95.182 6.222
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) roam y 16
\i (01:44:03) drag_stop 92.738 -16.214
\i (01:44:03) drag_start grid 87.936 38.611
\i (01:44:03) roam y -16
\i (01:44:03) roam y -16
\i (01:44:03) roam y -16
\i (01:44:04) drag_stop 84.793 41.754
\i (01:44:05) drag_start grid 86.539 44.461
\i (01:44:05) roam y -16
\i (01:44:05) roam y -16
\i (01:44:05) roam y -16
\i (01:44:05) roam y -16
\i (01:44:05) drag_stop 85.404 57.818
\i (01:44:12) quickplace 
\i (01:45:19) pick grid 77.460 20.365
\t (01:45:19) last pick:  77.470 20.320
\i (01:46:04) setwindow form.quickplc
\i (01:46:04) FORM quickplc place  
\w (01:46:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (01:46:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (01:46:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (01:46:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (01:46:11) setwindow pcb
\i (01:46:11) pick grid 18.531 54.762
\t (01:46:11) last pick:  18.415 54.610
\i (01:46:19) setwindow form.quickplc
\i (01:46:19) FORM quickplc done  
\i (01:46:19) setwindow pcb
\i (01:46:19) generaledit 
\i (01:46:20) zoom out 1 
\i (01:46:20) setwindow pcb
\i (01:46:20) zoom out 32.063 52.318
\i (01:46:20) trapsize 873
\i (01:46:21) drag_start grid 46.032 69.429
\i (01:46:22) drag_stop -16.127 -22.936
\i (01:46:22) setwindow cmgr
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:22) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) setwindow pcb
\i (01:46:23) pick grid 97.016 57.032
\t (01:46:23) last pick:  97.155 57.150
\i (01:46:23) drag_start grid 113.778 55.111
\i (01:46:23) drag_stop -37.952 -47.381
\i (01:46:23) setwindow cmgr
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:23) setwindow pcb
\i (01:46:23) drag_start grid 103.127 65.762
\i (01:46:24) drag_stop -48.952 -37.429
\i (01:46:24) setwindow cmgr
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( Design "ex2_rlc" ) )
\i (01:46:24) cm expand ( row ( "Net Class" "BASENETS" ) )
\i (01:46:24) setwindow pcb
\i (01:46:24) pick grid 108.016 20.191
\t (01:46:24) last pick:  107.950 20.320
\i (01:46:43) zoom in 1 
\i (01:46:43) setwindow pcb
\i (01:46:43) zoom in 20.191 47.254
\i (01:46:43) trapsize 437
\i (01:46:50) trapsize 445
\i (01:46:52) trapsize 362
\i (01:46:58) move 
\t (01:46:58) Select element(s) to move.
\i (01:46:59) zoom in 1 
\i (01:46:59) setwindow pcb
\i (01:46:59) zoom in 22.133 46.226
\i (01:46:59) trapsize 181
\i (01:47:00) zoom out 1 
\i (01:47:00) setwindow pcb
\i (01:47:00) zoom out 22.170 45.829
\i (01:47:00) trapsize 362
\i (01:47:00) zoom out 1 
\i (01:47:00) setwindow pcb
\i (01:47:00) zoom out 11.247 51.036
\i (01:47:00) trapsize 723
\i (01:47:00) zoom in 1 
\i (01:47:00) setwindow pcb
\i (01:47:00) zoom in 11.101 58.942
\i (01:47:00) trapsize 362
\i (01:47:02) drag_start grid 32.224 54.240
\i (01:47:02) roam y -32
\i (01:47:02) roam y -16
\i (01:47:02) roam y -16
\i (01:47:02) roam y -16
\i (01:47:02) drag_stop 30.416 64.801
\i (01:47:14) trapsize 487
\i (01:47:20) trapsize 488
\i (01:47:20) trapsize 596
\i (01:47:28) trapsize 598
\i (01:47:28) trapsize 970
\i (01:47:29) trapsize 996
\i (01:47:29) trapsize 982
\i (01:47:29) trapsize 842
\i (01:47:29) trapsize 781
\i (01:47:29) trapsize 774
\i (01:47:29) trapsize 767
\i (01:47:30) trapsize 764
\i (01:47:30) trapsize 761
\i (01:47:30) trapsize 760
\i (01:47:38) xNet Vcc 
\t (01:47:38) Nets are not selectable at this time.
\i (01:47:38) xname_flush 
\i (01:47:45) xNet Gnd 
\t (01:47:45) Nets are not selectable at this time.
\i (01:47:45) xNet N00125 
\t (01:47:45) Nets are not selectable at this time.
\i (01:47:45) xNet Vcc 
\t (01:47:45) Nets are not selectable at this time.
\i (01:47:45) xrefdes L1 
\i (01:47:45) xrefdes J1 
\i (01:47:45) xNet N00094 
\t (01:47:45) Nets are not selectable at this time.
\i (01:47:45) xrefdes R1 
\i (01:47:45) xname_flush 
\i (01:47:45) trapsize 191
\i (01:48:27) xrefdes R1 
\i (01:48:27) xname_flush 
\i (01:48:27) trapsize 191
\t (01:48:27) last pick:  18.516 51.489
\t (01:48:27) Moving R1 / R_RES400_330 / RES400.
\t (01:48:27) Pick new location for the element(s).
\i (01:48:28) xrefdes J1 
\i (01:48:28) xname_flush 
\i (01:48:34) xNet Gnd 
\t (01:48:34) Nets are not selectable at this time.
\i (01:48:34) xNet Vcc 
\t (01:48:34) Nets are not selectable at this time.
\i (01:48:34) xrefdes J1 
\i (01:48:34) xNet N00094 
\t (01:48:34) Nets are not selectable at this time.
\i (01:48:34) xrefdes R1 
\i (01:48:34) xname_flush 
\i (01:48:37) zoom out 1 
\i (01:48:37) setwindow pcb
\i (01:48:37) zoom out 14.580 55.059
\i (01:48:37) trapsize 382
\i (01:48:41) pick grid 30.184 68.369
\t (01:48:41) last pick:  30.480 68.580
\i (01:49:00) move 
\t (01:49:00) Select element(s) to move.
\i (01:49:03) xrefdes J1 
\i (01:49:03) xname_flush 
\i (01:49:03) trapsize 65
\t (01:49:03) last pick:  7.474 51.578
\t (01:49:03) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:49:03) Pick new location for the element(s).
\i (01:49:04) xrefdes L1 
\i (01:49:04) xname_flush 
\i (01:49:06) zoom out 1 
\i (01:49:06) setwindow pcb
\i (01:49:06) zoom out 9.250 54.186
\i (01:49:06) trapsize 131
\i (01:49:07) zoom out 1 
\i (01:49:07) setwindow pcb
\i (01:49:07) zoom out 8.568 53.714
\i (01:49:07) trapsize 262
\i (01:49:08) zoom out 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom out 10.297 55.546
\i (01:49:08) trapsize 524
\i (01:49:08) zoom out 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom out 10.297 55.547
\i (01:49:08) trapsize 1047
\i (01:49:11) zoom in 1 
\i (01:49:11) setwindow pcb
\i (01:49:11) zoom in 9.078 66.271
\i (01:49:11) trapsize 524
\i (01:49:15) pick grid 10.230 64.281
\t (01:49:15) last pick:  10.160 64.135
\i (01:49:21) move 
\t (01:49:21) Select element(s) to move.
\i (01:49:28) xrefdes R2 
\i (01:49:28) xNet Gnd 
\t (01:49:28) Nets are not selectable at this time.
\i (01:49:28) xNet N00125 
\t (01:49:28) Nets are not selectable at this time.
\i (01:49:28) xNet Vcc 
\t (01:49:28) Nets are not selectable at this time.
\i (01:49:28) xrefdes L1 
\i (01:49:28) xrefdes C1 
\i (01:49:28) xrefdes J1 
\i (01:49:28) xNet N00094 
\t (01:49:28) Nets are not selectable at this time.
\i (01:49:28) xrefdes R1 
\i (01:49:28) xname_flush 
\i (01:49:28) trapsize 394
\i (01:49:33) move 
\t (01:49:33) Select element(s) to move.
\i (01:49:35) pick grid 18.653 91.764
\t (01:49:35) last pick:  18.415 92.075
\i (01:49:40) move 
\t (01:49:40) Select element(s) to move.
\i (01:49:43) xrefdes R2 
\i (01:49:43) xNet Gnd 
\t (01:49:43) Nets are not selectable at this time.
\i (01:49:43) xNet N00125 
\t (01:49:43) Nets are not selectable at this time.
\i (01:49:43) xNet Vcc 
\t (01:49:43) Nets are not selectable at this time.
\i (01:49:43) xrefdes L1 
\i (01:49:43) xrefdes C1 
\i (01:49:43) xrefdes J1 
\i (01:49:43) xNet N00094 
\t (01:49:43) Nets are not selectable at this time.
\i (01:49:43) xrefdes R1 
\i (01:49:43) xname_flush 
\i (01:49:43) trapsize 394
\i (01:49:47) drag_start grid 21.409 60.032
\i (01:49:48) drag_stop 41.566 43.418
\i (01:49:48) pick grid 33.613 73.812
\t (01:49:48) last pick:  33.655 73.660
\t (01:49:48) Element has no origin, using pick.
\t (01:49:48) Element has no origin, using pick.
\t (01:49:48) Element has no origin, using pick.
\t (01:49:48) Moving R2 / R_RES400_330 / RES400.
\t (01:49:48) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:49:48) Pick new location for the element(s).
\i (01:49:51) pick grid 34.007 68.536
\t (01:49:51) last pick:  34.290 68.580
\i (01:49:52) pick grid 40.464 59.009
\t (01:49:52) last pick:  40.640 59.055
\i (01:49:56) trapsize 187
\i (01:49:57) zoom out 1 
\i (01:49:57) setwindow pcb
\i (01:49:57) zoom out 31.998 56.840
\i (01:49:57) trapsize 375
\i (01:49:57) zoom out 1 
\i (01:49:57) setwindow pcb
\i (01:49:57) zoom out 53.857 56.841
\i (01:49:57) trapsize 750
\i (01:49:57) zoom out 1 
\i (01:49:57) setwindow pcb
\i (01:49:57) zoom out 157.564 56.690
\i (01:49:57) trapsize 1373
\i (01:49:58) zoom in 1 
\i (01:49:58) setwindow pcb
\i (01:49:58) zoom in 93.294 57.333
\i (01:49:58) trapsize 686
\i (01:49:58) zoom in 1 
\i (01:49:58) setwindow pcb
\i (01:49:58) zoom in 42.490 51.157
\i (01:49:58) trapsize 343
\i (01:49:58) zoom out 1 
\i (01:49:58) setwindow pcb
\i (01:49:58) zoom out 29.863 40.932
\i (01:49:58) trapsize 686
\i (01:49:59) zoom in 1 
\i (01:49:59) setwindow pcb
\i (01:49:59) zoom in 18.882 34.343
\i (01:49:59) trapsize 343
\i (01:49:59) zoom out 1 
\i (01:49:59) setwindow pcb
\i (01:49:59) zoom out 18.745 29.334
\i (01:49:59) trapsize 686
\i (01:50:00) drag_start grid 67.333 58.843
\i (01:50:00) roam y 32
\i (01:50:00) roam y 32
\i (01:50:00) roam y 48
\i (01:50:00) roam y 16
\i (01:50:00) roam y 16
\i (01:50:00) roam y 16
\i (01:50:01) roam x -16
\i (01:50:01) roam x -32
\i (01:50:01) roam x -32
\i (01:50:01) roam x -16
\i (01:50:01) roam x -16
\i (01:50:01) roam x -16
\i (01:50:01) roam x -16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 32
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) roam y 16
\i (01:50:01) drag_stop -20.902 -21.040
\i (01:50:02) pick grid 56.098 52.392
\t (01:50:02) last pick:  55.880 52.705
\t (01:50:02) Element has no origin, using pick.
\t (01:50:02) Element has no origin, using pick.
\t (01:50:02) Element has no origin, using pick.
\t (01:50:02) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:50:02) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:50:02) Moving R2 / R_RES400_330 / RES400.
\t (01:50:02) Pick new location for the element(s).
\i (01:50:04) pick grid 62.961 60.078
\t (01:50:04) last pick:  62.865 60.325
\i (01:50:05) pick grid 112.236 38.392
\t (01:50:05) last pick:  112.395 38.100
\i (01:50:09) prepopup 129.392 53.627
\i (01:50:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:50:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:50:10) QtSignal "All Layers"
\i (01:50:10) cancel 
\i (01:50:10) generaledit 
\i (01:50:11) pick grid tgl 97.549 54.725
\t (01:50:11) last pick:  97.790 54.610
\i (01:50:12) prepopup 105.510 58.568
\i (01:50:13) pick grid 112.236 64.470
\t (01:50:13) last pick:  112.395 64.770
\i (01:50:14) pick grid 88.216 57.882
\t (01:50:14) last pick:  88.265 57.785
\i (01:50:14) pick grid 120.608 59.529
\t (01:50:14) last pick:  120.650 59.690
\i (01:50:14) pick grid dbl 120.608 59.529
\t (01:50:14) last pick:  120.650 59.690
\i (01:50:14) pick grid 120.196 59.529
\t (01:50:14) last pick:  120.015 59.690
\i (01:50:14) pick grid 119.236 59.666
\t (01:50:14) last pick:  119.380 59.690
\i (01:50:15) pick grid dbl 119.236 59.666
\t (01:50:15) last pick:  119.380 59.690
\i (01:50:15) pick grid 116.353 59.804
\t (01:50:15) last pick:  116.205 59.690
\i (01:50:15) pick grid dbl 116.353 59.804
\t (01:50:15) last pick:  116.205 59.690
\i (01:50:15) pick grid 116.216 59.804
\t (01:50:15) last pick:  116.205 59.690
\i (01:50:15) pick grid dbl 116.216 59.804
\t (01:50:15) last pick:  116.205 59.690
\i (01:50:15) pick grid 116.216 59.804
\t (01:50:15) last pick:  116.205 59.690
\i (01:50:17) zoom out 1 
\i (01:50:17) setwindow pcb
\i (01:50:17) zoom out 48.824 63.784
\i (01:50:17) trapsize 1373
\i (01:50:18) zoom in 1 
\i (01:50:18) setwindow pcb
\i (01:50:18) zoom in 13.961 49.098
\i (01:50:18) trapsize 686
\i (01:50:19) zoom in 1 
\i (01:50:19) setwindow pcb
\i (01:50:19) zoom in 15.883 43.333
\i (01:50:19) trapsize 343
\i (01:50:24) trapsize 721
\i (01:50:26) xdehilite 
\i (01:50:26) xrefdes R2 
\i (01:50:26) xNet Gnd 
\i (01:50:26) xNet N00125 
\i (01:50:26) xNet Vcc 
\i (01:50:26) xrefdes L1 
\i (01:50:26) xrefdes C1 
\i (01:50:26) xrefdes J1 
\i (01:50:26) xNet N00094 
\i (01:50:26) xrefdes R1 
\i (01:50:26) xname_flush 
\i (01:50:26) done 
\i (01:50:26) generaledit 
\i (01:50:27) pick grid 62.924 88.460
\t (01:50:27) last pick:  62.865 88.265
\i (01:50:31) move 
\t (01:50:31) Select element(s) to move.
\i (01:50:36) xrefdes J1 
\i (01:50:36) xname_flush 
\i (01:50:36) trapsize 70
\t (01:50:36) last pick:  10.160 64.135
\t (01:50:36) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:50:36) Pick new location for the element(s).
\i (01:50:37) xrefdes R1 
\i (01:50:37) xname_flush 
\i (01:50:38) xrefdes L1 
\i (01:50:38) xname_flush 
\i (01:50:39) xrefdes R2 
\i (01:50:39) xname_flush 
\i (01:50:40) xrefdes C1 
\i (01:50:40) xname_flush 
\i (01:50:43) trapsize 34
\i (01:50:44) zoom out 1 
\i (01:50:44) setwindow pcb
\i (01:50:44) zoom out 13.269 63.308
\i (01:50:44) trapsize 67
\i (01:50:44) zoom out 1 
\i (01:50:44) setwindow pcb
\i (01:50:44) zoom out 11.470 62.716
\i (01:50:44) trapsize 134
\i (01:50:44) zoom out 1 
\i (01:50:44) setwindow pcb
\i (01:50:44) zoom out 11.094 62.475
\i (01:50:44) trapsize 268
\i (01:50:45) zoom out 1 
\i (01:50:45) setwindow pcb
\i (01:50:45) zoom out 30.104 47.547
\i (01:50:45) trapsize 537
\i (01:50:45) zoom out 1 
\i (01:50:45) setwindow pcb
\i (01:50:45) zoom out 50.203 81.377
\i (01:50:45) trapsize 1074
\i (01:50:46) zoom in 1 
\i (01:50:46) setwindow pcb
\i (01:50:46) zoom in 26.683 20.596
\i (01:50:46) trapsize 537
\i (01:50:46) zoom in 1 
\i (01:50:46) setwindow pcb
\i (01:50:46) zoom in 31.516 18.019
\i (01:50:46) trapsize 268
\i (01:50:47) zoom out 1 
\i (01:50:47) setwindow pcb
\i (01:50:47) zoom out 35.007 25.591
\i (01:50:47) trapsize 537
\i (01:51:07) pick grid 43.813 61.355
\t (01:51:07) last pick:  43.815 61.595
\i (01:51:10) prepopup 64.004 69.195
\i (01:51:11) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:11) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:11) QtSignal "All Layers"
\i (01:51:11) oops 
\t (01:51:11) last pick:  10.160 64.135
\i (01:51:11) prepopup 53.586 76.069
\i (01:51:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:12) QtSignal "All Layers"
\i (01:51:12) oops 
\i (01:51:12) generaledit 
\i (01:51:13) prepopup 48.646 75.746
\i (01:51:18) trapsize 1128
\i (01:51:21) xdehilite 
\i (01:51:21) xrefdes R2 
\i (01:51:21) xrefdes L1 
\i (01:51:21) xrefdes C1 
\i (01:51:21) xrefdes J1 
\i (01:51:21) xrefdes R1 
\i (01:51:21) xname_flush 
\i (01:51:21) done 
\i (01:51:21) generaledit 
\i (01:51:22) pick grid 68.305 107.929
\t (01:51:22) last pick:  68.580 107.950
\i (01:51:24) move 
\t (01:51:24) Select element(s) to move.
\i (01:51:28) xrefdes R2 
\i (01:51:28) xNet Gnd 
\t (01:51:28) Nets are not selectable at this time.
\i (01:51:28) xNet N00125 
\t (01:51:28) Nets are not selectable at this time.
\i (01:51:28) xNet Vcc 
\t (01:51:28) Nets are not selectable at this time.
\i (01:51:28) xrefdes L1 
\i (01:51:28) xrefdes C1 
\i (01:51:28) xrefdes J1 
\i (01:51:28) xNet N00094 
\t (01:51:28) Nets are not selectable at this time.
\i (01:51:28) xrefdes R1 
\i (01:51:28) xname_flush 
\i (01:51:28) trapsize 449
\i (01:51:30) drag_start grid 30.726 74.247
\i (01:51:31) drag_stop 34.765 63.744
\i (01:51:33) pick grid 3.886 79.543
\t (01:51:33) last pick:  3.810 79.375
\t (01:51:33) Moving R2 / R_RES400_330 / RES400.
\t (01:51:33) Moving R1 / R_RES400_330 / RES400.
\t (01:51:33) Pick new location for the element(s).
\i (01:51:34) prepopup 5.053 80.979
\i (01:51:38) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:38) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:38) QtSignal "All Layers"
\i (01:51:38) oops 
\t (01:51:38) Reselect origin.
\i (01:51:39) prepopup 0.295 81.787
\i (01:51:39) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:39) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:39) QtSignal "All Layers"
\i (01:51:39) oops 
\t (01:51:39) Select element(s) to move.
\i (01:51:42) pick grid 18.518 81.877
\t (01:51:42) last pick:  18.415 81.915
\i (01:51:43) pick grid 16.902 77.837
\t (01:51:43) last pick:  17.145 78.105
\i (01:51:46) move 
\t (01:51:46) Select element(s) to move.
\i (01:51:49) xrefdes R2 
\i (01:51:49) xNet Gnd 
\t (01:51:49) Nets are not selectable at this time.
\i (01:51:49) xNet N00125 
\t (01:51:49) Nets are not selectable at this time.
\i (01:51:49) xNet Vcc 
\t (01:51:49) Nets are not selectable at this time.
\i (01:51:49) xrefdes L1 
\i (01:51:49) xrefdes C1 
\i (01:51:49) xrefdes J1 
\i (01:51:49) xNet N00094 
\t (01:51:49) Nets are not selectable at this time.
\i (01:51:49) xrefdes R1 
\i (01:51:49) xname_flush 
\i (01:51:49) trapsize 449
\i (01:51:52) drag_start grid 16.184 80.530
\i (01:51:53) drag_stop 21.121 77.658
\i (01:51:54) prepopup 18.966 83.672
\i (01:51:55) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:55) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:55) QtSignal "All Layers"
\i (01:51:55) oops 
\i (01:51:56) prepopup 7.297 86.814
\i (01:51:56) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:56) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:56) QtSignal "All Layers"
\i (01:51:56) oops 
\i (01:51:57) prepopup 11.336 81.967
\i (01:51:58) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:51:58) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:51:58) QtSignal "All Layers"
\i (01:51:58) done 
\i (01:51:58) generaledit 
\i (01:51:58) pick grid 1.193 82.595
\t (01:51:58) last pick:  1.270 82.550
\i (01:51:58) prepopup 1.103 82.954
\i (01:52:01) move 
\t (01:52:01) Select element(s) to move.
\i (01:52:02) xrefdes R2 
\i (01:52:02) xNet Gnd 
\t (01:52:02) Nets are not selectable at this time.
\i (01:52:02) xNet N00125 
\t (01:52:02) Nets are not selectable at this time.
\i (01:52:02) xNet Vcc 
\t (01:52:02) Nets are not selectable at this time.
\i (01:52:02) xrefdes L1 
\i (01:52:02) xrefdes C1 
\i (01:52:02) xrefdes J1 
\i (01:52:02) xNet N00094 
\t (01:52:02) Nets are not selectable at this time.
\i (01:52:02) xrefdes R1 
\i (01:52:02) xname_flush 
\i (01:52:02) trapsize 449
\i (01:52:03) trapsize 214
\i (01:52:07) drag_start grid 21.704 53.441
\i (01:52:08) drag_stop 23.585 54.253
\t (01:52:08) last pick:  21.625 53.737
\t (01:52:08) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:52:08) Pick new location for the element(s).
\i (01:52:13) zoom out 1 
\i (01:52:13) setwindow pcb
\i (01:52:13) zoom out 41.580 63.059
\i (01:52:13) trapsize 427
\i (01:52:14) pick grid 48.140 36.472
\t (01:52:14) last pick:  48.260 36.195
\i (01:52:15) prepopup 46.174 71.009
\i (01:52:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:52:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:52:16) QtSignal "All Layers"
\i (01:52:16) oops 
\t (01:52:16) last pick:  21.625 53.737
\i (01:52:16) prepopup 46.687 71.436
\i (01:52:17) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:52:17) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:52:17) QtSignal "All Layers"
\i (01:52:17) oops 
\i (01:52:18) drag_start grid 49.422 81.866
\i (01:52:19) drag_stop -7.342 53.398
\i (01:52:21) pick grid 8.987 77.933
\t (01:52:21) last pick:  8.890 78.105
\t (01:52:22) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:52:22) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:52:22) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:52:22) Moving R2 / R_RES400_330 / RES400.
\t (01:52:22) Moving R1 / R_RES400_330 / RES400.
\t (01:52:22) Pick new location for the element(s).
\i (01:52:24) pick grid 28.905 43.140
\t (01:52:24) last pick:  29.210 43.180
\i (01:52:24) zoom out 1 
\i (01:52:24) setwindow pcb
\i (01:52:24) zoom out 58.912 35.104
\i (01:52:24) trapsize 855
\i (01:52:25) zoom in 1 
\i (01:52:25) setwindow pcb
\i (01:52:25) zoom in 8.303 22.622
\i (01:52:25) trapsize 427
\i (01:52:28) drag_start grid 93.278 34.163
\i (01:52:28) roam y 96
\i (01:52:28) roam y 16
\i (01:52:28) roam y 32
\i (01:52:29) drag_stop 83.789 2.062
\i (01:52:30) drag_start grid 50.449 39.250
\i (01:52:31) drag_stop 53.099 38.566
\t (01:52:31) last pick:  50.800 33.655
\t (01:52:31) Moving R1 / R_RES400_330 / RES400.
\t (01:52:31) Pick new location for the element(s).
\i (01:52:31) drag_start grid 53.185 38.566
\i (01:52:31) drag_stop grid 46.773 38.395
\i (01:52:32) drag_start grid 47.286 41.301
\i (01:52:33) drag_stop 46.517 38.993
\t (01:52:33) last pick:  46.990 38.100
\t (01:52:33) Moving R1 / R_RES400_330 / RES400.
\t (01:52:33) Pick new location for the element(s).
\i (01:52:33) prepopup 47.029 41.301
\i (01:52:35) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:52:35) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:52:35) QtSignal "All Layers"
\i (01:52:35) rotate 
\t (01:52:35) Spin the element(s).
\i (01:52:40) iangle 90.000
\t (01:52:40) last angle:  90.000 Degrees
\i (01:52:41) pick grid 38.908 40.959
\t (01:52:41) last pick:  38.735 41.275
\i (01:52:43) pick grid 42.242 20.186
\t (01:52:43) last pick:  42.545 20.320
\t (01:52:43) last pick:  41.945 18.812
\t (01:52:43) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:52:43) Pick new location for the element(s).
\i (01:52:44) pick grid 48.739 40.959
\t (01:52:44) last pick:  48.895 41.275
\i (01:52:46) pick grid 50.107 25.572
\t (01:52:46) last pick:  50.165 25.400
\t (01:52:46) last pick:  49.888 19.104
\t (01:52:46) Moving R2 / R_RES400_330 / RES400.
\t (01:52:46) Pick new location for the element(s).
\i (01:52:48) prepopup 55.749 24.460
\i (01:52:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:52:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:52:50) QtSignal "All Layers"
\i (01:52:50) rotate 
\t (01:52:50) Spin the element(s).
\i (01:52:53) iangle 180.000
\t (01:52:53) last angle:  180.000 Degrees
\i (01:52:55) pick grid 57.373 34.035
\t (01:52:55) last pick:  57.150 34.290
\i (01:52:56) pick grid 29.333 24.973
\t (01:52:56) last pick:  29.210 24.765
\t (01:52:56) last pick:  30.407 24.273
\t (01:52:56) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:52:56) Pick new location for the element(s).
\i (01:52:57) pick grid 69.598 27.794
\t (01:52:57) last pick:  69.850 27.940
\i (01:52:58) pick grid 31.385 28.136
\t (01:52:58) last pick:  31.115 27.940
\t (01:52:58) last pick:  30.480 29.210
\t (01:52:58) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:52:58) Pick new location for the element(s).
\i (01:53:00) prepopup 16.254 22.750
\i (01:53:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:53:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:53:02) QtSignal "All Layers"
\i (01:53:02) rotate 
\t (01:53:02) Spin the element(s).
\i (01:53:05) iangle 270.000
\t (01:53:05) last angle:  270.000 Degrees
\i (01:53:07) pick grid 20.015 29.077
\t (01:53:07) last pick:  20.320 29.210
\i (01:53:08) pick grid 33.351 41.301
\t (01:53:08) last pick:  33.655 41.275
\t (01:53:08) last pick:  38.735 41.275
\t (01:53:08) Moving R1 / R_RES400_330 / RES400.
\t (01:53:08) Pick new location for the element(s).
\i (01:53:09) pick grid 30.188 40.019
\t (01:53:09) last pick:  30.480 40.005
\i (01:53:11) pick grid 49.252 40.617
\t (01:53:11) last pick:  49.530 40.640
\t (01:53:11) last pick:  48.895 41.275
\t (01:53:11) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:53:11) Pick new location for the element(s).
\i (01:53:12) pick grid 39.165 39.763
\t (01:53:12) last pick:  39.370 40.005
\i (01:53:13) pick grid 57.032 30.188
\t (01:53:13) last pick:  57.150 30.480
\t (01:53:13) last pick:  57.150 34.290
\t (01:53:13) Moving R2 / R_RES400_330 / RES400.
\t (01:53:13) Pick new location for the element(s).
\i (01:53:18) pick grid 50.534 39.763
\t (01:53:18) last pick:  50.800 40.005
\i (01:53:19) pick grid 69.769 29.418
\t (01:53:19) last pick:  69.850 29.210
\t (01:53:19) last pick:  69.850 27.940
\t (01:53:19) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:53:19) Pick new location for the element(s).
\i (01:53:20) pick grid 64.811 37.198
\t (01:53:20) last pick:  64.770 37.465
\i (01:53:20) pick grid 68.487 22.323
\t (01:53:20) last pick:  68.580 22.225
\i (01:54:05) pick grid 99.861 40.446
\t (01:54:05) last pick:  99.695 40.640
\i (01:54:08) move 
\t (01:54:08) Select element(s) to move.
\i (01:54:10) xrefdes R2 
\i (01:54:10) xNet Gnd 
\t (01:54:10) Nets are not selectable at this time.
\i (01:54:10) xNet N00125 
\t (01:54:10) Nets are not selectable at this time.
\i (01:54:10) xNet Vcc 
\t (01:54:10) Nets are not selectable at this time.
\i (01:54:10) xrefdes L1 
\i (01:54:10) xrefdes C1 
\i (01:54:10) xrefdes J1 
\i (01:54:10) xNet N00094 
\t (01:54:10) Nets are not selectable at this time.
\i (01:54:10) xrefdes R1 
\i (01:54:10) xname_flush 
\i (01:54:10) trapsize 327
\i (01:54:20) pick grid 80.107 44.315
\t (01:54:20) last pick:  80.010 44.450
\t (01:54:20) Moving R2 / R_RES400_330 / RES400.
\t (01:54:20) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:54:20) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:54:20) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:54:20) Moving R1 / R_RES400_330 / RES400.
\t (01:54:20) Pick new location for the element(s).
\i (01:54:21) zoom out 1 
\i (01:54:21) setwindow pcb
\i (01:54:21) zoom out 50.761 27.713
\i (01:54:21) trapsize 654
\i (01:54:23) pick grid 77.843 42.616
\t (01:54:23) last pick:  78.105 42.545
\i (01:54:24) pick grid 38.104 70.197
\t (01:54:24) last pick:  38.100 70.485
\i (01:55:19) zoom in 1 
\i (01:55:19) setwindow pcb
\i (01:55:19) zoom in 38.235 20.263
\i (01:55:19) trapsize 327
\i (01:56:37) pick grid 67.582 40.524
\t (01:56:37) last pick:  67.310 40.640
\i (01:56:42) trapsize 686
\i (01:56:48) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:56:48) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:56:48) QtSignal "All Layers"
\i (01:56:55) pick grid 49.297 73.443
\t (01:56:55) last pick:  49.530 73.660
\i (01:56:59) pick grid 30.630 64.109
\t (01:56:59) last pick:  30.480 64.135
\i (01:57:05) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:05) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:57:05) QtSignal "All Layers"
\i (01:57:11) pick grid 34.061 45.442
\t (01:57:11) last pick:  34.290 45.720
\i (01:57:13) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:13) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:57:13) QtSignal "All Layers"
\i (01:57:15) pick grid 18.276 68.227
\t (01:57:15) last pick:  18.415 67.945
\i (01:57:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:57:33) QtSignal "All Layers"
\i (01:57:36) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:36) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:57:36) QtSignal "All Layers"
\i (01:57:37) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (01:57:37) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Spacing
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (01:57:37) QtSignal "All Layers"
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "All Layers"
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Net "All Layers"
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Inter Layer" Spacing
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Net Class-Class" "CSet assignment matrix"
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged Region "All Layers"
\i (01:57:37) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Manufacturing
\i (01:57:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Fabrication" +
\i (01:57:37) QtSignal "DFF Constraint Set" Outline
\i (01:57:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged "Design for Assembly" +
\i (01:57:37) QtSignal "DFA Constraint Set" Pastemask
\i (01:57:37) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Properties
\i (01:57:37) QtSignal m_domainSelector WS_Properties itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Properties itemSelectionChanged Net "General Properties"
\i (01:57:37) setwindow cmgr
\i (01:57:37) cm close ( frame ( kConsmgr workbook 53:Electrical "1:Electrical Constraint Set" 7:Routing ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 55:Physical 61:Net "62:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 78:Spacing "111:Net Class-Class" "112:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 78:Spacing 94:Net "95:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 78:Spacing 126:Region "127:All Layers" ) )
\i (01:57:37) cm close ( frame ( kConsmgr workbook 144:Properties 14:Net "36:General Properties" ) )
\i (01:57:37) cm exit
\i (01:57:37) setwindow pcb
\i (01:57:37) QtSignal m_domainSelector WS_Electrical itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Manufacturing itemSelectionChanged
\i (01:57:37) QtSignal m_domainSelector WS_Properties itemSelectionChanged
\i (01:58:03) drag_start grid 92.398 18.126
\i (01:58:03) roam y 16
\i (01:58:03) roam y 16
\i (01:58:03) roam y 16
\i (01:58:03) roam y 16
\i (01:58:03) roam y 16
\i (01:58:04) roam y 16
\i (01:58:04) drag_stop 89.790 -7.861
\i (01:58:37) zoom in 1 
\i (01:58:37) setwindow pcb
\i (01:58:37) zoom in 35.159 28.102
\i (01:58:37) trapsize 343
\i (01:58:37) trapsize 163
\i (01:58:38) zoom out 1 
\i (01:58:38) setwindow pcb
\i (01:58:38) zoom out 32.221 26.853
\i (01:58:38) trapsize 327
\i (01:58:40) drag_start grid 82.286 31.690
\i (01:58:40) roam y -16
\i (01:58:40) roam y -16
\i (01:58:41) roam y -16
\i (01:58:41) roam y -16
\i (01:58:41) roam y -16
\i (01:58:42) roam y -16
\i (01:58:42) roam y -16
\i (01:58:43) roam y -16
\i (01:58:43) roam y -16
\i (01:58:43) drag_stop 83.070 50.065
\i (01:58:51) drag_start grid 14.443 47.320
\i (01:58:53) drag_stop 71.240 10.588
\i (01:58:55) move 
\t (01:58:55) Select element(s) to move.
\i (01:58:56) pick grid 67.841 25.948
\t (01:58:56) last pick:  67.945 26.035
\i (01:58:57) move 
\t (01:58:57) Select element(s) to move.
\i (01:58:58) drag_start grid 12.678 46.863
\i (01:58:59) drag_stop 69.802 12.353
\i (01:59:00) pick grid 65.096 19.150
\t (01:59:00) last pick:  65.405 19.050
\t (01:59:00) Moving J1 / CON2_JUMPER2_CON2 / JUMPER2.
\t (01:59:00) Moving R1 / R_RES400_330 / RES400.
\t (01:59:00) Moving L1 / INDUCTOR_SMDRES_100N / SMDRES.
\t (01:59:00) Moving R2 / R_RES400_330 / RES400.
\t (01:59:00) Moving C1 / CAP NP_CAP196_1U / CAP196.
\t (01:59:00) Pick new location for the element(s).
\i (01:59:02) pick grid 67.580 17.059
\t (01:59:02) last pick:  67.310 17.145
\i (01:59:03) pick grid 64.050 9.935
\t (01:59:03) last pick:  64.135 10.160
\i (01:59:04) prepopup 34.835 42.745
\i (01:59:05) done 
\i (01:59:05) generaledit 
\i (01:59:06) pick grid 31.240 45.490
\t (01:59:06) last pick:  31.115 45.720
\i (01:59:34) pick grid 42.024 43.006
\t (01:59:34) last pick:  41.910 43.180
\i (01:59:34) pick grid 39.279 38.954
\t (01:59:34) last pick:  39.370 38.735
\i (01:59:35) prepopup 40.260 39.150
\i (01:59:40) pick grid 33.135 46.536
\t (01:59:40) last pick:  33.020 46.355
\i (01:59:42) color192 
\i (01:59:42) generaledit 
\i (02:06:20) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry
\i (02:06:53) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Components
\i (02:10:41) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Manufacturing
\i (02:10:43) QtSignal CVDLayerContainer CVDVisibilityOff clicked
\i (02:10:49) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:11:07) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Package geometry"
\i (02:11:08) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Manufacturing
\i (02:11:10) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Areas
\i (02:11:50) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 4
\i (02:11:50) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 4
\i (02:11:51) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 5
\i (02:11:51) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 5
\i (02:11:57) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:11:57) zoom out 1 
\i (02:11:57) setwindow pcb
\i (02:11:57) zoom out 8.756 28.235
\i (02:11:57) trapsize 654
\i (02:11:58) zoom in 1 
\i (02:11:58) setwindow pcb
\i (02:11:58) zoom in 9.410 27.843
\i (02:11:58) trapsize 327
\i (02:12:01) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 3
\i (02:12:01) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 3
\i (02:12:02) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 3
\i (02:12:02) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 3
\i (02:12:03) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 2
\i (02:12:03) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 2
\i (02:12:04) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 2
\i (02:12:04) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 2
\i (02:12:13) QtSignal CVDLayerTable CVDLayerTableHorzHeader clickedCheckBox 0
\i (02:12:13) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 0
\i (02:12:21) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:12:58) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry
\i (02:13:03) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Areas
\i (02:13:13) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Board geometry"
\i (02:13:49) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:13:51) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:06) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 14 0
\i (02:14:06) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 14 0
\i (02:14:06) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:06) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 13 0
\i (02:14:06) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 13 0
\i (02:14:06) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:07) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 14 0
\i (02:14:07) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 14 0
\i (02:14:07) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:08) QtSignal CVDColorTable CVDColorButton5:1 clicked
\i (02:14:09) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 14 0
\i (02:14:09) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 14 0
\i (02:14:09) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:09) QtSignal CVDColorTable CVDColorButton1:0 clicked
\i (02:14:10) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 13 0
\i (02:14:10) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 13 0
\i (02:14:10) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:14) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 16 0
\i (02:14:14) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 16 0
\i (02:14:14) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:14) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 15 0
\i (02:14:14) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 15 0
\i (02:14:14) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:46) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 9 0
\i (02:14:46) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 9 0
\i (02:14:46) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:56) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:56) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:14:57) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:14:57) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:14:57) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:14) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 9 0
\i (02:15:14) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 9 0
\i (02:15:14) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:15) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 9 0
\i (02:15:15) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 9 0
\i (02:15:15) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:15) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:15) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:16) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:16) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:16) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:16) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:17) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:17) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:17) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:17) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 0
\i (02:15:17) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:21) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:15:42) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Package geometry"
\i (02:15:55) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Stack-Up
\i (02:15:56) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Areas
\i (02:16:14) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Board geometry"
\i (02:16:28) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Package geometry"
\i (02:16:30) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:31) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:32) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 17 0
\i (02:16:32) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 17 0
\i (02:16:32) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:33) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 16 0
\i (02:16:33) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 16 0
\i (02:16:33) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:33) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 15 0
\i (02:16:33) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 15 0
\i (02:16:33) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:34) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 14 0
\i (02:16:34) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 14 0
\i (02:16:34) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:40) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 11 0
\i (02:16:40) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 11 0
\i (02:16:40) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:44) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 10 0
\i (02:16:44) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 10 0
\i (02:16:44) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:45) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 9 0
\i (02:16:45) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 9 0
\i (02:16:45) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:16:58) zoom out 1 
\i (02:16:58) setwindow pcb
\i (02:16:58) zoom out 34.247 18.105
\i (02:16:58) trapsize 654
\i (02:16:59) drag_start grid -3.923 20.849
\i (02:17:00) drag_stop 104.704 29.477
\i (02:17:01) drag_start grid 172.808 80.980
\i (02:17:01) roam x 16
\i (02:17:01) roam x 16
\i (02:17:01) roam x 16
\i (02:17:01) roam x 16
\i (02:17:01) roam x 16
\i (02:17:01) roam x 32
\i (02:17:02) drag_stop 216.405 80.980
\i (02:17:02) pick grid 64.379 72.875
\t (02:17:02) last pick:  64.135 73.025
\i (02:17:24) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Embedded geometry"
\i (02:17:39) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Components
\i (02:17:48) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 2
\i (02:17:48) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 2
\i (02:17:48) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:48) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:17:48) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:17:48) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:54) QtSignal CVDColorTable CVDColorButton5:1 clicked
\i (02:17:56) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 5 2
\i (02:17:56) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 2
\i (02:17:56) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:57) QtSignal CVDColorTable CVDColorButton5:1 clicked
\i (02:17:58) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:17:58) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:17:58) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:58) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:17:59) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:17:59) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:59) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:17:59) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 4 2
\i (02:17:59) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:17:59) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:22) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:23) QtSignal CVDColorTable CVDColorButton1:0 clicked
\i (02:18:24) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 4 2
\i (02:18:24) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:18:24) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:29) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:18:30) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:18:31) zoom in 1 
\i (02:18:31) setwindow pcb
\i (02:18:31) zoom in 46.078 20.326
\i (02:18:31) trapsize 327
\i (02:18:38) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:18:38) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:18:38) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:38) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:18:38) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:18:39) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:39) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:18:39) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:18:39) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:40) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:40) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 2
\i (02:18:40) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 2
\i (02:18:40) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:41) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 4 2
\i (02:18:41) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 4 2
\i (02:18:41) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:18:42) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox 5 2
\i (02:18:42) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 5 2
\i (02:18:42) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:23) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Manufacturing
\i (02:19:24) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Components
\i (02:19:31) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:19:34) zoom in 1 
\i (02:19:34) setwindow pcb
\i (02:19:34) zoom in 22.483 34.248
\i (02:19:34) trapsize 163
\i (02:19:35) zoom out 1 
\i (02:19:35) setwindow pcb
\i (02:19:35) zoom out 22.484 34.248
\i (02:19:35) trapsize 327
\i (02:19:39) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry
\i (02:19:46) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:46) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:46) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:47) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:47) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:47) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:47) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:48) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:48) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:52) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 27 0
\i (02:19:52) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 27 0
\i (02:19:52) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:19:53) QtSignal CVDColorTable CVDColorButton5:1 clicked
\i (02:19:54) QtSignal CVDLayerTable CVDLayerTableDelegate clickedColor 28 0
\i (02:19:54) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 28 0
\i (02:19:54) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (02:20:34) QtSignal ColorVisibilityDialog CVDApplyButton clicked
\i (02:20:34) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (02:20:36) drag_start grid 20.849 33.268
\i (02:20:36) roam x -32
\i (02:20:36) roam x -32
\i (02:20:36) drag_stop
\i (02:20:37) drag_start 23.726 31.307
\i (02:20:37) roam x -32
\i (02:20:37) roam x -32
\i (02:20:37) roam x -16
\i (02:20:37) drag_stop 1.961 29.869
\i (02:20:38) pick 89.738 39.804
\t (02:20:38) last pick:  89.738 39.804
\i (02:20:43) trapsize 402
\i (02:20:48) QtSignal CVPLayerGrid CVPConductorsEtch clicked true
\i (02:20:48) QtSignal CVPLayerGrid CVPConductorsVia clicked true
\i (02:20:49) QtSignal CVPLayerGrid CVPConductorsPin clicked true
\i (02:20:50) QtSignal CVPLayerGrid CVPConductorsDrc clicked true
\i (02:20:50) QtSignal CVPLayerGrid CVPAllConductors clicked false
\i (02:20:52) QtSignal CVPLayerGrid CVPAllConductors clicked true
\i (02:20:57) zoom out 1 
\i (02:20:57) setwindow pcb
\i (02:20:57) zoom out 120.165 35.231
\i (02:20:57) trapsize 803
\i (02:20:58) zoom in 1 
\i (02:20:58) setwindow pcb
\i (02:20:58) zoom in 125.288 26.073
\i (02:20:58) trapsize 402
\i (02:20:58) drag_start 111.550 26.555
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -32
\i (02:20:59) roam x -16
\i (02:21:00) roam y 16
\i (02:21:00) roam y 16
\i (02:21:00) roam y 96
\i (02:21:00) roam y 16
\i (02:21:00) roam y 16
\i (02:21:00) roam x -32
\i (02:21:00) roam x -32
\i (02:21:00) roam x -16
\i (02:21:00) roam x -32
\i (02:21:00) roam y -112
\i (02:21:00) roam y -96
\i (02:21:01) roam y 128
\i (02:21:01) roam y 32
\i (02:21:01) roam y -48
\i (02:21:02) roam y -48
\i (02:21:02) drag_stop 38.126 39.572
\i (02:21:03) pick 88.735 37.162
\t (02:21:03) last pick:  88.735 37.162
\i (02:21:23) pick 23.826 38.045
\t (02:21:23) last pick:  23.826 38.045
\i (02:21:25) prepopup 27.281 41.018
\i (02:21:26) zoom in 1 
\i (02:21:26) setwindow pcb
\i (02:21:26) zoom in 23.585 38.608
\i (02:21:26) trapsize 201
\i (02:21:26) zoom in 1 
\i (02:21:26) setwindow pcb
\i (02:21:26) zoom in 23.585 38.608
\i (02:21:26) trapsize 100
\i (02:21:27) pick 24.007 38.648
\t (02:21:27) last pick:  24.007 38.648
\i (02:21:27) drag_start 24.890 39.351
\i (02:21:28) drag_stop 23.424 37.725
\i (02:21:28) pick 23.826 38.287
\t (02:21:28) last pick:  23.826 38.287
\i (02:21:28) pick 23.806 37.865
\t (02:21:28) last pick:  23.806 37.865
\i (02:21:28) pick dbl 23.806 37.865
\t (02:21:28) last pick:  23.806 37.865
\i (02:21:29) drag_start 24.509 39.391
\i (02:21:30) drag_stop 22.842 37.343
\i (02:21:30) pick 25.453 36.720
\t (02:21:30) last pick:  25.453 36.720
\i (02:21:31) drag_start 25.372 39.251
\i (02:21:31) drag_stop 22.139 33.065
\i (02:21:32) pick 24.007 37.845
\t (02:21:32) last pick:  24.007 37.845
\i (02:21:32) pick 25.051 36.520
\t (02:21:32) last pick:  25.051 36.520
\i (02:21:32) zoom out 1 
\i (02:21:32) setwindow pcb
\i (02:21:32) zoom out 27.381 33.969
\i (02:21:32) trapsize 201
\i (02:21:33) zoom out 1 
\i (02:21:33) setwindow pcb
\i (02:21:33) zoom out 27.380 33.969
\i (02:21:33) trapsize 402
\i (02:21:33) zoom in 1 
\i (02:21:33) setwindow pcb
\i (02:21:33) zoom in 42.804 22.482
\i (02:21:33) trapsize 201
\i (02:21:35) pick 58.067 24.049
\t (02:21:35) last pick:  58.067 24.049
\i (02:21:41) pick 25.653 35.094
\t (02:21:41) last pick:  25.653 35.094
\i (02:21:41) prepopup 26.296 35.697
\i (02:21:59) add connect 
\t (02:21:59) Selected item not valid for current operation, ignored: Rectangle "Package Geometry/Silkscreen_Top"
\t (02:21:59) No valid items selected for the current operation, exiting.
\i (02:21:59) generaledit 
\i (02:22:01) pick grid 20.472 35.858
\t (02:22:01) last pick:  20.320 35.560
\i (02:22:03) pick grid 20.351 25.415
\t (02:22:03) last pick:  20.320 25.400
\i (02:22:04) pick grid 20.231 36.340
\t (02:22:04) last pick:  20.320 36.195
\i (02:22:05) drag_start grid 20.472 35.898
\i (02:22:05) move 
\t (02:22:05) last pick:  30.480 36.195
\t (02:22:05) Moving R1 / R_RES400_330 / RES400.
\t (02:22:05) Pick new location for the element(s).
\i (02:22:06) drag_stop grid 21.556 34.733
\i (02:22:06) generaledit 
\i (02:22:08) prepopup 23.524 39.714
\i (02:22:10) prepopup 23.002 39.995
\i (02:22:11) prepopup 18.263 35.617
\i (02:22:13) drag_start grid 17.660 35.175
\i (02:22:13) drag_stop 20.713 36.420
\i (02:22:14) drag_start grid 20.873 38.830
\i (02:22:14) drag_stop 14.929 32.885
\i (02:22:15) drag_start grid 14.728 34.612
\i (02:22:15) drag_stop 19.749 35.335
\i (02:22:15) pick grid 20.592 36.179
\t (02:22:15) last pick:  20.320 36.195
\i (02:22:16) pick grid 21.275 38.910
\t (02:22:16) last pick:  21.590 38.735
\i (02:22:16) pick grid 21.355 38.910
\t (02:22:16) last pick:  21.590 38.735
\i (02:22:16) pick grid dbl 21.355 38.910
\t (02:22:16) last pick:  21.590 38.735
\i (02:22:16) pick grid 21.396 38.950
\t (02:22:16) last pick:  21.590 38.735
\i (02:22:17) undo 
\i (02:22:17) trapsize 201
\i (02:22:17) generaledit 
\i (02:22:18) pick grid 28.585 41.481
\t (02:22:18) last pick:  28.575 41.275
\i (02:22:21) add connect 
\t (02:22:21) Pick first element.
\i (02:22:23) drag_start grid 20.271 36.058
\i (02:22:24) drag_stop 21.516 34.572
\t (02:22:24) Target Symbol Pin is defined from TOP to BOTTOM.
\t (02:22:24) last pick:  20.320 36.195
\i (02:22:25) mouse_pos 19.789 26.258
\i (02:22:25) mouse_pos 19.508 23.969
\i (02:22:25) mouse_pos 20.030 24.491
\i (02:22:26) pick grid 20.030 24.491
\t (02:22:26) last pick:  20.320 24.765
\t (02:22:26) No DRC errors detected.
\t (02:22:26) Pick first element.
\i (02:22:27) prepopup 23.966 32.604
\i (02:22:29) pick grid 20.030 22.844
\t (02:22:29) last pick:  20.320 22.860
\t (02:22:29) Pick first element.
\t (02:22:29) Target Symbol Pin is defined from TOP to BOTTOM.
\t (02:22:29) last pick:  20.320 22.860
\i (02:22:29) mouse_pos 49.954 26.700
\i (02:22:29) mouse_pos 51.239 27.142
\i (02:22:29) mouse_pos 51.721 26.499
\i (02:22:30) pick grid 51.078 26.137
\t (02:22:30) last pick:  50.800 26.035
\t (02:22:30) No DRC errors detected.
\t (02:22:30) Pick first element.
\i (02:22:33) pick grid 50.797 25.937
\t (02:22:33) last pick:  50.800 26.035
\t (02:22:33) Pick first element.
\t (02:22:33) Target Symbol Pin is defined from TOP to BOTTOM.
\t (02:22:33) last pick:  50.800 26.035
\i (02:22:33) mouse_pos 63.369 33.327
\i (02:22:36) mouse_pos 65.739 33.528
\i (02:22:36) mouse_pos 65.699 33.528
\i (02:22:36) mouse_pos 63.650 33.126
\i (02:22:37) mouse_pos 63.851 33.287
\i (02:22:38) pick grid 64.453 33.448
\t (02:22:38) last pick:  64.770 33.655
\t (02:22:38) No DRC errors detected.
\t (02:22:38) Pick first element.
\i (02:22:39) pick grid 64.775 36.058
\t (02:22:39) last pick:  64.770 36.195
\t (02:22:39) Pick first element.
\t (02:22:39) Target Symbol Pin is defined from TOP to BOTTOM.
\t (02:22:39) last pick:  64.770 36.195
\i (02:22:39) mouse_pos 51.681 36.822
\i (02:22:40) pick grid 50.516 36.139
\t (02:22:40) last pick:  50.800 36.195
\t (02:22:40) No DRC errors detected.
\t (02:22:40) Pick first element.
\i (02:22:41) pick grid 50.837 36.259
\t (02:22:41) last pick:  50.800 36.195
\t (02:22:41) Pick first element.
\t (02:22:41) Target Symbol Pin is defined on TOP.
\t (02:22:41) last pick:  50.800 36.195
\i (02:22:41) mouse_pos 41.358 35.978
\i (02:22:42) pick grid 40.997 36.099
\t (02:22:42) last pick:  41.275 36.195
\t (02:22:42) No DRC errors detected.
\t (02:22:42) Pick first element.
\i (02:22:43) pick grid 37.663 35.938
\t (02:22:43) last pick:  37.465 36.195
\t (02:22:43) Pick first element.
\t (02:22:43) last pick:  37.719 36.195
\t (02:22:43) Target Symbol Pin is defined from TOP to BOTTOM.
\t (02:22:43) last pick:  37.719 36.195
\i (02:22:44) mouse_pos 31.317 36.139
\i (02:22:44) pick grid 30.794 36.058
\t (02:22:44) last pick:  30.480 36.195
\t (02:22:44) No DRC errors detected.
\t (02:22:44) Pick first element.
\i (02:22:46) prepopup 40.314 43.610
\i (02:22:47) done 
\i (02:22:47) generaledit 
\i (02:22:47) pick grid 40.233 43.971
\t (02:22:47) last pick:  40.005 43.815
\i (02:23:35) zoom out 1 
\i (02:23:35) setwindow pcb
\i (02:23:35) zoom out 35.052 32.484
\i (02:23:35) trapsize 402
\i (02:23:37) zoom in 1 
\i (02:23:37) setwindow pcb
\i (02:23:37) zoom in 35.855 19.711
\i (02:23:37) trapsize 201
\i (02:23:37) zoom out 1 
\i (02:23:37) setwindow pcb
\i (02:23:37) zoom out 35.856 19.711
\i (02:23:37) trapsize 402
\i (02:23:38) zoom in 1 
\i (02:23:38) setwindow pcb
\i (02:23:38) zoom in 41.318 30.637
\i (02:23:38) trapsize 201
\i (02:23:48) pick grid 49.833 17.904
\t (02:23:48) last pick:  49.530 17.780
\i (02:23:48) zoom out 1 
\i (02:23:48) setwindow pcb
\i (02:23:48) zoom out 46.660 24.773
\i (02:23:48) trapsize 402
\i (02:23:49) zoom out 1 
\i (02:23:49) setwindow pcb
\i (02:23:49) zoom out 46.258 24.772
\i (02:23:49) trapsize 803
\i (02:23:50) zoom in 1 
\i (02:23:50) setwindow pcb
\i (02:23:50) zoom in 55.556 22.524
\i (02:23:50) trapsize 402
\i (02:23:50) drag_start grid 52.343 14.571
\i (02:23:50) roam y 16
\i (02:23:50) roam y 16
\i (02:23:50) roam y 16
\i (02:23:51) roam x -16
\i (02:23:51) roam x -32
\i (02:23:51) roam x -32
\i (02:23:51) roam x -32
\i (02:23:51) roam x -32
\i (02:23:51) roam y 16
\i (02:23:51) roam y 16
\i (02:23:51) roam x -32
\i (02:23:51) roam x -32
\i (02:23:51) roam y 32
\i (02:23:52) drag_stop 23.664 2.938
\i (02:23:53) pick grid 91.705 28.725
\t (02:23:53) last pick:  91.440 28.575
\i (02:23:53) pick grid 46.479 16.916
\t (02:23:53) last pick:  46.355 17.145
\i (02:23:56) delay tune 
\i (02:23:58) pick grid 23.022 22.780
\t (02:23:58) last pick:  22.860 22.860
\t (02:23:58) last pick:  23.022 22.860
\i (02:24:00) pick grid 47.603 8.561
\t (02:24:00) last pick:  47.625 8.255
\i (02:24:14) undo 
\i (02:24:14) trapsize 402
\i (02:24:14) generaledit 
\i (02:24:15) pick grid 92.187 50.977
\t (02:24:15) last pick:  92.075 50.800
\i (02:24:21) trapsize 327
\i (02:24:22) drag_start grid 66.460 37.837
\i (02:24:22) roam y -16
\i (02:24:22) roam y -16
\i (02:24:22) roam y -16
\i (02:24:22) roam y -16
\i (02:24:23) drag_stop 65.806 48.430
\i (02:24:24) pick grid 88.159 36.469
\t (02:24:24) last pick:  88.265 36.195
\i (02:24:30) drag_start grid 83.061 46.861
\i (02:24:30) roam y -16
\i (02:24:31) drag_stop 82.995 48.822
\i (02:24:58) drag_start grid 59.924 28.692
\i (02:24:58) slide 
\t (02:24:58) Waiting for the destination pick.
\i (02:25:01) drag_stop grid 59.532 28.103
\t (02:25:01) No DRC errors detected.
\i (02:25:01) generaledit 
\i (02:25:02) drag_start grid 51.493 29.607
\i (02:25:03) drag_stop 55.872 29.607
\i (02:25:03) pick grid 51.101 29.933
\t (02:25:03) last pick:  50.800 29.845
\i (02:25:04) pick grid 50.839 30.914
\t (02:25:04) last pick:  50.800 31.115
\i (02:25:05) move 
\t (02:25:05) Select element(s) to move.
\i (02:25:06) pick grid 51.101 32.090
\t (02:25:06) last pick:  50.800 32.385
\i (02:25:07) drag_start grid 50.970 31.175
\i (02:25:07) drag_stop 53.650 31.502
\t (02:25:07) last pick:  50.800 36.195
\t (02:25:07) Moving R2 / R_RES400_330 / RES400.
\t (02:25:07) Pick new location for the element(s).
\i (02:25:11) pick grid 56.852 36.404
\t (02:25:11) last pick:  57.150 36.195
\i (02:25:13) drag_start grid 50.970 25.816
\i (02:25:14) drag_stop 52.669 24.966
\i (02:25:14) pick grid 50.970 26.143
\t (02:25:14) last pick:  50.800 26.035
\t (02:25:14) last pick:  50.800 26.035
\t (02:25:14) Element has no origin, using pick.
\t (02:25:14) Pick new location for the element(s).
\i (02:25:15) drag_start grid 50.839 25.881
\i (02:25:15) drag_stop grid 51.623 24.574
\i (02:25:16) drag_start grid 51.558 24.639
\i (02:25:17) drag_stop 52.277 24.836
\t (02:25:17) last pick:  52.277 24.836
\t (02:25:17) Element has no origin, using pick.
\t (02:25:17) Pick new location for the element(s).
\i (02:25:18) pick grid 30.905 40.522
\t (02:25:18) last pick:  31.115 40.640
\i (02:25:20) undo 
\i (02:25:20) trapsize 327
\i (02:25:20) generaledit 
\i (02:25:21) undo 
\i (02:25:21) trapsize 327
\i (02:25:21) generaledit 
\i (02:25:22) pick grid 47.767 19.019
\t (02:25:22) last pick:  47.625 19.050
\i (02:25:24) slide 
\t (02:25:24) Pick element to slide.
\i (02:25:26) drag_start grid 51.297 26.077
\i (02:25:27) drag_stop 51.362 23.659
\t (02:25:27) Waiting for the destination pick.
\i (02:25:30) pick grid 49.401 23.136
\t (02:25:30) last pick:  49.530 22.860
\t (02:25:30) No DRC errors detected.
\t (02:25:30) Pick another element to slide.
\i (02:25:32) pick grid 54.565 43.920
\t (02:25:32) last pick:  54.610 43.815
\t (02:25:32) Pick element to slide.
\i (02:26:13) undo 
\i (02:26:13) trapsize 327
\i (02:26:13) generaledit 
\i (02:26:13) undo 
\i (02:26:13) trapsize 327
\i (02:26:13) generaledit 
\i (02:26:13) undo 
\i (02:26:13) trapsize 327
\i (02:26:13) generaledit 
\i (02:26:14) undo 
\i (02:26:14) trapsize 327
\i (02:26:14) generaledit 
\i (02:26:15) pick grid 72.800 15.032
\t (02:26:15) last pick:  73.025 15.240
\i (02:26:16) prepopup 43.454 44.247
\i (02:26:24) zoom in 1 
\i (02:26:24) setwindow pcb
\i (02:26:24) zoom in 63.649 34.509
\i (02:26:24) trapsize 163
\i (02:26:24) zoom in 1 
\i (02:26:24) setwindow pcb
\i (02:26:24) zoom in 63.649 34.509
\i (02:26:24) trapsize 82
\i (02:26:24) zoom in 1 
\i (02:26:24) setwindow pcb
\i (02:26:24) zoom in 63.633 34.526
\i (02:26:24) trapsize 41
\i (02:26:25) zoom out 1 
\i (02:26:25) setwindow pcb
\i (02:26:25) zoom out 59.573 34.788
\i (02:26:25) trapsize 82
\i (02:26:25) zoom out 1 
\i (02:26:25) setwindow pcb
\i (02:26:25) zoom out 59.541 34.788
\i (02:26:25) trapsize 163
\i (02:26:25) zoom out 1 
\i (02:26:25) setwindow pcb
\i (02:26:25) zoom out 59.508 34.820
\i (02:26:25) trapsize 327
\i (02:26:26) zoom in 1 
\i (02:26:26) setwindow pcb
\i (02:26:26) zoom in 16.891 31.880
\i (02:26:26) trapsize 163
\i (03:05:53) pick grid 36.042 23.775
\t (03:05:53) last pick:  36.195 23.495
\i (03:05:54) zoom out 1 
\i (03:05:54) setwindow pcb
\i (03:05:54) zoom out 37.120 28.710
\i (03:05:54) trapsize 327
\i (03:06:02) done 
\i (03:06:02) place manual 
\i (03:06:03) setwindow form.plc_manual 
\i (03:06:03) setwindow form.plc_manual
\i (03:06:03) FORM plc_manual advanced_settings 
\i (03:06:03) FORM plc_manual advanced_settings  
\i (03:06:03) FORM plc_manual library YES 
\i (03:06:03) FORM plc_manual library YES 
\i (03:06:03) FORM plc_manual placement_list 
\i (03:06:03) FORM plc_manual placement_list  
\i (03:06:03) FORM plc_manual categories Mechanical symbols 
\i (03:06:03) FORM plc_manual categories Mechanical symbols 
\i (03:06:03) trapsize 327
\i (03:06:07) FORM plc_manual tree  MOIRE 'Mechanical symbols' 
\w (03:06:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:06:07) FORM plc_manual tree  IBM 'Mechanical symbols' 
\w (03:06:08) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:06:08) FORM plc_manual tree  EUROS 'Mechanical symbols' 
\w (03:06:08) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:06:10) FORM plc_manual tree  EUROD 'Mechanical symbols' 
\w (03:06:10) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:06:10) FORM plc_manual tree  CROP 'Mechanical symbols' 
\w (03:06:10) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:06:32) FORM plc_manual tree  MTG125 'Mechanical symbols' 
\w (03:06:32) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (03:06:32) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:08:01) FORM plc_manual tree 'MULTISEL YES' MTG125 'Mechanical symbols' 
\i (03:08:11) setwindow pcb
\i (03:08:11) pick grid 13.851 44.919
\t (03:08:11) last pick:  12.700 45.720
\i (03:08:13) zoom in 1 
\i (03:08:13) setwindow pcb
\i (03:08:13) zoom in 12.936 45.181
\i (03:08:13) trapsize 163
\i (03:08:13) zoom in 1 
\i (03:08:13) setwindow pcb
\i (03:08:13) zoom in 12.969 45.214
\i (03:08:13) trapsize 82
\i (03:08:14) zoom in 1 
\i (03:08:14) setwindow pcb
\i (03:08:14) zoom in 12.970 45.214
\i (03:08:14) trapsize 41
\i (03:08:17) zoom out 1 
\i (03:08:17) setwindow pcb
\i (03:08:17) zoom out 13.812 45.042
\i (03:08:17) trapsize 82
\i (03:08:18) zoom out 1 
\i (03:08:18) setwindow pcb
\i (03:08:18) zoom out 13.828 45.435
\i (03:08:18) trapsize 163
\i (03:08:24) zoom out 1 
\i (03:08:24) setwindow pcb
\i (03:08:24) zoom out 16.083 43.245
\i (03:08:24) trapsize 327
\i (03:08:25) setwindow form.plc_manual
\i (03:08:25) FORM plc_manual tree 'MULTISEL YES' MTG156 'Mechanical symbols' 
\w (03:08:26) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (03:08:26) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:08:26) FORM plc_manual tree  MTG156 'Mechanical symbols' 
\i (03:08:30) FORM plc_manual tree 'MULTISEL YES' MTG250 'Mechanical symbols' 
\i (03:08:30) FORM plc_manual tree  MTG250 'Mechanical symbols' 
\i (03:08:31) FORM plc_manual tree 'MULTISEL NO' MTG156 'Mechanical symbols' 
\w (03:08:31) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (03:08:31) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (03:08:31) FORM plc_manual tree  MTG156 'Mechanical symbols' 
\i (03:08:34) FORM plc_manual tree 'MULTISEL NO' MTG250 'Mechanical symbols' 
\i (03:08:34) FORM plc_manual tree  MTG250 'Mechanical symbols' 
\i (03:08:36) FORM plc_manual tree 'MULTISEL YES' MTG250 'Mechanical symbols' 
\i (03:08:41) FORM plc_manual tree 'MULTISEL NO' MTG250 'Mechanical symbols' 
\i (03:08:43) setwindow pcb
\i (03:08:43) pick grid 13.860 46.318
\t (03:08:43) last pick:  12.700 45.720
\t (03:08:43) last pick:  12.700 45.720
\i (03:08:45) pick grid 13.925 45.272
\t (03:08:45) last pick:  12.700 45.720
\i (03:08:45) prepopup 13.010 45.403
\i (03:08:46) done 
\i (03:08:47) generaledit 
\i (03:08:47) pick grid 19.154 47.625
\t (03:08:47) last pick:  20.320 48.260
\i (03:08:47) pick grid dbl 19.154 47.625
\t (03:08:47) last pick:  20.320 48.260
\i (03:08:48) drag_start grid 10.199 43.442
\i (03:08:48) drag_stop 19.023 48.214
\i (03:08:49) pick grid 22.095 47.233
\t (03:08:49) last pick:  22.860 48.260
\i (03:08:49) pick grid 19.938 46.253
\t (03:08:49) last pick:  20.320 45.720
\i (03:09:00) move 
\t (03:09:00) Select element(s) to move.
\i (03:09:01) pick grid 13.075 45.468
\t (03:09:01) last pick:  12.700 45.720
\t (03:09:01) last pick:  12.700 45.720
\t (03:09:01) Pick new location for the element(s).
\i (03:09:03) pick grid 13.075 46.972
\t (03:09:03) last pick:  12.700 45.720
\i (03:09:03) pick grid 22.618 45.730
\t (03:09:03) last pick:  22.860 45.720
\i (03:09:05) prepopup 1.703 47.299
\i (03:09:06) done 
\i (03:09:06) generaledit 
\i (03:09:39) pick grid 38.043 44.619
\t (03:09:39) last pick:  38.100 45.720
\i (03:09:51) grid toggle 
\i (03:09:51) generaledit 
\i (03:09:54) drag_start grid 12.945 45.338
\i (03:09:54) move 
\t (03:09:54) last pick:  12.700 45.720
\t (03:09:54) Pick new location for the element(s).
\i (03:09:54) drag_stop grid 15.428 45.338
\i (03:09:54) generaledit 
\i (03:09:55) drag_start grid 15.624 45.991
\i (03:09:55) move 
\t (03:09:55) last pick:  15.240 45.720
\t (03:09:55) Pick new location for the element(s).
\i (03:09:57) drag_stop grid 12.552 48.148
\i (03:09:57) generaledit 
\i (03:09:58) pick grid 22.030 43.900
\t (03:09:58) last pick:  22.860 43.180
\i (03:09:59) drag_start grid 17.781 49.652
\i (03:09:59) move 
\t (03:09:59) last pick:  17.780 50.800
\t (03:09:59) Element has no origin, using pick.
\t (03:09:59) Pick new location for the element(s).
\i (03:10:00) drag_stop grid 16.997 50.044
\i (03:10:00) generaledit 
\i (03:10:01) pick grid 34.971 42.919
\t (03:10:01) last pick:  35.560 43.180
\i (03:10:11) pick grid -0.128 39.063
\t (03:10:11) last pick:  0.000 38.100
\i (03:10:13) pick grid -7.448 45.011
\t (03:10:13) last pick:  -7.620 45.720
\i (03:10:50) trapsize 686
\i (03:10:51) trapsize 327
\i (03:10:54) grid toggle 
\i (03:10:54) generaledit 
\i (03:10:54) grid toggle 
\i (03:10:54) generaledit 
\i (03:11:26) define grid 
\t (03:11:26) Spacing fields allow simple equations to aid calculations; prefix with =
\i (03:12:00) setwindow form.grid
\i (03:12:00) FORM grid non_etch non_etch_x_grids '0.635``' 
\e (03:12:01) ERROR(SPMHA1-350): Illegal grid increment.
\i (03:12:04) FORM grid non_etch non_etch_x_grids 0.635 
\i (03:12:07) FORM grid non_etch non_etch_y_grids 0.635 
\i (03:12:22) FORM grid all_etch all_etch_x_grids 0.127 
\i (03:12:25) FORM grid all_etch all_etch_y_grids 0.127 
\i (03:12:55) FORM grid done  
\i (03:12:57) setwindow pcb
\i (03:12:57) pick grid 33.664 40.501
\t (03:12:57) last pick:  33.655 40.640
\i (03:12:58) drag_start grid 12.683 47.887
\i (03:12:58) move 
\t (03:12:58) last pick:  12.700 48.260
\t (03:12:58) Pick new location for the element(s).
\i (03:13:06) drag_stop grid 13.141 47.625
\i (03:13:06) generaledit 
\i (03:13:08) drag_start grid 13.533 47.560
\i (03:13:08) move 
\t (03:13:08) last pick:  13.335 47.625
\t (03:13:08) Pick new location for the element(s).
\i (03:13:08) drag_stop grid 13.010 46.972
\i (03:13:08) generaledit 
\i (03:13:10) pick grid 21.115 48.736
\t (03:13:10) last pick:  20.955 48.895
\i (03:13:10) pick grid 13.010 47.102
\t (03:13:10) last pick:  12.700 46.990
\i (03:13:13) pick grid 90.071 43.704
\t (03:13:13) last pick:  90.170 43.815
\i (03:13:25) trapsize 402
\i (03:13:51) pick grid 12.964 47.057
\t (03:13:51) last pick:  12.700 46.990
\i (03:13:53) zoom in 1 
\i (03:13:53) setwindow pcb
\i (03:13:53) zoom in 12.321 47.539
\i (03:13:53) trapsize 201
\i (03:13:53) zoom in 1 
\i (03:13:53) setwindow pcb
\i (03:13:53) zoom in 12.321 47.539
\i (03:13:53) trapsize 100
\i (03:13:54) zoom in 1 
\i (03:13:54) setwindow pcb
\i (03:13:54) zoom in 12.321 47.539
\i (03:13:54) trapsize 50
\i (03:13:55) prepopup 12.814 46.967
\i (03:13:56) prepopup 12.713 47.048
\i (03:14:04) zoom out 1 
\i (03:14:04) setwindow pcb
\i (03:14:04) zoom out 16.439 46.947
\i (03:14:04) trapsize 100
\i (03:14:04) zoom out 1 
\i (03:14:04) setwindow pcb
\i (03:14:04) zoom out 23.709 45.803
\i (03:14:04) trapsize 201
\i (03:14:05) drag_start grid 26.160 43.634
\i (03:14:05) roam x 160
\i (03:14:05) roam x 48
\i (03:14:05) roam x 32
\i (03:14:05) roam x 192
\i (03:14:05) roam y 16
\i (03:14:05) roam y 48
\i (03:14:05) roam x 16
\i (03:14:05) roam y 16
\i (03:14:06) roam y 16
\i (03:14:06) roam x 16
\i (03:14:06) roam y 16
\i (03:14:06) roam x 32
\i (03:14:06) roam y 16
\i (03:14:06) roam x 48
\i (03:14:06) roam y 16
\i (03:14:06) roam y 16
\i (03:14:06) roam x 16
\i (03:14:06) roam y 16
\i (03:14:06) roam x 32
\i (03:14:06) roam y 32
\i (03:14:06) roam y 16
\i (03:14:06) roam x 48
\i (03:14:06) roam y 32
\i (03:14:06) roam x 48
\i (03:14:06) roam x 160
\i (03:14:06) roam y 64
\i (03:14:07) drag_stop 68.055 19.772
\i (03:14:07) zoom out 1 
\i (03:14:07) setwindow pcb
\i (03:14:07) zoom out 58.174 27.806
\i (03:14:07) trapsize 402
\i (03:14:08) pick grid 59.860 44.034
\t (03:14:08) last pick:  59.690 43.815
\i (03:14:08) zoom out 1 
\i (03:14:08) setwindow pcb
\i (03:14:08) zoom out 65.403 34.715
\t (03:14:08) Grids are drawn 1.270, 1.270 apart for enhanced viewability.
\i (03:14:08) trapsize 803
\i (03:14:09) zoom in 1 
\i (03:14:09) setwindow pcb
\i (03:14:09) zoom in 39.335 16.078
\i (03:14:09) trapsize 402
\i (03:14:11) grid toggle 
\i (03:14:11) generaledit 
\i (03:14:19) pick grid 12.583 47.169
\t (03:14:19) last pick:  12.700 46.990
\i (03:14:42) grid toggle 
\i (03:14:42) generaledit 
\i (03:14:43) grid toggle 
\i (03:14:43) generaledit 
\i (03:14:46) pick grid 73.318 53.917
\t (03:14:46) last pick:  73.025 53.975
\i (03:14:47) drag_start grid 84.565 54.078
\i (03:14:47) roam x -32
\i (03:14:47) roam x -32
\i (03:14:47) roam x -32
\i (03:14:47) roam x -16
\i (03:14:47) drag_stop -13.687 0.172
\i (03:14:48) pick grid 88.662 33.110
\t (03:14:48) last pick:  88.900 33.020
\i (03:14:52) drag_start grid 16.198 44.518
\i (03:14:53) drag_stop 12.503 47.972
\i (03:14:54) prepopup 12.663 47.008
\i (03:15:11) prmed 
\i (03:15:17) setwindow form.prmedit
\i (03:15:17) FORM prmedit display_plated_holes YES 
\i (03:15:18) FORM prmedit display_backdrill_holes YES 
\i (03:15:18) FORM prmedit display_non_plated_holes YES 
\i (03:15:20) FORM prmedit display_thermal YES 
\i (03:15:21) FORM prmedit waived_drc_on YES 
\i (03:15:21) FORM prmedit display_fat_rats YES 
\i (03:15:22) FORM prmedit via_labels YES 
\i (03:15:22) FORM prmedit display_org YES 
\i (03:15:22) FORM prmedit dp_driver_pins YES 
\i (03:15:23) FORM prmedit secondary_step_model YES 
\i (03:15:29) FORM prmedit apply  
\i (03:15:43) setwindow pcb
\i (03:15:43) pick grid 63.918 54.158
\t (03:15:43) last pick:  64.135 53.975
\i (03:15:45) setwindow form.prmedit
\i (03:15:45) FORM prmedit done  
\i (03:15:45) setwindow pcb
\i (03:15:45) generaledit 
\i (03:15:55) drag_start grid 12.744 46.205
\i (03:15:55) move 
\t (03:15:55) last pick:  12.700 46.990
\t (03:15:55) Pick new location for the element(s).
\i (03:15:56) drag_stop grid 16.921 47.490
\i (03:15:56) generaledit 
\i (03:15:58) undo 
\i (03:15:58) trapsize 402
\i (03:15:58) generaledit 
\i (03:16:08) pick grid 94.928 27.325
\t (03:16:08) last pick:  94.615 27.305
\i (03:16:14) shape add circle 
\i (03:16:15) pick grid 87.136 43.232
\t (03:16:15) last pick:  86.995 43.180
\i (03:16:20) pick grid 91.153 40.340
\t (03:16:20) last pick:  91.440 40.640
\i (03:16:22) undo 
\i (03:16:22) trapsize 402
\i (03:16:22) generaledit 
\i (03:16:24) shape add rect 
\i (03:16:34) shape add rect 
\i (03:16:35) prepopup 80.468 53.355
\i (03:16:36) done 
\i (03:16:36) generaledit 
\i (03:16:39) shape add rect 
\i (03:16:53) setwindow form.mini
\i (03:16:53) FORM mini class ETCH 
\i (03:16:57) FORM mini dyns_netname_list  
\i (03:17:25) fillin "Gnd"
\t (03:17:25) Assigning selected shape to net: GND
\i (03:17:58) setwindow pcb
\i (03:17:58) pick grid 2.300 56.488
\t (03:17:58) last pick:  2.286 56.515
\i (03:18:00) pick grid 82.637 -0.712
\t (03:18:00) last pick:  82.677 -0.762
\i (03:18:01) zoom out 1 
\i (03:18:01) setwindow pcb
\i (03:18:01) zoom out 77.977 18.810
\i (03:18:01) trapsize 803
\i (03:18:02) zoom in 1 
\i (03:18:02) setwindow pcb
\i (03:18:02) zoom in 84.324 13.186
\i (03:18:02) trapsize 402
\i (03:18:03) zoom in 1 
\i (03:18:03) setwindow pcb
\i (03:18:03) zoom in 24.955 28.450
\i (03:18:03) trapsize 201
\i (03:18:04) zoom in 1 
\i (03:18:04) setwindow pcb
\i (03:18:04) zoom in 40.701 30.860
\i (03:18:04) trapsize 100
\i (03:18:05) zoom out 1 
\i (03:18:05) setwindow pcb
\i (03:18:05) zoom out 42.810 29.414
\i (03:18:05) trapsize 201
\i (03:18:06) zoom out 1 
\i (03:18:06) setwindow pcb
\i (03:18:06) zoom out 35.700 27.407
\i (03:18:06) trapsize 402
\i (03:18:06) zoom in 1 
\i (03:18:06) setwindow pcb
\i (03:18:06) zoom in 50.724 23.309
\i (03:18:06) trapsize 201
\i (03:18:07) zoom in 1 
\i (03:18:07) setwindow pcb
\i (03:18:07) zoom in 50.724 23.389
\i (03:18:07) trapsize 100
\i (03:18:11) pick grid 64.462 30.981
\t (03:18:11) last pick:  64.516 30.988
\i (03:18:12) prepopup 65.787 30.017
\i (03:18:13) oops 
\t (03:18:13) last pick:  82.677 -0.762
\i (03:18:14) zoom out 1 
\i (03:18:14) setwindow pcb
\i (03:18:14) zoom out 62.754 28.952
\i (03:18:14) trapsize 201
\i (03:18:15) zoom out 1 
\i (03:18:15) setwindow pcb
\i (03:18:15) zoom out 58.176 26.744
\i (03:18:15) trapsize 402
\i (03:18:16) zoom in 1 
\i (03:18:16) setwindow pcb
\i (03:18:16) zoom in 81.232 41.525
\i (03:18:16) trapsize 201
\i (03:18:16) zoom out 1 
\i (03:18:16) setwindow pcb
\i (03:18:16) zoom out 79.384 41.204
\i (03:18:16) trapsize 402
\i (03:18:17) zoom out 1 
\i (03:18:17) setwindow pcb
\i (03:18:17) zoom out 78.742 40.482
\i (03:18:17) trapsize 803
\i (03:18:18) zoom in 1 
\i (03:18:18) setwindow pcb
\i (03:18:18) zoom in -0.994 48.172
\i (03:18:18) trapsize 402
\i (03:19:23) pick grid 28.329 41.263
\t (03:19:23) last pick:  28.321 41.275
\i (03:19:24) prepopup 81.110 48.092
\i (03:19:25) oops 
\t (03:19:25) last pick:  82.677 -0.762
\i (03:19:31) QtSignal CVPLayerGrid CVPBoxAllTop clicked false
\i (03:19:45) QtSignal CVPLayerGrid CVPBoxAllTop clicked true
\i (03:19:46) delete 
\i (03:19:47) pick grid 36.845 15.153
\t (03:19:47) last pick:  36.830 15.113
\t (03:19:47) Dynamic Shape "Gnd, Boundary/Top"
\i (03:19:49) pick grid -13.045 33.711
\t (03:19:49) last pick:  -13.081 33.655
\i (03:20:01) pick grid 28.007 52.671
\t (03:20:01) last pick:  28.067 52.705
\t (03:20:01) Rectangle "Board Geometry/Design_Outline"
\i (03:20:19) zcopy shape 
\t (03:20:19) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:20:33) zoom out 1 
\i (03:20:33) setwindow pcb
\i (03:20:33) zoom out 74.362 30.578
\i (03:20:33) trapsize 803
\i (03:20:34) zoom in 1 
\i (03:20:34) setwindow pcb
\i (03:20:34) zoom in 49.297 21.420
\i (03:20:34) trapsize 402
\i (03:20:48) setwindow form.mini
\i (03:20:48) FORM mini dynamic_shape YES 
\i (03:20:58) setwindow pcb
\i (03:20:58) prepopup 89.225 46.244
\i (03:21:00) pop Cancel 
\i (03:21:00) generaledit 
\i (03:21:00) prepopup 84.003 48.252
\i (03:21:05) zcopy shape 
\t (03:21:05) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:21:06) pick 87.216 45.521
\t (03:21:06) last pick:  87.216 45.521
\t (03:21:06) No Element Found.
\i (03:21:06) prepopup 87.216 45.521
\i (03:21:07) undo 
\i (03:21:07) trapsize 402
\i (03:21:07) generaledit 
\i (03:21:08) undo 
\i (03:21:08) trapsize 402
\i (03:21:08) generaledit 
\i (03:21:08) undo 
\i (03:21:08) trapsize 402
\i (03:21:08) generaledit 
\i (03:21:09) pick grid 81.351 38.853
\t (03:21:09) last pick:  81.407 38.862
\i (03:21:11) delete 
\i (03:21:12) pick grid 59.339 19.893
\t (03:21:12) last pick:  59.309 19.939
\t (03:21:12) Dynamic Shape "Gnd, Boundary/Top"
\i (03:21:13) pick grid -1.717 42.629
\t (03:21:13) last pick:  -1.778 42.672
\i (03:21:14) prepopup -5.413 51.867
\i (03:21:16) done 
\i (03:21:16) generaledit 
\i (03:21:20) zcopy shape 
\t (03:21:20) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:21:22) zoom out 1 
\i (03:21:22) setwindow pcb
\i (03:21:22) zoom out 42.066 50.582
\i (03:21:22) trapsize 803
\i (03:21:23) zoom in 1 
\i (03:21:23) setwindow pcb
\i (03:21:23) zoom in 85.127 52.993
\i (03:21:23) trapsize 402
\i (03:21:27) zoom out 1 
\i (03:21:27) setwindow pcb
\i (03:21:27) zoom out 23.589 24.554
\i (03:21:27) trapsize 803
\i (03:21:28) zoom in 1 
\i (03:21:28) setwindow pcb
\i (03:21:28) zoom in 10.969 7.522
\i (03:21:28) trapsize 402
\i (03:21:29) zoom out 1 
\i (03:21:29) setwindow pcb
\i (03:21:29) zoom out 7.755 24.714
\i (03:21:29) trapsize 803
\i (03:21:29) zoom in 1 
\i (03:21:29) setwindow pcb
\i (03:21:29) zoom in 4.542 19.252
\i (03:21:29) trapsize 402
\i (03:21:30) zoom out 1 
\i (03:21:30) setwindow pcb
\i (03:21:30) zoom out 28.885 33.953
\i (03:21:30) trapsize 803
\i (03:21:31) zoom in 1 
\i (03:21:31) setwindow pcb
\i (03:21:31) zoom in 23.582 56.045
\i (03:21:31) trapsize 402
\i (03:21:32) zoom out 1 
\i (03:21:32) setwindow pcb
\i (03:21:32) zoom out 24.787 45.441
\i (03:21:32) trapsize 803
\i (03:21:33) zoom in 1 
\i (03:21:33) setwindow pcb
\i (03:21:33) zoom in 26.555 18.448
\i (03:21:33) trapsize 402
\i (03:21:33) zoom out 1 
\i (03:21:33) setwindow pcb
\i (03:21:33) zoom out 23.904 33.471
\i (03:21:33) trapsize 803
\i (03:21:34) zoom in 1 
\i (03:21:34) setwindow pcb
\i (03:21:34) zoom in 20.369 46.887
\i (03:21:34) trapsize 402
\i (03:22:48) pick 68.250 42.067
\t (03:22:48) last pick:  68.250 42.067
\t (03:22:48) No Element Found.
\i (03:22:49) drag_start 89.700 55.001
\i (03:22:49) roam y 16
\i (03:22:49) roam y 48
\i (03:22:49) roam x -32
\i (03:22:49) roam y 16
\i (03:22:49) roam x -32
\i (03:22:49) roam y 16
\i (03:22:49) roam x -32
\i (03:22:49) roam y 16
\i (03:22:49) roam x -16
\i (03:22:50) roam x -16
\i (03:22:50) drag_stop -1.075 -2.120
\t (03:22:50) Same class/subclass and size, element not copied.
\t (03:22:50) Same class/subclass and size, element not copied.
\t (03:22:50) Same class/subclass and size, element not copied.
\t (03:22:50) Same class/subclass and size, element not copied.
\t (03:22:50) Same class/subclass and size, element not copied.
\t (03:22:50) Same class/subclass and size, element not copied.
\i (03:22:51) zoom in 1 
\i (03:22:51) setwindow pcb
\i (03:22:51) zoom in 86.573 21.178
\i (03:22:51) trapsize 201
\i (03:22:52) zoom out 1 
\i (03:22:52) setwindow pcb
\i (03:22:52) zoom out 83.761 21.098
\i (03:22:52) trapsize 402
\i (03:22:52) zoom out 1 
\i (03:22:52) setwindow pcb
\i (03:22:52) zoom out 78.780 21.902
\i (03:22:52) trapsize 803
\i (03:22:53) zoom in 1 
\i (03:22:53) setwindow pcb
\i (03:22:53) zoom in 33.230 25.919
\i (03:22:53) trapsize 402
\i (03:22:53) zoom out 1 
\i (03:22:53) setwindow pcb
\i (03:22:53) zoom out 38.291 29.534
\i (03:22:53) trapsize 803
\i (03:22:54) zoom in 1 
\i (03:22:54) setwindow pcb
\i (03:22:54) zoom in 41.424 39.658
\i (03:22:54) trapsize 402
\i (03:22:58) zoom in 1 
\i (03:22:58) setwindow pcb
\i (03:22:58) zoom in 43.111 49.941
\i (03:22:58) trapsize 201
\i (03:23:09) shape select 
\i (03:23:13) pick grid 39.577 47.812
\t (03:23:13) last pick:  39.624 47.752
\i (03:23:14) pick grid 39.456 51.226
\t (03:23:14) last pick:  39.497 51.181
\w (03:23:14) WARNING(SPMHGE-604): No editable vertex was found.
\i (03:23:15) pick grid 38.894 49.941
\t (03:23:15) last pick:  38.862 49.911
\w (03:23:15) WARNING(SPMHGE-604): No editable vertex was found.
\i (03:23:18) undo 
\i (03:23:18) trapsize 201
\i (03:23:18) generaledit 
\i (03:23:18) undo 
\i (03:23:18) trapsize 402
\i (03:23:18) generaledit 
\i (03:23:30) zcopy shape 
\t (03:23:30) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:24:12) drag_start -4.609 56.045
\i (03:24:13) roam y 16
\i (03:24:13) roam y 16
\i (03:24:13) drag_stop 89.787 -2.762
\t (03:24:13) Same class/subclass and size, element not copied.
\t (03:24:13) Same class/subclass and size, element not copied.
\t (03:24:13) Same class/subclass and size, element not copied.
\t (03:24:13) Same class/subclass and size, element not copied.
\t (03:24:13) Same class/subclass and size, element not copied.
\t (03:24:13) Same class/subclass and size, element not copied.
\i (03:24:29) undo 
\i (03:24:29) trapsize 402
\i (03:24:29) generaledit 
\i (03:24:32) zcopy shape 
\t (03:24:32) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:24:33) setwindow form.mini
\i (03:24:33) FORM mini copy_void YES 
\i (03:24:34) setwindow pcb
\i (03:24:34) drag_start 91.393 56.286
\i (03:24:34) drag_stop -11.117 5.031
\t (03:24:34) Same class/subclass and size, element not copied.
\t (03:24:34) Same class/subclass and size, element not copied.
\t (03:24:34) Same class/subclass and size, element not copied.
\t (03:24:34) Same class/subclass and size, element not copied.
\t (03:24:34) Same class/subclass and size, element not copied.
\t (03:24:34) Same class/subclass and size, element not copied.
\i (03:24:39) undo 
\i (03:24:39) trapsize 402
\i (03:24:39) generaledit 
\i (03:24:40) pick grid -5.091 51.707
\t (03:24:40) last pick:  -5.080 51.689
\i (03:24:52) zcopy shape 
\t (03:24:53) Select cline, cline segment, shape, rectangle or closed polygon.
\i (03:24:58) shape add rect 
\i (03:24:59) setwindow form.mini
\i (03:24:59) FORM mini subclass BOTTOM 
\i (03:25:06) FORM mini dyns_netname_list  
\i (03:25:07) fillin "Gnd"
\t (03:25:07) Assigning selected shape to net: GND
\i (03:25:09) setwindow pcb
\i (03:25:09) pick grid 16.359 41.906
\t (03:25:09) last pick:  16.383 41.910
\i (03:25:10) pick grid 32.747 18.688
\t (03:25:10) last pick:  32.766 18.669
\i (03:25:13) pick grid 28.248 40.540
\t (03:25:13) last pick:  28.194 40.513
\i (03:25:13) pick grid 47.529 24.633
\t (03:25:13) last pick:  47.498 24.638
\i (03:25:14) pick grid 64.561 10.896
\t (03:25:14) last pick:  64.516 10.922
\i (03:25:15) pick grid 47.128 41.504
\t (03:25:15) last pick:  47.117 41.529
\i (03:25:15) pick grid 33.149 45.923
\t (03:25:15) last pick:  33.147 45.974
\i (03:25:16) pick grid 43.914 16.037
\t (03:25:16) last pick:  43.942 16.002
\i (03:25:18) prepopup 33.470 50.020
\i (03:25:20) oops 
\t (03:25:20) last pick:  33.147 45.974
\i (03:25:21) prepopup 33.711 46.244
\i (03:25:22) oops 
\t (03:25:22) last pick:  47.117 41.529
\i (03:25:24) pick grid 26.802 28.971
\t (03:25:24) last pick:  26.797 28.956
\i (03:25:24) pick grid 42.790 12.342
\t (03:25:24) last pick:  42.799 12.319
\i (03:25:45) shape merge shapes 
\t (03:25:45) Pick primary shape to merge to
\i (03:25:54) pick grid 24.794 29.132
\t (03:25:54) last pick:  24.765 29.083
\t (03:25:54) Pick shapes to be merged
\i (03:25:55) pick grid 40.460 32.024
\t (03:25:55) last pick:  40.513 32.004
\i (03:25:55) pick grid 37.005 16.760
\t (03:25:55) last pick:  36.957 16.764
\i (03:25:56) pick grid 53.314 19.813
\t (03:25:56) last pick:  53.340 19.812
\i (03:26:00) prepopup 29.132 55.884
\i (03:26:00) done 
\i (03:26:00) generaledit 
\i (03:26:02) shape add rect 
\i (03:26:04) setwindow form.mini
\i (03:26:04) FORM mini dyns_netname_list  
\i (03:26:06) fillin "Gnd"
\t (03:26:06) Assigning selected shape to net: GND
\i (03:26:08) setwindow pcb
\i (03:26:08) pick grid 59.580 43.352
\t (03:26:08) last pick:  59.563 43.307
\i (03:26:09) prepopup 66.328 45.039
\i (03:26:10) oops 
\i (03:26:11) pick grid 60.383 39.576
\t (03:26:11) last pick:  60.325 39.624
\i (03:26:11) pick grid 69.622 30.899
\t (03:26:11) last pick:  69.596 30.861
\i (03:26:12) prepopup 65.043 37.407
\i (03:26:13) done 
\i (03:26:13) generaledit 
\i (03:26:15) shape merge shapes 
\t (03:26:15) Pick primary shape to merge to
\i (03:26:16) pick grid 59.018 23.428
\t (03:26:16) last pick:  59.055 23.368
\t (03:26:16) Pick shapes to be merged
\i (03:26:16) pick grid 61.347 33.792
\t (03:26:16) last pick:  61.341 33.782
\i (03:26:20) prepopup 26.963 57.089
\i (03:26:21) done 
\i (03:26:21) generaledit 
\i (03:27:06) pick grid 38.692 24.232
\t (03:27:06) last pick:  38.735 24.257
\i (03:27:45) pick grid 71.952 34.756
\t (03:27:45) last pick:  72.009 34.798
\i (03:30:16) drag_start grid 86.573 46.324
\i (03:30:17) roam x 16
\i (03:30:17) roam x 16
\i (03:30:18) roam x 16
\i (03:30:19) roam x 16
\i (03:30:20) roam x 16
\i (03:30:21) roam x 16
\i (03:30:22) drag_stop 103.524 46.485
\i (03:30:22) drag_start grid 94.125 44.235
\i (03:30:22) roam x 48
\i (03:30:23) drag_stop 107.380 44.637
\i (03:30:57) exit 
\e (03:30:57) Do you want to save the changes you made to ex2_rlc.brd?
\i (03:30:59) fillin yes 
\t (03:30:59)     Journal end - Wed Jul 10 17:54:41 2019
