{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722502677357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722502677358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 16:57:57 2024 " "Processing started: Thu Aug 01 16:57:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722502677358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722502677358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off am -c am " "Command: quartus_map --read_settings_files=on --write_settings_files=off am -c am" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722502677358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1722502677799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylogic.v 1 1 " "Found 1 design units, including 1 entities, in source file mylogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mylogic " "Found entity 1: mylogic" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677867 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "dac dac.v(6) " "Verilog Module Declaration warning at dac.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"dac\"" {  } { { "dac.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dac.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502677869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.v 1 1 " "Found 1 design units, including 1 entities, in source file dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "dac.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am.bdf 1 1 " "Found 1 design units, including 1 entities, in source file am.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 am " "Found entity 1: am" {  } { { "am.bdf" "" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "mypll.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsin.v 1 1 " "Found 1 design units, including 1 entities, in source file romsin.v" { { "Info" "ISGN_ENTITY_NAME" "1 romsin " "Found entity 1: romsin" {  } { { "romsin.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/dac.v " "Can't analyze file -- file output_files/dac.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722502677884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_constant0.v " "Can't analyze file -- file lpm_constant0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722502677889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_constant1.v " "Can't analyze file -- file lpm_constant1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722502677892 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_constant2.v " "Can't analyze file -- file lpm_constant2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722502677896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_029 " "Found entity 1: lpm_constant0_lpm_constant_029" {  } { { "output_files/lpm_constant0.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677902 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "output_files/lpm_constant0.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant1.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/lpm_constant1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_a69 " "Found entity 1: lpm_constant1_lpm_constant_a69" {  } { { "output_files/lpm_constant1.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677908 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "output_files/lpm_constant1.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult.v 1 1 " "Found 1 design units, including 1 entities, in source file mymult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymult " "Found entity 1: mymult" {  } { { "mymult.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant4.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_constant4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "output_files/lpm_constant4.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadd.v 1 1 " "Found 1 design units, including 1 entities, in source file myadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 myadd " "Found entity 1: myadd" {  } { { "myadd.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult2.v 1 1 " "Found 1 design units, including 1 entities, in source file mymult2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymult2 " "Found entity 1: mymult2" {  } { { "mymult2.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant5.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_constant5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Found entity 1: lpm_constant5" {  } { { "output_files/lpm_constant5.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677920 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "mydelay mydelay.v(7) " "Verilog Module Declaration warning at mydelay.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"mydelay\"" {  } { { "mydelay.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydelay.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502677922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydelay.v 1 1 " "Found 1 design units, including 1 entities, in source file mydelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydelay " "Found entity 1: mydelay" {  } { { "mydelay.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select.v 1 1 " "Found 1 design units, including 1 entities, in source file select.v" { { "Info" "ISGN_ENTITY_NAME" "1 select " "Found entity 1: select" {  } { { "select.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502677924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502677924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant9.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant9_lpm_constant_c69-RTL " "Found design unit 1: lpm_constant9_lpm_constant_c69-RTL" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/lpm_constant9.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678241 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant9-RTL " "Found design unit 2: lpm_constant9-RTL" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/lpm_constant9.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678241 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant9_lpm_constant_c69 " "Found entity 1: lpm_constant9_lpm_constant_c69" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/lpm_constant9.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678241 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant9 " "Found entity 2: lpm_constant9" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/lpm_constant9.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502678241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay1 " "Found entity 1: delay1" {  } { { "delay1.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/delay1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502678244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant12.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant12.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant12 " "Found entity 1: lpm_constant12" {  } { { "lpm_constant12.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/lpm_constant12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502678247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_clk dds.v(34) " "Verilog HDL Implicit Net warning at dds.v(34): created implicit net for \"dac_clk\"" {  } { { "dds.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dds.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502678248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "am " "Elaborating entity \"am\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722502678830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:inst1 " "Elaborating entity \"dac\" for hierarchy \"dac:inst1\"" {  } { { "am.bdf" "inst1" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 600 1304 1504 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll mypll:inst " "Elaborating entity \"mypll\" for hierarchy \"mypll:inst\"" {  } { { "am.bdf" "inst" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 352 560 800 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll:inst\|altpll:altpll_component\"" {  } { { "mypll.v" "altpll_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll:inst\|altpll:altpll_component\"" {  } { { "mypll.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502678889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll:inst\|altpll:altpll_component " "Instantiated megafunction \"mypll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678891 ""}  } { { "mypll.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502678891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mypll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502678946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll mypll:inst\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"mypll:inst\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mydacmult.vhd 2 1 " "Using design file mydacmult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydacmult-SYN " "Found design unit 1: mydacmult-SYN" {  } { { "mydacmult.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678960 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydacmult " "Found entity 1: mydacmult" {  } { { "mydacmult.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502678960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722502678960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydacmult mydacmult:inst20 " "Elaborating entity \"mydacmult\" for hierarchy \"mydacmult:inst20\"" {  } { { "am.bdf" "inst20" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 624 1040 1208 720 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mydacmult:inst20\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mydacmult:inst20\|lpm_mult:lpm_mult_component\"" {  } { { "mydacmult.vhd" "lpm_mult_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mydacmult:inst20\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mydacmult:inst20\|lpm_mult:lpm_mult_component\"" {  } { { "mydacmult.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mydacmult:inst20\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mydacmult:inst20\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 23 " "Parameter \"lpm_widthp\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502678986 ""}  } { { "mydacmult.vhd" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502678986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_57n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_57n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_57n " "Found entity 1: mult_57n" {  } { { "db/mult_57n.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_57n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502679034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502679034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_57n mydacmult:inst20\|lpm_mult:lpm_mult_component\|mult_57n:auto_generated " "Elaborating entity \"mult_57n\" for hierarchy \"mydacmult:inst20\|lpm_mult:lpm_mult_component\|mult_57n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay1 delay1:inst16 " "Elaborating entity \"delay1\" for hierarchy \"delay1:inst16\"" {  } { { "am.bdf" "inst16" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 104 1832 2040 184 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select select:inst15 " "Elaborating entity \"select\" for hierarchy \"select:inst15\"" {  } { { "am.bdf" "inst15" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 120 1560 1776 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst7 " "Elaborating entity \"dds\" for hierarchy \"dds:inst7\"" {  } { { "am.bdf" "inst7" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 136 1224 1424 248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_clk dds.v(34) " "Verilog HDL or VHDL warning at dds.v(34): object \"dac_clk\" assigned a value but never read" {  } { { "dds.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dds.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722502679043 "|am|dds:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsin dds:inst7\|romsin:mysin " "Elaborating entity \"romsin\" for hierarchy \"dds:inst7\|romsin:mysin\"" {  } { { "dds.v" "mysin" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dds.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "altsyncram_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sp_ram_256x8.mif " "Parameter \"init_file\" = \"sp_ram_256x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679076 ""}  } { { "romsin.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502679076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rm91 " "Found entity 1: altsyncram_rm91" {  } { { "db/altsyncram_rm91.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/altsyncram_rm91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502679126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502679126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rm91 dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component\|altsyncram_rm91:auto_generated " "Elaborating entity \"altsyncram_rm91\" for hierarchy \"dds:inst7\|romsin:mysin\|altsyncram:altsyncram_component\|altsyncram_rm91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mylogic mylogic:inst11 " "Elaborating entity \"mylogic\" for hierarchy \"mylogic:inst11\"" {  } { { "am.bdf" "inst11" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 896 648 864 1040 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679131 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mylogic.v(22) " "Verilog HDL Case Statement warning at mylogic.v(22): incomplete case statement has no default case item" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac2_coe_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"dac2_coe_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac1_coe_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"dac1_coe_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phaseWord_1_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"phaseWord_1_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freqWord_1_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"freqWord_1_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"delay_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coe_a_tmp mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"coe_a_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phaseWord_1 mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"phaseWord_1\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"delay\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coe_a mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"coe_a\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freqWord_1 mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"freqWord_1\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac1_coe mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"dac1_coe\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac2_coe mylogic.v(21) " "Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable \"dac2_coe\", which holds its previous value in one or more paths through the always construct" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722502679133 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[0\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[1\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[2\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[3\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[4\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[5\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[6\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe\[7\] mylogic.v(160) " "Inferred latch for \"dac2_coe\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[0\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[1\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[2\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[3\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[4\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[5\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[6\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe\[7\] mylogic.v(160) " "Inferred latch for \"dac1_coe\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[0\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[1\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[2\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[3\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[4\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[5\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[6\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[7\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[8\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[8\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[9\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[9\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[10\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[10\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[11\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[11\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679134 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[12\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[12\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[13\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[13\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[14\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[14\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[15\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[15\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[16\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[16\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[17\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[17\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[18\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[18\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[19\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[19\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[20\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[20\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[21\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[21\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[22\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[22\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[23\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[23\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[24\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[24\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[25\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[25\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[26\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[26\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[27\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[27\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[28\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[28\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[29\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[29\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[30\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[30\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1\[31\] mylogic.v(160) " "Inferred latch for \"freqWord_1\[31\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[0\] mylogic.v(160) " "Inferred latch for \"coe_a\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[1\] mylogic.v(160) " "Inferred latch for \"coe_a\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[2\] mylogic.v(160) " "Inferred latch for \"coe_a\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[3\] mylogic.v(160) " "Inferred latch for \"coe_a\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[4\] mylogic.v(160) " "Inferred latch for \"coe_a\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[5\] mylogic.v(160) " "Inferred latch for \"coe_a\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[6\] mylogic.v(160) " "Inferred latch for \"coe_a\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a\[7\] mylogic.v(160) " "Inferred latch for \"coe_a\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[0\] mylogic.v(160) " "Inferred latch for \"delay\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679135 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[1\] mylogic.v(160) " "Inferred latch for \"delay\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[2\] mylogic.v(160) " "Inferred latch for \"delay\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[0\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[1\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[2\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[3\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[4\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[5\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[6\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1\[7\] mylogic.v(160) " "Inferred latch for \"phaseWord_1\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[0\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[1\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[2\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[3\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[4\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[5\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[6\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coe_a_tmp\[7\] mylogic.v(160) " "Inferred latch for \"coe_a_tmp\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_tmp\[0\] mylogic.v(160) " "Inferred latch for \"delay_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_tmp\[1\] mylogic.v(160) " "Inferred latch for \"delay_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_tmp\[2\] mylogic.v(160) " "Inferred latch for \"delay_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[0\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[1\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[2\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[3\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[4\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[5\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679136 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[6\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[7\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[8\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[8\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[9\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[9\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[10\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[10\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[11\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[11\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[12\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[12\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[13\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[13\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[14\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[14\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[15\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[15\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[16\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[16\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[17\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[17\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[18\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[18\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[19\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[19\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[20\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[20\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[21\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[21\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[22\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[22\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[23\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[23\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[24\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[24\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[25\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[25\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[26\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[26\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[27\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[27\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[28\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[28\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679137 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[29\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[29\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[30\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[30\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqWord_1_tmp\[31\] mylogic.v(160) " "Inferred latch for \"freqWord_1_tmp\[31\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[0\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[1\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[2\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[3\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[4\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[5\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[6\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phaseWord_1_tmp\[7\] mylogic.v(160) " "Inferred latch for \"phaseWord_1_tmp\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[0\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[1\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[2\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[3\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[4\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[5\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[6\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac1_coe_tmp\[7\] mylogic.v(160) " "Inferred latch for \"dac1_coe_tmp\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[0\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[0\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[1\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[1\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[2\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[2\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[3\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[3\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[4\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[4\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[5\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[5\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[6\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[6\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac2_coe_tmp\[7\] mylogic.v(160) " "Inferred latch for \"dac2_coe_tmp\[7\]\" at mylogic.v(160)" {  } { { "mylogic.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722502679138 "|am|mylogic:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst5 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst5\"" {  } { { "am.bdf" "inst5" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 440 968 1080 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_029 lpm_constant0:inst5\|lpm_constant0_lpm_constant_029:lpm_constant0_lpm_constant_029_component " "Elaborating entity \"lpm_constant0_lpm_constant_029\" for hierarchy \"lpm_constant0:inst5\|lpm_constant0_lpm_constant_029:lpm_constant0_lpm_constant_029_component\"" {  } { { "output_files/lpm_constant0.v" "lpm_constant0_lpm_constant_029_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult2 mymult2:inst14 " "Elaborating entity \"mymult2\" for hierarchy \"mymult2:inst14\"" {  } { { "am.bdf" "inst14" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 368 2064 2232 464 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult2:inst14\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult2:inst14\|lpm_mult:lpm_mult_component\"" {  } { { "mymult2.v" "lpm_mult_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult2:inst14\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mymult2:inst14\|lpm_mult:lpm_mult_component\"" {  } { { "mymult2.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult2:inst14\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mymult2:inst14\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 30 " "Parameter \"lpm_widthp\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679155 ""}  } { { "mymult2.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502679155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8n " "Found entity 1: mult_h8n" {  } { { "db/mult_h8n.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_h8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502679203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502679203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_h8n mymult2:inst14\|lpm_mult:lpm_mult_component\|mult_h8n:auto_generated " "Elaborating entity \"mult_h8n\" for hierarchy \"mymult2:inst14\|lpm_mult:lpm_mult_component\|mult_h8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadd myadd:inst12 " "Elaborating entity \"myadd\" for hierarchy \"myadd:inst12\"" {  } { { "am.bdf" "inst12" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 240 1816 1976 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "myadd.v" "LPM_ADD_SUB_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "myadd.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679230 ""}  } { { "myadd.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502679230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ajh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ajh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ajh " "Found entity 1: add_sub_ajh" {  } { { "db/add_sub_ajh.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/add_sub_ajh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502679281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502679281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ajh myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ajh:auto_generated " "Elaborating entity \"add_sub_ajh\" for hierarchy \"myadd:inst12\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ajh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult mymult:inst10 " "Elaborating entity \"mymult\" for hierarchy \"mymult:inst10\"" {  } { { "am.bdf" "inst10" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 376 1600 1768 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult:inst10\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult:inst10\|lpm_mult:lpm_mult_component\"" {  } { { "mymult.v" "lpm_mult_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult:inst10\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mymult:inst10\|lpm_mult:lpm_mult_component\"" {  } { { "mymult.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult:inst10\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mymult:inst10\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 22 " "Parameter \"lpm_widthp\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679296 ""}  } { { "mymult.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502679296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_37n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_37n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_37n " "Found entity 1: mult_37n" {  } { { "db/mult_37n.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_37n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502679353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502679353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_37n mymult:inst10\|lpm_mult:lpm_mult_component\|mult_37n:auto_generated " "Elaborating entity \"mult_37n\" for hierarchy \"mymult:inst10\|lpm_mult:lpm_mult_component\|mult_37n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 lpm_constant4:inst33 " "Elaborating entity \"lpm_constant4\" for hierarchy \"lpm_constant4:inst33\"" {  } { { "am.bdf" "inst33" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 288 1520 1632 336 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant4.v" "LPM_CONSTANT_component" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant4.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502679388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant4:inst33\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8192 " "Parameter \"lpm_cvalue\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679388 ""}  } { { "output_files/lpm_constant4.v" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722502679388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydelay mydelay:inst6 " "Elaborating entity \"mydelay\" for hierarchy \"mydelay:inst6\"" {  } { { "am.bdf" "inst6" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 760 872 1088 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722502679390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q124 " "Found entity 1: altsyncram_q124" {  } { { "db/altsyncram_q124.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/altsyncram_q124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ii " "Found entity 1: cntr_9ii" {  } { { "db/cntr_9ii.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_9ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722502680845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722502680845 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722502680966 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1722502681284 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1722502681284 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1722502681284 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1722502681285 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1722502681285 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[13\] " "Node \"data_reverse\[13\]\" is missing source" {  } { { "am.bdf" "data_reverse\[13\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[12\] " "Node \"data_reverse\[12\]\" is missing source" {  } { { "am.bdf" "data_reverse\[12\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[11\] " "Node \"data_reverse\[11\]\" is missing source" {  } { { "am.bdf" "data_reverse\[11\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[10\] " "Node \"data_reverse\[10\]\" is missing source" {  } { { "am.bdf" "data_reverse\[10\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[9\] " "Node \"data_reverse\[9\]\" is missing source" {  } { { "am.bdf" "data_reverse\[9\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[8\] " "Node \"data_reverse\[8\]\" is missing source" {  } { { "am.bdf" "data_reverse\[8\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[7\] " "Node \"data_reverse\[7\]\" is missing source" {  } { { "am.bdf" "data_reverse\[7\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[6\] " "Node \"data_reverse\[6\]\" is missing source" {  } { { "am.bdf" "data_reverse\[6\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[5\] " "Node \"data_reverse\[5\]\" is missing source" {  } { { "am.bdf" "data_reverse\[5\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[4\] " "Node \"data_reverse\[4\]\" is missing source" {  } { { "am.bdf" "data_reverse\[4\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[3\] " "Node \"data_reverse\[3\]\" is missing source" {  } { { "am.bdf" "data_reverse\[3\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[2\] " "Node \"data_reverse\[2\]\" is missing source" {  } { { "am.bdf" "data_reverse\[2\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[1\] " "Node \"data_reverse\[1\]\" is missing source" {  } { { "am.bdf" "data_reverse\[1\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "data_reverse\[0\] " "Node \"data_reverse\[0\]\" is missing source" {  } { { "am.bdf" "data_reverse\[0\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 824 760 879 840 "data_reverse\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[13\] " "Node \"delay_out\[13\]\" is missing source" {  } { { "am.bdf" "delay_out\[13\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[12\] " "Node \"delay_out\[12\]\" is missing source" {  } { { "am.bdf" "delay_out\[12\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[11\] " "Node \"delay_out\[11\]\" is missing source" {  } { { "am.bdf" "delay_out\[11\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[10\] " "Node \"delay_out\[10\]\" is missing source" {  } { { "am.bdf" "delay_out\[10\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[9\] " "Node \"delay_out\[9\]\" is missing source" {  } { { "am.bdf" "delay_out\[9\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[8\] " "Node \"delay_out\[8\]\" is missing source" {  } { { "am.bdf" "delay_out\[8\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[7\] " "Node \"delay_out\[7\]\" is missing source" {  } { { "am.bdf" "delay_out\[7\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[6\] " "Node \"delay_out\[6\]\" is missing source" {  } { { "am.bdf" "delay_out\[6\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[5\] " "Node \"delay_out\[5\]\" is missing source" {  } { { "am.bdf" "delay_out\[5\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[4\] " "Node \"delay_out\[4\]\" is missing source" {  } { { "am.bdf" "delay_out\[4\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[3\] " "Node \"delay_out\[3\]\" is missing source" {  } { { "am.bdf" "delay_out\[3\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681337 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[2\] " "Node \"delay_out\[2\]\" is missing source" {  } { { "am.bdf" "delay_out\[2\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681338 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[1\] " "Node \"delay_out\[1\]\" is missing source" {  } { { "am.bdf" "delay_out\[1\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681338 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "delay_out\[0\] " "Node \"delay_out\[0\]\" is missing source" {  } { { "am.bdf" "delay_out\[0\]" { Schematic "C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf" { { 800 -8 112 816 "delay_out\[13..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1722502681338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 28 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722502684779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 01 16:58:04 2024 " "Processing ended: Thu Aug 01 16:58:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722502684779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722502684779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722502684779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722502684779 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 30 s 22 s " "Quartus II Full Compilation was unsuccessful. 30 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722502685375 ""}
