Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/17.0/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/17.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  final_project.vo
Sim SDF file          :  final_project__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File final_project_run_msim_gate_verilog.do already exists - backing up current file as final_project_run_msim_gate_verilog.do.bak8
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do final_project_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {final_project.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 11:48:59 on Jun 21,2018
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." final_project.vo 
ModelSim-Altera Info: # -- Compiling module finalproject
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	finalproject
ModelSim-Altera Info: # End time: 11:49:00 on Jun 21,2018, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/testbench.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 11:49:00 on Jun 21,2018
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/testbench.v 
ModelSim-Altera Info: # -- Compiling module testbench
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	testbench
ModelSim-Altera Info: # End time: 11:49:00 on Jun 21,2018, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" testbench 
ModelSim-Altera Info: # Start time: 11:49:00 on Jun 21,2018
ModelSim-Altera Info: # Loading work.testbench
ModelSim-Altera Info: # Loading work.finalproject
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from final_project_v.sdo
ModelSim-Altera Warning: # ** Warning: (vsim-3017) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Too few port connections. Expected 27, found 22.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: final_project.vo
ModelSim-Altera Warning: # ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L3bit_L0'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L4bit_L0'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L4bit_L1'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L5bit_L0'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L5bit_L1'.
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # Loading timing data from final_project_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/FPGA_WORK/final_project/testbench.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $finish    : D:/FPGA_WORK/final_project/testbench.v(95)
ModelSim-Altera Info: #    Time: 700 ns  Iteration: 0  Instance: /testbench
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module testbench at D:/FPGA_WORK/final_project/testbench.v line 95
ModelSim-Altera Info: # End time: 11:49:52 on Jun 21,2018, Elapsed time: 0:00:52
ModelSim-Altera Info: # Errors: 0, Warnings: 6
Info: NativeLink simulation flow was successful
