Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  8 11:20:58 2024
| Host         : DESKTOP-HBA9GC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CombinedSystem_timing_summary_routed.rpt -pb CombinedSystem_timing_summary_routed.pb -rpx CombinedSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : CombinedSystem
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.565        0.000                      0                  130        0.240        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.565        0.000                      0                  130        0.240        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 flash_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.704ns (17.840%)  route 3.242ns (82.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_count_reg[10]/Q
                         net (fo=2, routed)           1.145     7.311    flash_count[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  flash_count[31]_i_5/O
                         net (fo=1, routed)           0.799     8.234    flash_count[31]_i_5_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  flash_count[31]_i_1/O
                         net (fo=33, routed)          1.298     9.656    flash_clk
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.899    15.399    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[29]/C
                         clock pessimism              0.287    15.686    
                         clock uncertainty           -0.035    15.651    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    15.222    flash_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 flash_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.704ns (17.840%)  route 3.242ns (82.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_count_reg[10]/Q
                         net (fo=2, routed)           1.145     7.311    flash_count[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  flash_count[31]_i_5/O
                         net (fo=1, routed)           0.799     8.234    flash_count[31]_i_5_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  flash_count[31]_i_1/O
                         net (fo=33, routed)          1.298     9.656    flash_clk
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.899    15.399    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[30]/C
                         clock pessimism              0.287    15.686    
                         clock uncertainty           -0.035    15.651    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    15.222    flash_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 flash_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.704ns (17.840%)  route 3.242ns (82.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_count_reg[10]/Q
                         net (fo=2, routed)           1.145     7.311    flash_count[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  flash_count[31]_i_5/O
                         net (fo=1, routed)           0.799     8.234    flash_count[31]_i_5_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  flash_count[31]_i_1/O
                         net (fo=33, routed)          1.298     9.656    flash_clk
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.899    15.399    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  flash_count_reg[31]/C
                         clock pessimism              0.287    15.686    
                         clock uncertainty           -0.035    15.651    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    15.222    flash_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.310%)  route 3.057ns (78.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.895     9.209    clk_count[31]_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    15.020    clk_IBUF_BUFG
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[29]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X82Y148        FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.310%)  route 3.057ns (78.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.895     9.209    clk_count[31]_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    15.020    clk_IBUF_BUFG
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[30]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X82Y148        FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.310%)  route 3.057ns (78.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.895     9.209    clk_count[31]_i_1_n_0
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    15.020    clk_IBUF_BUFG
    SLICE_X82Y148        FDRE                                         r  clk_count_reg[31]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X82Y148        FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.819     9.134    clk_count[31]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    15.018    clk_IBUF_BUFG
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[1]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.819     9.134    clk_count[31]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    15.018    clk_IBUF_BUFG
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[2]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.819     9.134    clk_count[31]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    15.018    clk_IBUF_BUFG
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[3]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.639     5.324    clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_count_reg[8]/Q
                         net (fo=2, routed)           1.109     6.889    clk_count[8]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.013 f  clk_count[31]_i_7/O
                         net (fo=1, routed)           0.264     7.277    clk_count[31]_i_7_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  clk_count[31]_i_3/O
                         net (fo=2, routed)           0.789     8.191    clk_count[31]_i_3_n_0
    SLICE_X83Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  clk_count[31]_i_1/O
                         net (fo=32, routed)          0.819     9.134    clk_count[31]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    15.018    clk_IBUF_BUFG
    SLICE_X82Y141        FDRE                                         r  clk_count_reg[4]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X82Y141        FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.231ns (67.126%)  route 0.113ns (32.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.510    clk_IBUF_BUFG
    SLICE_X82Y145        FDRE                                         r  clk_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDRE (Prop_fdre_C_Q)         0.141     1.651 f  clk_count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.713    clk_count[18]
    SLICE_X83Y145        LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  clk_count[31]_i_4/O
                         net (fo=2, routed)           0.051     1.809    clk_count[31]_i_4_n_0
    SLICE_X83Y145        LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.854    slow_clk_i_1_n_0
    SLICE_X83Y145        FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.505     1.523    
    SLICE_X83Y145        FDRE (Hold_fdre_C_D)         0.091     1.614    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 flash_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.927    flash_count[24]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.035 r  flash_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    flash_count_reg[24]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.000     2.193    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[24]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.773    flash_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 flash_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.724     1.669    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  flash_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  flash_count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.928    flash_count[28]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.036 r  flash_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    flash_count_reg[28]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  flash_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.001     2.194    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  flash_count_reg[28]/C
                         clock pessimism             -0.525     1.669    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.774    flash_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 flash_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.929    flash_count[12]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.037 r  flash_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    flash_count_reg[12]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.000     2.193    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  flash_count_reg[12]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.773    flash_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 flash_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  flash_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.929    flash_count[16]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.037 r  flash_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    flash_count_reg[16]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  flash_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.000     2.193    clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  flash_count_reg[16]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.773    flash_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 flash_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  flash_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.930    flash_count[20]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.038 r  flash_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    flash_count_reg[20]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  flash_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.000     2.193    clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  flash_count_reg[20]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.773    flash_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 flash_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.722     1.667    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  flash_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  flash_count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.929    flash_count[4]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.037 r  flash_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    flash_count_reg[4]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  flash_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.999     2.192    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  flash_count_reg[4]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.772    flash_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 flash_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.722     1.667    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  flash_count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.929    flash_count[8]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.037 r  flash_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    flash_count_reg[8]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.999     2.192    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[8]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.772    flash_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 flash_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.722     1.667    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  flash_count_reg[5]/Q
                         net (fo=2, routed)           0.114     1.923    flash_count[5]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.038 r  flash_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    flash_count_reg[8]_i_1_n_7
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.999     2.192    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  flash_count_reg[5]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.772    flash_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 flash_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.926    flash_count[21]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.041 r  flash_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    flash_count_reg[24]_i_1_n_7
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.000     2.193    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  flash_count_reg[21]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.773    flash_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y142  clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y143  clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y143  clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y143  clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y144  clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y144  clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y144  clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y144  clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y145  clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y142  clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y142  clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y144  clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y144  clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y142  clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y142  clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y144  clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y144  clk_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            debounce_btnu/delay1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 1.069ns (17.116%)  route 5.178ns (82.884%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           5.178     6.248    debounce_btnu/btnu_IBUF
    SLICE_X0Y102         FDRE                                         r  debounce_btnu/delay1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.042ns  (logic 3.507ns (58.045%)  route 2.535ns (41.955%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[6]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_output_reg[6]/Q
                         net (fo=1, routed)           2.535     2.954    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         3.088     6.042 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.042    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.512ns (58.143%)  route 2.528ns (41.857%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[5]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_output_reg[5]/Q
                         net (fo=1, routed)           2.528     2.947    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.093     6.040 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.040    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.032ns  (logic 3.373ns (55.918%)  route 2.659ns (44.082%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[3]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_output_reg[3]/Q
                         net (fo=1, routed)           2.659     3.115    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917     6.032 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.032    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.911ns  (logic 3.410ns (57.680%)  route 2.502ns (42.320%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_output_reg[0]/Q
                         net (fo=1, routed)           2.502     2.958    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954     5.911 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.911    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.371ns (57.213%)  route 2.521ns (42.787%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_output_reg[2]/Q
                         net (fo=1, routed)           2.521     2.977    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915     5.892 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.892    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.387ns (57.953%)  route 2.458ns (42.047%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[4]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_output_reg[4]/Q
                         net (fo=1, routed)           2.458     2.914    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931     5.845 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.845    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.581ns  (logic 3.405ns (61.007%)  route 2.176ns (38.993%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  led_output_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_output_reg[1]/Q
                         net (fo=1, routed)           2.176     2.632    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949     5.581 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.581    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.257ns  (logic 3.563ns (67.771%)  route 1.694ns (32.229%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  led_output_reg[7]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_output_reg[7]/Q
                         net (fo=1, routed)           1.694     2.113    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         3.144     5.257 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.257    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btnc/delay3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            entered_symbols_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 1.196ns (23.880%)  route 3.812ns (76.120%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  debounce_btnc/delay3_reg/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debounce_btnc/delay3_reg/Q
                         net (fo=10, routed)          1.041     1.460    debounce_btnc/delay3
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.325     1.785 f  debounce_btnc/current_index[3]_i_1/O
                         net (fo=37, routed)          1.302     3.087    debounce_btnu/btnc_debounced
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.328     3.415 r  debounce_btnu/entered_symbols[14][1]_i_2/O
                         net (fo=15, routed)          1.470     4.884    debounce_btnu/entered_symbols[0][1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  debounce_btnu/entered_symbols[6][1]_i_1/O
                         net (fo=1, routed)           0.000     5.008    debounce_btnu_n_16
    SLICE_X4Y96          FDRE                                         r  entered_symbols_reg[6][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flash_pattern_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  flash_pattern_reg[6]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  flash_pattern_reg[6]/Q
                         net (fo=1, routed)           0.114     0.242    flash_pattern_reg_n_0_[6]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_pattern_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_output_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE                         0.000     0.000 r  flash_pattern_reg[7]/C
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  flash_pattern_reg[7]/Q
                         net (fo=1, routed)           0.121     0.249    flash_pattern_reg_n_0_[7]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_pattern_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE                         0.000     0.000 r  flash_pattern_reg[5]/C
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  flash_pattern_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    flash_pattern_reg_n_0_[5]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.204%)  route 0.119ns (45.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  flash_pattern_reg[4]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  flash_pattern_reg[4]/Q
                         net (fo=1, routed)           0.119     0.260    flash_pattern_reg_n_0_[4]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  flash_pattern_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  flash_pattern_reg[0]/Q
                         net (fo=1, routed)           0.126     0.267    flash_pattern_reg_n_0_[0]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btnc/delay1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_btnc/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.752%)  route 0.161ns (53.248%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE                         0.000     0.000 r  debounce_btnc/delay1_reg/C
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_btnc/delay1_reg/Q
                         net (fo=1, routed)           0.161     0.302    debounce_btnc/delay1_reg_n_0
    SLICE_X2Y99          FDRE                                         r  debounce_btnc/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_pattern_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE                         0.000     0.000 r  flash_pattern_reg[3]/C
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  flash_pattern_reg[3]/Q
                         net (fo=1, routed)           0.186     0.314    flash_pattern_reg_n_0_[3]
    SLICE_X0Y91          FDRE                                         r  led_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btnl/delay1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_btnl/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  debounce_btnl/delay1_reg/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_btnl/delay1_reg/Q
                         net (fo=1, routed)           0.174     0.315    debounce_btnl/delay1_reg_n_0
    SLICE_X0Y102         FDRE                                         r  debounce_btnl/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.966%)  route 0.141ns (43.034%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  total_count_reg[5]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.282    total_count_reg[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  total_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.327    p_0_in__0[5]
    SLICE_X3Y93          FDRE                                         r  total_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btnc/delay3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            entered_symbols_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.261%)  route 0.121ns (34.739%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  debounce_btnc/delay3_reg/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_btnc/delay3_reg/Q
                         net (fo=10, routed)          0.121     0.249    debounce_btnu/delay3
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.099     0.348 r  debounce_btnu/entered_symbols[14][0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    debounce_btnu_n_1
    SLICE_X4Y99          FDRE                                         r  entered_symbols_reg[14][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.573ns (28.722%)  route 1.422ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.949     7.705    flash_pattern
    SLICE_X0Y92          FDRE                                         r  flash_pattern_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.573ns (28.722%)  route 1.422ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.949     7.705    flash_pattern
    SLICE_X0Y92          FDSE                                         r  flash_pattern_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.573ns (28.722%)  route 1.422ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.949     7.705    flash_pattern
    SLICE_X0Y92          FDRE                                         r  flash_pattern_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.573ns (28.722%)  route 1.422ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.949     7.705    flash_pattern
    SLICE_X0Y92          FDSE                                         r  flash_pattern_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.592ns  (logic 0.573ns (35.983%)  route 1.019ns (64.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.546     7.302    flash_pattern
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.592ns  (logic 0.573ns (35.983%)  route 1.019ns (64.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.546     7.302    flash_pattern
    SLICE_X0Y93          FDSE                                         r  flash_pattern_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.592ns  (logic 0.573ns (35.983%)  route 1.019ns (64.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.546     7.302    flash_pattern
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.592ns  (logic 0.573ns (35.983%)  route 1.019ns (64.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.473     6.639    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.117     6.756 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.546     7.302    flash_pattern
    SLICE_X0Y93          FDSE                                         r  flash_pattern_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.305ns  (logic 0.606ns (46.452%)  route 0.699ns (53.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.699     6.865    flash_clk_reg_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.150     7.015 r  flash_pattern[6]_i_1/O
                         net (fo=1, routed)           0.000     7.015    flash_pattern[6]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  flash_pattern_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.606ns (46.572%)  route 0.695ns (53.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          2.025     5.710    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.695     6.861    flash_clk_reg_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.150     7.011 r  flash_pattern[2]_i_1/O
                         net (fo=1, routed)           0.000     7.011    flash_pattern[2]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.184ns (41.415%)  route 0.260ns (58.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.260     2.070    flash_clk_reg_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.043     2.113 r  flash_pattern[3]_i_1/O
                         net (fo=1, routed)           0.000     2.113    flash_pattern[3]_i_1_n_0
    SLICE_X0Y93          FDSE                                         r  flash_pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.677%)  route 0.260ns (58.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.260     2.070    flash_clk_reg_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.045     2.115 r  flash_pattern[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    flash_pattern[1]_i_1_n_0
    SLICE_X0Y93          FDSE                                         r  flash_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.184ns (40.831%)  route 0.267ns (59.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.267     2.076    flash_clk_reg_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.043     2.119 r  flash_pattern[7]_i_2/O
                         net (fo=1, routed)           0.000     2.119    flash_pattern[7]_i_2_n_0
    SLICE_X0Y92          FDSE                                         r  flash_pattern_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.092%)  route 0.267ns (58.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.267     2.076    flash_clk_reg_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.121 r  flash_pattern[5]_i_1/O
                         net (fo=1, routed)           0.000     2.121    flash_pattern[5]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  flash_pattern_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.183ns (40.290%)  route 0.271ns (59.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.271     2.081    flash_clk_reg_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.042     2.123 r  flash_pattern[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    flash_pattern[2]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.682%)  route 0.271ns (59.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.271     2.081    flash_clk_reg_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.045     2.126 r  flash_pattern[0]_i_1/O
                         net (fo=1, routed)           0.000     2.126    flash_pattern[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.183ns (39.734%)  route 0.278ns (60.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.278     2.087    flash_clk_reg_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.042     2.129 r  flash_pattern[6]_i_1/O
                         net (fo=1, routed)           0.000     2.129    flash_pattern[6]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  flash_pattern_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.124%)  route 0.278ns (59.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.278     2.087    flash_clk_reg_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  flash_pattern[4]_i_1/O
                         net (fo=1, routed)           0.000     2.132    flash_pattern[4]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  flash_pattern_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.189ns (34.337%)  route 0.361ns (65.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.173     1.983    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.048     2.031 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.188     2.219    flash_pattern
    SLICE_X0Y93          FDRE                                         r  flash_pattern_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_pattern_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.189ns (34.337%)  route 0.361ns (65.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.723     1.668    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  flash_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  flash_clk_reg/Q
                         net (fo=10, routed)          0.173     1.983    flash_clk_reg_n_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.048     2.031 r  flash_pattern[7]_i_1/O
                         net (fo=8, routed)           0.188     2.219    flash_pattern
    SLICE_X0Y93          FDSE                                         r  flash_pattern_reg[1]/S
  -------------------------------------------------------------------    -------------------





