ARM GAS  C:\Temp\ccvY6hHi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_DMA_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_DMA_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_DMA_Init:
  28              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "app_mems.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "iks02a1_motion_sensors.h"
  26:Core/Src/main.c **** #include "IKS02A1_Simulink.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Temp\ccvY6hHi.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** IKS02A1_MOTION_SENSOR_Axes_t accel1_axis;
  49:Core/Src/main.c **** IKS02A1_MOTION_SENSOR_Axes_t gyro_axis;
  50:Core/Src/main.c **** IKS02A1_MOTION_SENSOR_Axes_t accel2_axis;
  51:Core/Src/main.c **** IKS02A1_MOTION_SENSOR_Axes_t mag_axis;
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_TIM2_Init(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** // #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
  59:Core/Src/main.c **** /* USER CODE END PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/main.c **** const uint8_t expectedHeader[3] = {'J', '_', 'A'};
  64:Core/Src/main.c **** const uint8_t expectedTerminator[3] = {'A', '_', 'J'};
  65:Core/Src/main.c **** const int numberOfSimulinkBytes = 4*(2+2+2+1);
  66:Core/Src/main.c **** uint8_t bigBuffer[28+3+3] = {0};
  67:Core/Src/main.c **** uint8_t clearToSend = 0;
  68:Core/Src/main.c **** uint8_t calibrated = 0;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccvY6hHi.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c ****   HAL_GPIO_WritePin(LED2_GPIO_PORT,LED2_PIN,0);
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_DMA_Init();
 102:Core/Src/main.c ****   MX_TIM2_Init();
 103:Core/Src/main.c ****   MX_MEMS_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 106:Core/Src/main.c ****   // BSP_LED_Init(LED2);
 107:Core/Src/main.c ****   BSP_LED_On(LED2);
 108:Core/Src/main.c ****   // BSP_COM_Init(COM1);
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   while (1)
 115:Core/Src/main.c ****   {
 116:Core/Src/main.c ****     HAL_UART_Receive_DMA(&hcom_uart,(uint8_t *) &bigBuffer, (size_t) (numberOfSimulinkBytes+3+3));
 117:Core/Src/main.c ****     if (bigBuffer[0] == expectedHeader[0] &&
 118:Core/Src/main.c ****         bigBuffer[1] == expectedHeader[1] &&
 119:Core/Src/main.c ****         bigBuffer[2] == expectedHeader[2] &&
 120:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+0] == expectedTerminator[0] &&
 121:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+1] == expectedTerminator[1] &&
 122:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+2] == expectedTerminator[2]){
 123:Core/Src/main.c ****           if (calibrated == 0){
 124:Core/Src/main.c ****             receivedFromSimulink(&bigBuffer);
 125:Core/Src/main.c ****             calibrated = 1;
 126:Core/Src/main.c ****           }
 127:Core/Src/main.c ****     }
 128:Core/Src/main.c ****     if (clearToSend == 1){
 129:Core/Src/main.c ****       getIKS02A1();
 130:Core/Src/main.c ****       sendToSimulink();
 131:Core/Src/main.c ****       clearToSend = 0;
 132:Core/Src/main.c ****     }
 133:Core/Src/main.c ****     
 134:Core/Src/main.c ****     
 135:Core/Src/main.c ****     /* USER CODE END WHILE */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   // MX_MEMS_Process();
 138:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /* USER CODE END 3 */
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief System Clock Configuration
ARM GAS  C:\Temp\ccvY6hHi.s 			page 4


 145:Core/Src/main.c ****   * @retval None
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** void SystemClock_Config(void)
 148:Core/Src/main.c **** {
 149:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 155:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 158:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 169:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 177:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 191:Core/Src/main.c ****   * @param None
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** static void MX_TIM2_Init(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
ARM GAS  C:\Temp\ccvY6hHi.s 			page 5


 202:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 207:Core/Src/main.c ****   htim2.Instance = TIM2;
 208:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 209:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 210:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 211:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 212:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 213:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 218:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 223:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 224:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 225:Core/Src/main.c ****   {
 226:Core/Src/main.c ****     Error_Handler();
 227:Core/Src/main.c ****   }
 228:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** /**
 235:Core/Src/main.c ****   * Enable DMA controller clock
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c **** void MX_DMA_Init(void)
 238:Core/Src/main.c **** {
  29              		.loc 1 238 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* DMA controller clock enable */
 241:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  38              		.loc 1 241 3 view .LVU1
  39              	.LBB4:
  40              		.loc 1 241 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0191     		str	r1, [sp, #4]
  43              		.loc 1 241 3 view .LVU3
  44 0008 094B     		ldr	r3, .L3
  45 000a 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Temp\ccvY6hHi.s 			page 6


  46 000c 42F40012 		orr	r2, r2, #2097152
  47 0010 1A63     		str	r2, [r3, #48]
  48              		.loc 1 241 3 view .LVU4
  49 0012 1B6B     		ldr	r3, [r3, #48]
  50 0014 03F40013 		and	r3, r3, #2097152
  51 0018 0193     		str	r3, [sp, #4]
  52              		.loc 1 241 3 view .LVU5
  53 001a 019B     		ldr	r3, [sp, #4]
  54              	.LBE4:
  55              		.loc 1 241 3 view .LVU6
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* DMA interrupt init */
 244:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 245:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
  56              		.loc 1 245 3 view .LVU7
  57 001c 0A46     		mov	r2, r1
  58 001e 1020     		movs	r0, #16
  59 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
 246:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  61              		.loc 1 246 3 view .LVU8
  62 0024 1020     		movs	r0, #16
  63 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  64              	.LVL1:
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** }
  65              		.loc 1 248 1 is_stmt 0 view .LVU9
  66 002a 03B0     		add	sp, sp, #12
  67              		.cfi_def_cfa_offset 4
  68              		@ sp needed
  69 002c 5DF804FB 		ldr	pc, [sp], #4
  70              	.L4:
  71              		.align	2
  72              	.L3:
  73 0030 00380240 		.word	1073887232
  74              		.cfi_endproc
  75              	.LFE137:
  77              		.section	.text.MX_GPIO_Init,"ax",%progbits
  78              		.align	1
  79              		.global	MX_GPIO_Init
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	MX_GPIO_Init:
  85              	.LFB138:
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief GPIO Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** void MX_GPIO_Init(void)
 256:Core/Src/main.c **** {
  86              		.loc 1 256 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 40
  89              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\ccvY6hHi.s 			page 7


  90 0000 30B5     		push	{r4, r5, lr}
  91              		.cfi_def_cfa_offset 12
  92              		.cfi_offset 4, -12
  93              		.cfi_offset 5, -8
  94              		.cfi_offset 14, -4
  95 0002 8BB0     		sub	sp, sp, #44
  96              		.cfi_def_cfa_offset 56
 257:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  97              		.loc 1 257 3 view .LVU11
  98              		.loc 1 257 20 is_stmt 0 view .LVU12
  99 0004 0024     		movs	r4, #0
 100 0006 0594     		str	r4, [sp, #20]
 101 0008 0694     		str	r4, [sp, #24]
 102 000a 0794     		str	r4, [sp, #28]
 103 000c 0894     		str	r4, [sp, #32]
 104 000e 0994     		str	r4, [sp, #36]
 258:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 259:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 262:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 105              		.loc 1 262 3 is_stmt 1 view .LVU13
 106              	.LBB5:
 107              		.loc 1 262 3 view .LVU14
 108 0010 0094     		str	r4, [sp]
 109              		.loc 1 262 3 view .LVU15
 110 0012 2F4B     		ldr	r3, .L7
 111 0014 1A6B     		ldr	r2, [r3, #48]
 112 0016 42F00402 		orr	r2, r2, #4
 113 001a 1A63     		str	r2, [r3, #48]
 114              		.loc 1 262 3 view .LVU16
 115 001c 1A6B     		ldr	r2, [r3, #48]
 116 001e 02F00402 		and	r2, r2, #4
 117 0022 0092     		str	r2, [sp]
 118              		.loc 1 262 3 view .LVU17
 119 0024 009A     		ldr	r2, [sp]
 120              	.LBE5:
 121              		.loc 1 262 3 view .LVU18
 263:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 122              		.loc 1 263 3 view .LVU19
 123              	.LBB6:
 124              		.loc 1 263 3 view .LVU20
 125 0026 0194     		str	r4, [sp, #4]
 126              		.loc 1 263 3 view .LVU21
 127 0028 1A6B     		ldr	r2, [r3, #48]
 128 002a 42F08002 		orr	r2, r2, #128
 129 002e 1A63     		str	r2, [r3, #48]
 130              		.loc 1 263 3 view .LVU22
 131 0030 1A6B     		ldr	r2, [r3, #48]
 132 0032 02F08002 		and	r2, r2, #128
 133 0036 0192     		str	r2, [sp, #4]
 134              		.loc 1 263 3 view .LVU23
 135 0038 019A     		ldr	r2, [sp, #4]
 136              	.LBE6:
 137              		.loc 1 263 3 view .LVU24
 264:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 138              		.loc 1 264 3 view .LVU25
ARM GAS  C:\Temp\ccvY6hHi.s 			page 8


 139              	.LBB7:
 140              		.loc 1 264 3 view .LVU26
 141 003a 0294     		str	r4, [sp, #8]
 142              		.loc 1 264 3 view .LVU27
 143 003c 1A6B     		ldr	r2, [r3, #48]
 144 003e 42F00102 		orr	r2, r2, #1
 145 0042 1A63     		str	r2, [r3, #48]
 146              		.loc 1 264 3 view .LVU28
 147 0044 1A6B     		ldr	r2, [r3, #48]
 148 0046 02F00102 		and	r2, r2, #1
 149 004a 0292     		str	r2, [sp, #8]
 150              		.loc 1 264 3 view .LVU29
 151 004c 029A     		ldr	r2, [sp, #8]
 152              	.LBE7:
 153              		.loc 1 264 3 view .LVU30
 265:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 265 3 view .LVU31
 155              	.LBB8:
 156              		.loc 1 265 3 view .LVU32
 157 004e 0394     		str	r4, [sp, #12]
 158              		.loc 1 265 3 view .LVU33
 159 0050 1A6B     		ldr	r2, [r3, #48]
 160 0052 42F00202 		orr	r2, r2, #2
 161 0056 1A63     		str	r2, [r3, #48]
 162              		.loc 1 265 3 view .LVU34
 163 0058 1A6B     		ldr	r2, [r3, #48]
 164 005a 02F00202 		and	r2, r2, #2
 165 005e 0392     		str	r2, [sp, #12]
 166              		.loc 1 265 3 view .LVU35
 167 0060 039A     		ldr	r2, [sp, #12]
 168              	.LBE8:
 169              		.loc 1 265 3 view .LVU36
 266:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 170              		.loc 1 266 3 view .LVU37
 171              	.LBB9:
 172              		.loc 1 266 3 view .LVU38
 173 0062 0494     		str	r4, [sp, #16]
 174              		.loc 1 266 3 view .LVU39
 175 0064 1A6B     		ldr	r2, [r3, #48]
 176 0066 42F00802 		orr	r2, r2, #8
 177 006a 1A63     		str	r2, [r3, #48]
 178              		.loc 1 266 3 view .LVU40
 179 006c 1B6B     		ldr	r3, [r3, #48]
 180 006e 03F00803 		and	r3, r3, #8
 181 0072 0493     		str	r3, [sp, #16]
 182              		.loc 1 266 3 view .LVU41
 183 0074 049B     		ldr	r3, [sp, #16]
 184              	.LBE9:
 185              		.loc 1 266 3 view .LVU42
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /*Configure GPIO pins : PC0 PC1 PC2 PC3
 269:Core/Src/main.c ****                            PC4 PC5 PC6 PC7
 270:Core/Src/main.c ****                            PC8 PC9 PC10 PC11
 271:Core/Src/main.c ****                            PC12 */
 272:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 186              		.loc 1 272 3 view .LVU43
 187              		.loc 1 272 23 is_stmt 0 view .LVU44
ARM GAS  C:\Temp\ccvY6hHi.s 			page 9


 188 0076 41F6FF73 		movw	r3, #8191
 189 007a 0593     		str	r3, [sp, #20]
 273:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 274:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 275:Core/Src/main.c ****                           |GPIO_PIN_12;
 276:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 190              		.loc 1 276 3 is_stmt 1 view .LVU45
 191              		.loc 1 276 24 is_stmt 0 view .LVU46
 192 007c 0325     		movs	r5, #3
 193 007e 0695     		str	r5, [sp, #24]
 277:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 277 3 is_stmt 1 view .LVU47
 278:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 195              		.loc 1 278 3 view .LVU48
 196 0080 05A9     		add	r1, sp, #20
 197 0082 1448     		ldr	r0, .L7+4
 198 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL2:
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA4 PA6
 281:Core/Src/main.c ****                            PA7 PA8 PA9 PA10
 282:Core/Src/main.c ****                            PA11 PA12 PA15 */
 283:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 200              		.loc 1 283 3 view .LVU49
 201              		.loc 1 283 23 is_stmt 0 view .LVU50
 202 0088 49F6D373 		movw	r3, #40915
 203 008c 0593     		str	r3, [sp, #20]
 284:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 285:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 286:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 204              		.loc 1 286 3 is_stmt 1 view .LVU51
 205              		.loc 1 286 24 is_stmt 0 view .LVU52
 206 008e 0695     		str	r5, [sp, #24]
 287:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 287 3 is_stmt 1 view .LVU53
 208              		.loc 1 287 24 is_stmt 0 view .LVU54
 209 0090 0794     		str	r4, [sp, #28]
 288:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 288 3 is_stmt 1 view .LVU55
 211 0092 05A9     		add	r1, sp, #20
 212 0094 1048     		ldr	r0, .L7+8
 213 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL3:
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10
 291:Core/Src/main.c ****                            PB12 PB13 PB14 PB15
 292:Core/Src/main.c ****                            PB4 PB5 PB6 PB7 */
 293:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 215              		.loc 1 293 3 view .LVU56
 216              		.loc 1 293 23 is_stmt 0 view .LVU57
 217 009a 4FF2F743 		movw	r3, #62711
 218 009e 0593     		str	r3, [sp, #20]
 294:Core/Src/main.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 295:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 296:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 219              		.loc 1 296 3 is_stmt 1 view .LVU58
 220              		.loc 1 296 24 is_stmt 0 view .LVU59
ARM GAS  C:\Temp\ccvY6hHi.s 			page 10


 221 00a0 0695     		str	r5, [sp, #24]
 297:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 297 3 is_stmt 1 view .LVU60
 223              		.loc 1 297 24 is_stmt 0 view .LVU61
 224 00a2 0794     		str	r4, [sp, #28]
 298:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 225              		.loc 1 298 3 is_stmt 1 view .LVU62
 226 00a4 05A9     		add	r1, sp, #20
 227 00a6 0D48     		ldr	r0, .L7+12
 228 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL4:
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /*Configure GPIO pin : PD2 */
 301:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 230              		.loc 1 301 3 view .LVU63
 231              		.loc 1 301 23 is_stmt 0 view .LVU64
 232 00ac 0423     		movs	r3, #4
 233 00ae 0593     		str	r3, [sp, #20]
 302:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 234              		.loc 1 302 3 is_stmt 1 view .LVU65
 235              		.loc 1 302 24 is_stmt 0 view .LVU66
 236 00b0 0695     		str	r5, [sp, #24]
 303:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 303 3 is_stmt 1 view .LVU67
 238              		.loc 1 303 24 is_stmt 0 view .LVU68
 239 00b2 0794     		str	r4, [sp, #28]
 304:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 240              		.loc 1 304 3 is_stmt 1 view .LVU69
 241 00b4 05A9     		add	r1, sp, #20
 242 00b6 0A48     		ldr	r0, .L7+16
 243 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL5:
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* EXTI interrupt init*/
 307:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 245              		.loc 1 307 3 view .LVU70
 246 00bc 2246     		mov	r2, r4
 247 00be 2146     		mov	r1, r4
 248 00c0 2820     		movs	r0, #40
 249 00c2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 250              	.LVL6:
 308:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 251              		.loc 1 308 3 view .LVU71
 252 00c6 2820     		movs	r0, #40
 253 00c8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 254              	.LVL7:
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 311:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 312:Core/Src/main.c **** }
 255              		.loc 1 312 1 is_stmt 0 view .LVU72
 256 00cc 0BB0     		add	sp, sp, #44
 257              		.cfi_def_cfa_offset 12
 258              		@ sp needed
 259 00ce 30BD     		pop	{r4, r5, pc}
 260              	.L8:
 261              		.align	2
ARM GAS  C:\Temp\ccvY6hHi.s 			page 11


 262              	.L7:
 263 00d0 00380240 		.word	1073887232
 264 00d4 00080240 		.word	1073874944
 265 00d8 00000240 		.word	1073872896
 266 00dc 00040240 		.word	1073873920
 267 00e0 000C0240 		.word	1073875968
 268              		.cfi_endproc
 269              	.LFE138:
 271              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_TIM_PeriodElapsedCallback
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	HAL_TIM_PeriodElapsedCallback:
 279              	.LVL8:
 280              	.LFB139:
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /* USER CODE END 4 */
 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 320:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 321:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 322:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 323:Core/Src/main.c ****   * @param  htim : TIM handle
 324:Core/Src/main.c ****   * @retval None
 325:Core/Src/main.c ****   */
 326:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 327:Core/Src/main.c **** {
 281              		.loc 1 327 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		.loc 1 327 1 is_stmt 0 view .LVU74
 286 0000 08B5     		push	{r3, lr}
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 3, -8
 289              		.cfi_offset 14, -4
 328:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 331:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 290              		.loc 1 331 3 is_stmt 1 view .LVU75
 291              		.loc 1 331 11 is_stmt 0 view .LVU76
 292 0002 0268     		ldr	r2, [r0]
 293              		.loc 1 331 6 view .LVU77
 294 0004 034B     		ldr	r3, .L13
 295 0006 9A42     		cmp	r2, r3
 296 0008 00D0     		beq	.L12
 297              	.LVL9:
 298              	.L9:
 332:Core/Src/main.c ****     HAL_IncTick();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
ARM GAS  C:\Temp\ccvY6hHi.s 			page 12


 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 337:Core/Src/main.c **** }
 299              		.loc 1 337 1 view .LVU78
 300 000a 08BD     		pop	{r3, pc}
 301              	.LVL10:
 302              	.L12:
 332:Core/Src/main.c ****     HAL_IncTick();
 303              		.loc 1 332 5 is_stmt 1 view .LVU79
 304 000c FFF7FEFF 		bl	HAL_IncTick
 305              	.LVL11:
 306              		.loc 1 337 1 is_stmt 0 view .LVU80
 307 0010 FBE7     		b	.L9
 308              	.L14:
 309 0012 00BF     		.align	2
 310              	.L13:
 311 0014 00000140 		.word	1073807360
 312              		.cfi_endproc
 313              	.LFE139:
 315              		.section	.text.Error_Handler,"ax",%progbits
 316              		.align	1
 317              		.global	Error_Handler
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	Error_Handler:
 323              	.LFB140:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c **** /**
 340:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 341:Core/Src/main.c ****   * @retval None
 342:Core/Src/main.c ****   */
 343:Core/Src/main.c **** void Error_Handler(void)
 344:Core/Src/main.c **** {
 324              		.loc 1 344 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ Volatile: function does not return.
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 345:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 346:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 347:Core/Src/main.c ****   __disable_irq();
 330              		.loc 1 347 3 view .LVU82
 331              	.LBB10:
 332              	.LBI10:
 333              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Temp\ccvY6hHi.s 			page 13


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  C:\Temp\ccvY6hHi.s 			page 14


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Temp\ccvY6hHi.s 			page 15


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
ARM GAS  C:\Temp\ccvY6hHi.s 			page 16


 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
ARM GAS  C:\Temp\ccvY6hHi.s 			page 17


 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
ARM GAS  C:\Temp\ccvY6hHi.s 			page 18


 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Temp\ccvY6hHi.s 			page 19


 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
ARM GAS  C:\Temp\ccvY6hHi.s 			page 20


 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
ARM GAS  C:\Temp\ccvY6hHi.s 			page 21


 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  C:\Temp\ccvY6hHi.s 			page 22


 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
ARM GAS  C:\Temp\ccvY6hHi.s 			page 23


 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  C:\Temp\ccvY6hHi.s 			page 24


 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Temp\ccvY6hHi.s 			page 25


 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  C:\Temp\ccvY6hHi.s 			page 26


 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Temp\ccvY6hHi.s 			page 27


 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\ccvY6hHi.s 			page 28


 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  C:\Temp\ccvY6hHi.s 			page 29


 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 334              		.loc 2 960 27 view .LVU83
 335              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 336              		.loc 2 962 3 view .LVU84
 337              		.syntax unified
 338              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 339 0000 72B6     		cpsid i
 340              	@ 0 "" 2
 341              		.thumb
 342              		.syntax unified
 343              	.L16:
 344              	.LBE11:
 345              	.LBE10:
 348:Core/Src/main.c ****   while (1)
 346              		.loc 1 348 3 discriminator 1 view .LVU85
 349:Core/Src/main.c ****   {
 350:Core/Src/main.c ****   }
 347              		.loc 1 350 3 discriminator 1 view .LVU86
ARM GAS  C:\Temp\ccvY6hHi.s 			page 30


 348:Core/Src/main.c ****   while (1)
 348              		.loc 1 348 9 discriminator 1 view .LVU87
 349 0002 FEE7     		b	.L16
 350              		.cfi_endproc
 351              	.LFE140:
 353              		.section	.text.MX_TIM2_Init,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	MX_TIM2_Init:
 360              	.LFB136:
 195:Core/Src/main.c **** 
 361              		.loc 1 195 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 24
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 00B5     		push	{lr}
 366              		.cfi_def_cfa_offset 4
 367              		.cfi_offset 14, -4
 368 0002 87B0     		sub	sp, sp, #28
 369              		.cfi_def_cfa_offset 32
 201:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 370              		.loc 1 201 3 view .LVU89
 201:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 371              		.loc 1 201 26 is_stmt 0 view .LVU90
 372 0004 0023     		movs	r3, #0
 373 0006 0293     		str	r3, [sp, #8]
 374 0008 0393     		str	r3, [sp, #12]
 375 000a 0493     		str	r3, [sp, #16]
 376 000c 0593     		str	r3, [sp, #20]
 202:Core/Src/main.c **** 
 377              		.loc 1 202 3 is_stmt 1 view .LVU91
 202:Core/Src/main.c **** 
 378              		.loc 1 202 27 is_stmt 0 view .LVU92
 379 000e 0093     		str	r3, [sp]
 380 0010 0193     		str	r3, [sp, #4]
 207:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 381              		.loc 1 207 3 is_stmt 1 view .LVU93
 207:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 382              		.loc 1 207 18 is_stmt 0 view .LVU94
 383 0012 1448     		ldr	r0, .L25
 384 0014 4FF08042 		mov	r2, #1073741824
 385 0018 0260     		str	r2, [r0]
 208:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 386              		.loc 1 208 3 is_stmt 1 view .LVU95
 208:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 387              		.loc 1 208 24 is_stmt 0 view .LVU96
 388 001a 40F2E732 		movw	r2, #999
 389 001e 4260     		str	r2, [r0, #4]
 209:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 390              		.loc 1 209 3 is_stmt 1 view .LVU97
 209:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 391              		.loc 1 209 26 is_stmt 0 view .LVU98
 392 0020 8360     		str	r3, [r0, #8]
 210:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 393              		.loc 1 210 3 is_stmt 1 view .LVU99
ARM GAS  C:\Temp\ccvY6hHi.s 			page 31


 210:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 394              		.loc 1 210 21 is_stmt 0 view .LVU100
 395 0022 C260     		str	r2, [r0, #12]
 211:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 396              		.loc 1 211 3 is_stmt 1 view .LVU101
 211:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 397              		.loc 1 211 28 is_stmt 0 view .LVU102
 398 0024 0361     		str	r3, [r0, #16]
 212:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 399              		.loc 1 212 3 is_stmt 1 view .LVU103
 212:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 400              		.loc 1 212 32 is_stmt 0 view .LVU104
 401 0026 8023     		movs	r3, #128
 402 0028 8361     		str	r3, [r0, #24]
 213:Core/Src/main.c ****   {
 403              		.loc 1 213 3 is_stmt 1 view .LVU105
 213:Core/Src/main.c ****   {
 404              		.loc 1 213 7 is_stmt 0 view .LVU106
 405 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 406              	.LVL12:
 213:Core/Src/main.c ****   {
 407              		.loc 1 213 6 view .LVU107
 408 002e 90B9     		cbnz	r0, .L22
 217:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 409              		.loc 1 217 3 is_stmt 1 view .LVU108
 217:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 410              		.loc 1 217 34 is_stmt 0 view .LVU109
 411 0030 4FF48053 		mov	r3, #4096
 412 0034 0293     		str	r3, [sp, #8]
 218:Core/Src/main.c ****   {
 413              		.loc 1 218 3 is_stmt 1 view .LVU110
 218:Core/Src/main.c ****   {
 414              		.loc 1 218 7 is_stmt 0 view .LVU111
 415 0036 02A9     		add	r1, sp, #8
 416 0038 0A48     		ldr	r0, .L25
 417 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 418              	.LVL13:
 218:Core/Src/main.c ****   {
 419              		.loc 1 218 6 view .LVU112
 420 003e 60B9     		cbnz	r0, .L23
 222:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 421              		.loc 1 222 3 is_stmt 1 view .LVU113
 222:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 422              		.loc 1 222 37 is_stmt 0 view .LVU114
 423 0040 0023     		movs	r3, #0
 424 0042 0093     		str	r3, [sp]
 223:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 425              		.loc 1 223 3 is_stmt 1 view .LVU115
 223:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 426              		.loc 1 223 33 is_stmt 0 view .LVU116
 427 0044 0193     		str	r3, [sp, #4]
 224:Core/Src/main.c ****   {
 428              		.loc 1 224 3 is_stmt 1 view .LVU117
 224:Core/Src/main.c ****   {
 429              		.loc 1 224 7 is_stmt 0 view .LVU118
 430 0046 6946     		mov	r1, sp
 431 0048 0648     		ldr	r0, .L25
ARM GAS  C:\Temp\ccvY6hHi.s 			page 32


 432 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 433              	.LVL14:
 224:Core/Src/main.c ****   {
 434              		.loc 1 224 6 view .LVU119
 435 004e 30B9     		cbnz	r0, .L24
 232:Core/Src/main.c **** 
 436              		.loc 1 232 1 view .LVU120
 437 0050 07B0     		add	sp, sp, #28
 438              		.cfi_remember_state
 439              		.cfi_def_cfa_offset 4
 440              		@ sp needed
 441 0052 5DF804FB 		ldr	pc, [sp], #4
 442              	.L22:
 443              		.cfi_restore_state
 215:Core/Src/main.c ****   }
 444              		.loc 1 215 5 is_stmt 1 view .LVU121
 445 0056 FFF7FEFF 		bl	Error_Handler
 446              	.LVL15:
 447              	.L23:
 220:Core/Src/main.c ****   }
 448              		.loc 1 220 5 view .LVU122
 449 005a FFF7FEFF 		bl	Error_Handler
 450              	.LVL16:
 451              	.L24:
 226:Core/Src/main.c ****   }
 452              		.loc 1 226 5 view .LVU123
 453 005e FFF7FEFF 		bl	Error_Handler
 454              	.LVL17:
 455              	.L26:
 456 0062 00BF     		.align	2
 457              	.L25:
 458 0064 00000000 		.word	htim2
 459              		.cfi_endproc
 460              	.LFE136:
 462              		.section	.text.SystemClock_Config,"ax",%progbits
 463              		.align	1
 464              		.global	SystemClock_Config
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	SystemClock_Config:
 470              	.LFB135:
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 471              		.loc 1 148 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 80
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475 0000 00B5     		push	{lr}
 476              		.cfi_def_cfa_offset 4
 477              		.cfi_offset 14, -4
 478 0002 95B0     		sub	sp, sp, #84
 479              		.cfi_def_cfa_offset 88
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 480              		.loc 1 149 3 view .LVU125
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 481              		.loc 1 149 22 is_stmt 0 view .LVU126
 482 0004 3022     		movs	r2, #48
ARM GAS  C:\Temp\ccvY6hHi.s 			page 33


 483 0006 0021     		movs	r1, #0
 484 0008 08A8     		add	r0, sp, #32
 485 000a FFF7FEFF 		bl	memset
 486              	.LVL18:
 150:Core/Src/main.c **** 
 487              		.loc 1 150 3 is_stmt 1 view .LVU127
 150:Core/Src/main.c **** 
 488              		.loc 1 150 22 is_stmt 0 view .LVU128
 489 000e 0023     		movs	r3, #0
 490 0010 0393     		str	r3, [sp, #12]
 491 0012 0493     		str	r3, [sp, #16]
 492 0014 0593     		str	r3, [sp, #20]
 493 0016 0693     		str	r3, [sp, #24]
 494 0018 0793     		str	r3, [sp, #28]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 495              		.loc 1 154 3 is_stmt 1 view .LVU129
 496              	.LBB12:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 497              		.loc 1 154 3 view .LVU130
 498 001a 0193     		str	r3, [sp, #4]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 499              		.loc 1 154 3 view .LVU131
 500 001c 1E4A     		ldr	r2, .L33
 501 001e 116C     		ldr	r1, [r2, #64]
 502 0020 41F08051 		orr	r1, r1, #268435456
 503 0024 1164     		str	r1, [r2, #64]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 504              		.loc 1 154 3 view .LVU132
 505 0026 126C     		ldr	r2, [r2, #64]
 506 0028 02F08052 		and	r2, r2, #268435456
 507 002c 0192     		str	r2, [sp, #4]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 508              		.loc 1 154 3 view .LVU133
 509 002e 019A     		ldr	r2, [sp, #4]
 510              	.LBE12:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 511              		.loc 1 154 3 view .LVU134
 155:Core/Src/main.c **** 
 512              		.loc 1 155 3 view .LVU135
 513              	.LBB13:
 155:Core/Src/main.c **** 
 514              		.loc 1 155 3 view .LVU136
 515 0030 0293     		str	r3, [sp, #8]
 155:Core/Src/main.c **** 
 516              		.loc 1 155 3 view .LVU137
 517 0032 1A4A     		ldr	r2, .L33+4
 518 0034 1168     		ldr	r1, [r2]
 519 0036 41F44041 		orr	r1, r1, #49152
 520 003a 1160     		str	r1, [r2]
 155:Core/Src/main.c **** 
 521              		.loc 1 155 3 view .LVU138
 522 003c 1268     		ldr	r2, [r2]
 523 003e 02F44042 		and	r2, r2, #49152
 524 0042 0292     		str	r2, [sp, #8]
 155:Core/Src/main.c **** 
 525              		.loc 1 155 3 view .LVU139
 526 0044 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Temp\ccvY6hHi.s 			page 34


 527              	.LBE13:
 155:Core/Src/main.c **** 
 528              		.loc 1 155 3 view .LVU140
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 529              		.loc 1 160 3 view .LVU141
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 530              		.loc 1 160 36 is_stmt 0 view .LVU142
 531 0046 0222     		movs	r2, #2
 532 0048 0892     		str	r2, [sp, #32]
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 533              		.loc 1 161 3 is_stmt 1 view .LVU143
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 534              		.loc 1 161 30 is_stmt 0 view .LVU144
 535 004a 0121     		movs	r1, #1
 536 004c 0B91     		str	r1, [sp, #44]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 537              		.loc 1 162 3 is_stmt 1 view .LVU145
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 538              		.loc 1 162 41 is_stmt 0 view .LVU146
 539 004e 1021     		movs	r1, #16
 540 0050 0C91     		str	r1, [sp, #48]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 541              		.loc 1 163 3 is_stmt 1 view .LVU147
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 542              		.loc 1 163 34 is_stmt 0 view .LVU148
 543 0052 0E92     		str	r2, [sp, #56]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 544              		.loc 1 164 3 is_stmt 1 view .LVU149
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 545              		.loc 1 164 35 is_stmt 0 view .LVU150
 546 0054 0F93     		str	r3, [sp, #60]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 547              		.loc 1 165 3 is_stmt 1 view .LVU151
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 548              		.loc 1 165 30 is_stmt 0 view .LVU152
 549 0056 0823     		movs	r3, #8
 550 0058 1093     		str	r3, [sp, #64]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 551              		.loc 1 166 3 is_stmt 1 view .LVU153
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 552              		.loc 1 166 30 is_stmt 0 view .LVU154
 553 005a 6423     		movs	r3, #100
 554 005c 1193     		str	r3, [sp, #68]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 555              		.loc 1 167 3 is_stmt 1 view .LVU155
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 556              		.loc 1 167 30 is_stmt 0 view .LVU156
 557 005e 1292     		str	r2, [sp, #72]
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 558              		.loc 1 168 3 is_stmt 1 view .LVU157
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 559              		.loc 1 168 30 is_stmt 0 view .LVU158
 560 0060 0423     		movs	r3, #4
 561 0062 1393     		str	r3, [sp, #76]
 169:Core/Src/main.c ****   {
 562              		.loc 1 169 3 is_stmt 1 view .LVU159
 169:Core/Src/main.c ****   {
ARM GAS  C:\Temp\ccvY6hHi.s 			page 35


 563              		.loc 1 169 7 is_stmt 0 view .LVU160
 564 0064 08A8     		add	r0, sp, #32
 565 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 566              	.LVL19:
 169:Core/Src/main.c ****   {
 567              		.loc 1 169 6 view .LVU161
 568 006a 88B9     		cbnz	r0, .L31
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 569              		.loc 1 176 3 is_stmt 1 view .LVU162
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 570              		.loc 1 176 31 is_stmt 0 view .LVU163
 571 006c 0F23     		movs	r3, #15
 572 006e 0393     		str	r3, [sp, #12]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 573              		.loc 1 178 3 is_stmt 1 view .LVU164
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 574              		.loc 1 178 34 is_stmt 0 view .LVU165
 575 0070 0223     		movs	r3, #2
 576 0072 0493     		str	r3, [sp, #16]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 577              		.loc 1 179 3 is_stmt 1 view .LVU166
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 578              		.loc 1 179 35 is_stmt 0 view .LVU167
 579 0074 0023     		movs	r3, #0
 580 0076 0593     		str	r3, [sp, #20]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 581              		.loc 1 180 3 is_stmt 1 view .LVU168
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 582              		.loc 1 180 36 is_stmt 0 view .LVU169
 583 0078 4FF48052 		mov	r2, #4096
 584 007c 0692     		str	r2, [sp, #24]
 181:Core/Src/main.c **** 
 585              		.loc 1 181 3 is_stmt 1 view .LVU170
 181:Core/Src/main.c **** 
 586              		.loc 1 181 36 is_stmt 0 view .LVU171
 587 007e 0793     		str	r3, [sp, #28]
 183:Core/Src/main.c ****   {
 588              		.loc 1 183 3 is_stmt 1 view .LVU172
 183:Core/Src/main.c ****   {
 589              		.loc 1 183 7 is_stmt 0 view .LVU173
 590 0080 0321     		movs	r1, #3
 591 0082 03A8     		add	r0, sp, #12
 592 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 593              	.LVL20:
 183:Core/Src/main.c ****   {
 594              		.loc 1 183 6 view .LVU174
 595 0088 20B9     		cbnz	r0, .L32
 187:Core/Src/main.c **** 
 596              		.loc 1 187 1 view .LVU175
 597 008a 15B0     		add	sp, sp, #84
 598              		.cfi_remember_state
 599              		.cfi_def_cfa_offset 4
 600              		@ sp needed
 601 008c 5DF804FB 		ldr	pc, [sp], #4
 602              	.L31:
 603              		.cfi_restore_state
 171:Core/Src/main.c ****   }
ARM GAS  C:\Temp\ccvY6hHi.s 			page 36


 604              		.loc 1 171 5 is_stmt 1 view .LVU176
 605 0090 FFF7FEFF 		bl	Error_Handler
 606              	.LVL21:
 607              	.L32:
 185:Core/Src/main.c ****   }
 608              		.loc 1 185 5 view .LVU177
 609 0094 FFF7FEFF 		bl	Error_Handler
 610              	.LVL22:
 611              	.L34:
 612              		.align	2
 613              	.L33:
 614 0098 00380240 		.word	1073887232
 615 009c 00700040 		.word	1073770496
 616              		.cfi_endproc
 617              	.LFE135:
 619              		.section	.text.main,"ax",%progbits
 620              		.align	1
 621              		.global	main
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	main:
 627              	.LFB134:
  77:Core/Src/main.c **** 
 628              		.loc 1 77 1 view -0
 629              		.cfi_startproc
 630              		@ Volatile: function does not return.
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633 0000 08B5     		push	{r3, lr}
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 637              		.loc 1 86 3 view .LVU179
 638 0002 FFF7FEFF 		bl	HAL_Init
 639              	.LVL23:
  93:Core/Src/main.c **** 
 640              		.loc 1 93 3 view .LVU180
 641 0006 FFF7FEFF 		bl	SystemClock_Config
 642              	.LVL24:
  96:Core/Src/main.c ****   /* USER CODE END SysInit */
 643              		.loc 1 96 3 view .LVU181
 644 000a 0022     		movs	r2, #0
 645 000c 2021     		movs	r1, #32
 646 000e 2148     		ldr	r0, .L41
 647 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 648              	.LVL25:
 100:Core/Src/main.c ****   MX_DMA_Init();
 649              		.loc 1 100 3 view .LVU182
 650 0014 FFF7FEFF 		bl	MX_GPIO_Init
 651              	.LVL26:
 101:Core/Src/main.c ****   MX_TIM2_Init();
 652              		.loc 1 101 3 view .LVU183
 653 0018 FFF7FEFF 		bl	MX_DMA_Init
 654              	.LVL27:
 102:Core/Src/main.c ****   MX_MEMS_Init();
ARM GAS  C:\Temp\ccvY6hHi.s 			page 37


 655              		.loc 1 102 3 view .LVU184
 656 001c FFF7FEFF 		bl	MX_TIM2_Init
 657              	.LVL28:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 658              		.loc 1 103 3 view .LVU185
 659 0020 FFF7FEFF 		bl	MX_MEMS_Init
 660              	.LVL29:
 105:Core/Src/main.c ****   // BSP_LED_Init(LED2);
 661              		.loc 1 105 3 view .LVU186
 662 0024 1C48     		ldr	r0, .L41+4
 663 0026 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 664              	.LVL30:
 107:Core/Src/main.c ****   // BSP_COM_Init(COM1);
 665              		.loc 1 107 3 view .LVU187
 666 002a 0020     		movs	r0, #0
 667 002c FFF7FEFF 		bl	BSP_LED_On
 668              	.LVL31:
 669 0030 03E0     		b	.L37
 670              	.L36:
 128:Core/Src/main.c ****       getIKS02A1();
 671              		.loc 1 128 5 view .LVU188
 128:Core/Src/main.c ****       getIKS02A1();
 672              		.loc 1 128 21 is_stmt 0 view .LVU189
 673 0032 1A4B     		ldr	r3, .L41+8
 674 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 128:Core/Src/main.c ****       getIKS02A1();
 675              		.loc 1 128 8 view .LVU190
 676 0036 012B     		cmp	r3, #1
 677 0038 24D0     		beq	.L40
 678              	.L37:
 114:Core/Src/main.c ****   {
 679              		.loc 1 114 3 is_stmt 1 view .LVU191
 116:Core/Src/main.c ****     if (bigBuffer[0] == expectedHeader[0] &&
 680              		.loc 1 116 5 view .LVU192
 681 003a 194C     		ldr	r4, .L41+12
 682 003c 2222     		movs	r2, #34
 683 003e 2146     		mov	r1, r4
 684 0040 1848     		ldr	r0, .L41+16
 685 0042 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 686              	.LVL32:
 117:Core/Src/main.c ****         bigBuffer[1] == expectedHeader[1] &&
 687              		.loc 1 117 5 view .LVU193
 117:Core/Src/main.c ****         bigBuffer[1] == expectedHeader[1] &&
 688              		.loc 1 117 18 is_stmt 0 view .LVU194
 689 0046 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 117:Core/Src/main.c ****         bigBuffer[1] == expectedHeader[1] &&
 690              		.loc 1 117 8 view .LVU195
 691 0048 4A2B     		cmp	r3, #74
 692 004a F2D1     		bne	.L36
 118:Core/Src/main.c ****         bigBuffer[2] == expectedHeader[2] &&
 693              		.loc 1 118 18 discriminator 1 view .LVU196
 694 004c 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 117:Core/Src/main.c ****         bigBuffer[1] == expectedHeader[1] &&
 695              		.loc 1 117 43 discriminator 1 view .LVU197
 696 004e 5F2B     		cmp	r3, #95
 697 0050 EFD1     		bne	.L36
 119:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+0] == expectedTerminator[0] &&
ARM GAS  C:\Temp\ccvY6hHi.s 			page 38


 698              		.loc 1 119 18 view .LVU198
 699 0052 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 118:Core/Src/main.c ****         bigBuffer[2] == expectedHeader[2] &&
 700              		.loc 1 118 43 view .LVU199
 701 0054 412B     		cmp	r3, #65
 702 0056 ECD1     		bne	.L36
 120:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+1] == expectedTerminator[1] &&
 703              		.loc 1 120 18 view .LVU200
 704 0058 E37F     		ldrb	r3, [r4, #31]	@ zero_extendqisi2
 119:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+0] == expectedTerminator[0] &&
 705              		.loc 1 119 43 view .LVU201
 706 005a 412B     		cmp	r3, #65
 707 005c E9D1     		bne	.L36
 121:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+2] == expectedTerminator[2]){
 708              		.loc 1 121 18 view .LVU202
 709 005e 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 120:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+1] == expectedTerminator[1] &&
 710              		.loc 1 120 71 view .LVU203
 711 0062 5F2B     		cmp	r3, #95
 712 0064 E5D1     		bne	.L36
 122:Core/Src/main.c ****           if (calibrated == 0){
 713              		.loc 1 122 18 view .LVU204
 714 0066 94F82130 		ldrb	r3, [r4, #33]	@ zero_extendqisi2
 121:Core/Src/main.c ****         bigBuffer[numberOfSimulinkBytes+3+2] == expectedTerminator[2]){
 715              		.loc 1 121 71 view .LVU205
 716 006a 4A2B     		cmp	r3, #74
 717 006c E1D1     		bne	.L36
 123:Core/Src/main.c ****             receivedFromSimulink(&bigBuffer);
 718              		.loc 1 123 11 is_stmt 1 view .LVU206
 123:Core/Src/main.c ****             receivedFromSimulink(&bigBuffer);
 719              		.loc 1 123 26 is_stmt 0 view .LVU207
 720 006e 0E4B     		ldr	r3, .L41+20
 721 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 123:Core/Src/main.c ****             receivedFromSimulink(&bigBuffer);
 722              		.loc 1 123 14 view .LVU208
 723 0072 002B     		cmp	r3, #0
 724 0074 DDD1     		bne	.L36
 124:Core/Src/main.c ****             calibrated = 1;
 725              		.loc 1 124 13 is_stmt 1 view .LVU209
 726 0076 2046     		mov	r0, r4
 727 0078 FFF7FEFF 		bl	receivedFromSimulink
 728              	.LVL33:
 125:Core/Src/main.c ****           }
 729              		.loc 1 125 13 view .LVU210
 125:Core/Src/main.c ****           }
 730              		.loc 1 125 24 is_stmt 0 view .LVU211
 731 007c 0A4B     		ldr	r3, .L41+20
 732 007e 0122     		movs	r2, #1
 733 0080 1A70     		strb	r2, [r3]
 734 0082 D6E7     		b	.L36
 735              	.L40:
 129:Core/Src/main.c ****       sendToSimulink();
 736              		.loc 1 129 7 is_stmt 1 view .LVU212
 737 0084 FFF7FEFF 		bl	getIKS02A1
 738              	.LVL34:
 130:Core/Src/main.c ****       clearToSend = 0;
 739              		.loc 1 130 7 view .LVU213
ARM GAS  C:\Temp\ccvY6hHi.s 			page 39


 740 0088 FFF7FEFF 		bl	sendToSimulink
 741              	.LVL35:
 131:Core/Src/main.c ****     }
 742              		.loc 1 131 7 view .LVU214
 131:Core/Src/main.c ****     }
 743              		.loc 1 131 19 is_stmt 0 view .LVU215
 744 008c 034B     		ldr	r3, .L41+8
 745 008e 0022     		movs	r2, #0
 746 0090 1A70     		strb	r2, [r3]
 747 0092 D2E7     		b	.L37
 748              	.L42:
 749              		.align	2
 750              	.L41:
 751 0094 00000240 		.word	1073872896
 752 0098 00000000 		.word	htim2
 753 009c 00000000 		.word	clearToSend
 754 00a0 00000000 		.word	bigBuffer
 755 00a4 00000000 		.word	hcom_uart
 756 00a8 00000000 		.word	calibrated
 757              		.cfi_endproc
 758              	.LFE134:
 760              		.global	calibrated
 761              		.section	.bss.calibrated,"aw",%nobits
 764              	calibrated:
 765 0000 00       		.space	1
 766              		.global	clearToSend
 767              		.section	.bss.clearToSend,"aw",%nobits
 770              	clearToSend:
 771 0000 00       		.space	1
 772              		.global	bigBuffer
 773              		.section	.bss.bigBuffer,"aw",%nobits
 774              		.align	2
 777              	bigBuffer:
 778 0000 00000000 		.space	34
 778      00000000 
 778      00000000 
 778      00000000 
 778      00000000 
 779              		.global	numberOfSimulinkBytes
 780              		.section	.rodata.numberOfSimulinkBytes,"a"
 781              		.align	2
 784              	numberOfSimulinkBytes:
 785 0000 1C000000 		.word	28
 786              		.global	expectedTerminator
 787              		.section	.rodata.expectedTerminator,"a"
 788              		.align	2
 791              	expectedTerminator:
 792 0000 415F4A   		.ascii	"A_J"
 793              		.global	expectedHeader
 794              		.section	.rodata.expectedHeader,"a"
 795              		.align	2
 798              	expectedHeader:
 799 0000 4A5F41   		.ascii	"J_A"
 800              		.global	mag_axis
 801              		.section	.bss.mag_axis,"aw",%nobits
 802              		.align	2
 805              	mag_axis:
ARM GAS  C:\Temp\ccvY6hHi.s 			page 40


 806 0000 00000000 		.space	12
 806      00000000 
 806      00000000 
 807              		.global	accel2_axis
 808              		.section	.bss.accel2_axis,"aw",%nobits
 809              		.align	2
 812              	accel2_axis:
 813 0000 00000000 		.space	12
 813      00000000 
 813      00000000 
 814              		.global	gyro_axis
 815              		.section	.bss.gyro_axis,"aw",%nobits
 816              		.align	2
 819              	gyro_axis:
 820 0000 00000000 		.space	12
 820      00000000 
 820      00000000 
 821              		.global	accel1_axis
 822              		.section	.bss.accel1_axis,"aw",%nobits
 823              		.align	2
 826              	accel1_axis:
 827 0000 00000000 		.space	12
 827      00000000 
 827      00000000 
 828              		.global	htim2
 829              		.section	.bss.htim2,"aw",%nobits
 830              		.align	2
 833              	htim2:
 834 0000 00000000 		.space	72
 834      00000000 
 834      00000000 
 834      00000000 
 834      00000000 
 835              		.text
 836              	.Letext0:
 837              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 838              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 839              		.file 5 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 840              		.file 6 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 841              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 842              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 843              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 844              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 845              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 846              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 847              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 848              		.file 14 "Drivers/BSP/STM32F4xx_Nucleo/stm32f4xx_nucleo.h"
 849              		.file 15 "Drivers/BSP/IKS02A1/iks02a1_motion_sensors.h"
 850              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 851              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 852              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 853              		.file 19 "Core/Inc/IKS02A1_Simulink.h"
 854              		.file 20 "MEMS/App/app_mems.h"
 855              		.file 21 "<built-in>"
ARM GAS  C:\Temp\ccvY6hHi.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
  C:\Temp\ccvY6hHi.s:21     .text.MX_DMA_Init:00000000 $t
  C:\Temp\ccvY6hHi.s:27     .text.MX_DMA_Init:00000000 MX_DMA_Init
  C:\Temp\ccvY6hHi.s:73     .text.MX_DMA_Init:00000030 $d
  C:\Temp\ccvY6hHi.s:78     .text.MX_GPIO_Init:00000000 $t
  C:\Temp\ccvY6hHi.s:84     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
  C:\Temp\ccvY6hHi.s:263    .text.MX_GPIO_Init:000000d0 $d
  C:\Temp\ccvY6hHi.s:272    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
  C:\Temp\ccvY6hHi.s:278    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
  C:\Temp\ccvY6hHi.s:311    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
  C:\Temp\ccvY6hHi.s:316    .text.Error_Handler:00000000 $t
  C:\Temp\ccvY6hHi.s:322    .text.Error_Handler:00000000 Error_Handler
  C:\Temp\ccvY6hHi.s:354    .text.MX_TIM2_Init:00000000 $t
  C:\Temp\ccvY6hHi.s:359    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
  C:\Temp\ccvY6hHi.s:458    .text.MX_TIM2_Init:00000064 $d
  C:\Temp\ccvY6hHi.s:833    .bss.htim2:00000000 htim2
  C:\Temp\ccvY6hHi.s:463    .text.SystemClock_Config:00000000 $t
  C:\Temp\ccvY6hHi.s:469    .text.SystemClock_Config:00000000 SystemClock_Config
  C:\Temp\ccvY6hHi.s:614    .text.SystemClock_Config:00000098 $d
  C:\Temp\ccvY6hHi.s:620    .text.main:00000000 $t
  C:\Temp\ccvY6hHi.s:626    .text.main:00000000 main
  C:\Temp\ccvY6hHi.s:751    .text.main:00000094 $d
  C:\Temp\ccvY6hHi.s:770    .bss.clearToSend:00000000 clearToSend
  C:\Temp\ccvY6hHi.s:777    .bss.bigBuffer:00000000 bigBuffer
  C:\Temp\ccvY6hHi.s:764    .bss.calibrated:00000000 calibrated
  C:\Temp\ccvY6hHi.s:765    .bss.calibrated:00000000 $d
  C:\Temp\ccvY6hHi.s:771    .bss.clearToSend:00000000 $d
  C:\Temp\ccvY6hHi.s:774    .bss.bigBuffer:00000000 $d
  C:\Temp\ccvY6hHi.s:784    .rodata.numberOfSimulinkBytes:00000000 numberOfSimulinkBytes
  C:\Temp\ccvY6hHi.s:781    .rodata.numberOfSimulinkBytes:00000000 $d
  C:\Temp\ccvY6hHi.s:791    .rodata.expectedTerminator:00000000 expectedTerminator
  C:\Temp\ccvY6hHi.s:788    .rodata.expectedTerminator:00000000 $d
  C:\Temp\ccvY6hHi.s:798    .rodata.expectedHeader:00000000 expectedHeader
  C:\Temp\ccvY6hHi.s:795    .rodata.expectedHeader:00000000 $d
  C:\Temp\ccvY6hHi.s:805    .bss.mag_axis:00000000 mag_axis
  C:\Temp\ccvY6hHi.s:802    .bss.mag_axis:00000000 $d
  C:\Temp\ccvY6hHi.s:812    .bss.accel2_axis:00000000 accel2_axis
  C:\Temp\ccvY6hHi.s:809    .bss.accel2_axis:00000000 $d
  C:\Temp\ccvY6hHi.s:819    .bss.gyro_axis:00000000 gyro_axis
  C:\Temp\ccvY6hHi.s:816    .bss.gyro_axis:00000000 $d
  C:\Temp\ccvY6hHi.s:826    .bss.accel1_axis:00000000 accel1_axis
  C:\Temp\ccvY6hHi.s:823    .bss.accel1_axis:00000000 $d
  C:\Temp\ccvY6hHi.s:830    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_IncTick
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Temp\ccvY6hHi.s 			page 42


HAL_GPIO_WritePin
MX_MEMS_Init
HAL_TIM_Base_Start_IT
BSP_LED_On
HAL_UART_Receive_DMA
receivedFromSimulink
getIKS02A1
sendToSimulink
hcom_uart
