// Seed: 107999767
module module_0 (
    output id_0,
    output id_1,
    input tri1 id_2,
    output id_3,
    output id_4
);
  logic id_5;
  assign id_3 = 1;
  logic id_6;
  assign id_0[1'h0 : 1>=1] = id_2[1];
endmodule
