<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_xbar_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_uartlite_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_mult_gen_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_mult_gen_3_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_c_addsub_1_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_1_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_3_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_3_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_1_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_3_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_3_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_1_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_2_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_2_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_0_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_1_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_1_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_2_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_1_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_2_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_0_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_2_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_2_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_0_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_register_slice_1_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_3_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_3_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_2_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_2_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_2_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_3_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_3_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_1_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_0_8_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_3_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_1_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_1_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_1_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_3_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_2_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_0_8_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_mult_gen_2_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_mult_gen_2_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_addsub_1_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_c_addsub_1_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_1_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_axi_register_slice_1_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_register_slice_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
	</Run>
	<Run Id="design_2_tier2_xbar_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_tier2_xbar_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_ilmb_bram_if_cntlr_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ilmb_bram_if_cntlr_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_lmb_bram_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_lmb_bram_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_tier2_xbar_1_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_tier2_xbar_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_dlmb_bram_if_cntlr_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_dlmb_bram_if_cntlr_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_microblaze_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_microblaze_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_dlmb_v10_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_dlmb_v10_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_ilmb_v10_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ilmb_v10_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_dlmb_v10_3_synth_1"/>
	</Run>
	<Run Id="design_2_tier2_xbar_3_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_tier2_xbar_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_s00_data_fifo_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_clk_wiz_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_s00_mmu_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_xbar_1_synth_1"/>
		<Parent Id="design_2_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
		<Parent Id="design_2_mult_gen_3_0_synth_1"/>
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
		<Parent Id="design_2_c_addsub_1_0_synth_1"/>
		<Parent Id="design_2_c_addsub_2_0_synth_1"/>
		<Parent Id="design_2_mult_gen_0_3_synth_1"/>
		<Parent Id="design_2_mult_gen_1_1_synth_1"/>
		<Parent Id="design_2_c_addsub_0_6_synth_1"/>
		<Parent Id="design_2_mult_gen_3_3_synth_1"/>
		<Parent Id="design_2_c_addsub_1_4_synth_1"/>
		<Parent Id="design_2_mult_gen_3_4_synth_1"/>
		<Parent Id="design_2_c_addsub_1_3_synth_1"/>
		<Parent Id="design_2_mult_gen_2_4_synth_1"/>
		<Parent Id="design_2_mult_gen_0_7_synth_1"/>
		<Parent Id="design_2_mult_gen_0_6_synth_1"/>
		<Parent Id="design_2_mult_gen_1_5_synth_1"/>
		<Parent Id="design_2_mult_gen_2_3_synth_1"/>
		<Parent Id="design_2_mult_gen_1_4_synth_1"/>
		<Parent Id="design_2_c_addsub_2_3_synth_1"/>
		<Parent Id="design_2_c_addsub_0_7_synth_1"/>
		<Parent Id="design_2_c_addsub_2_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_2_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_2_synth_1"/>
		<Parent Id="design_2_c_addsub_2_5_synth_1"/>
		<Parent Id="design_2_mult_gen_3_5_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_2_synth_1"/>
		<Parent Id="design_2_mult_gen_0_8_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_2_synth_1"/>
		<Parent Id="design_2_mult_gen_1_6_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_3_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_3_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_1_synth_1"/>
		<Parent Id="design_2_c_addsub_0_8_synth_1"/>
		<Parent Id="design_2_mult_gen_2_5_synth_1"/>
		<Parent Id="design_2_c_addsub_1_5_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_0_synth_1"/>
		<Parent Id="design_2_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_2_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_2_ilmb_bram_if_cntlr_3_synth_1"/>
		<Parent Id="design_2_lmb_bram_3_synth_1"/>
		<Parent Id="design_2_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_2_dlmb_bram_if_cntlr_3_synth_1"/>
		<Parent Id="design_2_microblaze_0_3_synth_1"/>
		<Parent Id="design_2_dlmb_v10_3_synth_1"/>
		<Parent Id="design_2_ilmb_v10_3_synth_1"/>
		<Parent Id="design_2_tier2_xbar_3_0_synth_1"/>
		<Parent Id="design_2_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_2_clk_wiz_0_1_synth_1"/>
		<Parent Id="design_2_s00_mmu_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_xbar_1_synth_1"/>
		<Parent Id="design_2_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_2_mult_gen_2_0_synth_1"/>
		<Parent Id="design_2_mult_gen_3_0_synth_1"/>
		<Parent Id="design_2_c_addsub_0_3_synth_1"/>
		<Parent Id="design_2_c_addsub_1_0_synth_1"/>
		<Parent Id="design_2_c_addsub_2_0_synth_1"/>
		<Parent Id="design_2_mult_gen_0_3_synth_1"/>
		<Parent Id="design_2_mult_gen_1_1_synth_1"/>
		<Parent Id="design_2_c_addsub_0_6_synth_1"/>
		<Parent Id="design_2_mult_gen_3_3_synth_1"/>
		<Parent Id="design_2_c_addsub_1_4_synth_1"/>
		<Parent Id="design_2_mult_gen_3_4_synth_1"/>
		<Parent Id="design_2_c_addsub_1_3_synth_1"/>
		<Parent Id="design_2_mult_gen_2_4_synth_1"/>
		<Parent Id="design_2_mult_gen_0_7_synth_1"/>
		<Parent Id="design_2_mult_gen_0_6_synth_1"/>
		<Parent Id="design_2_mult_gen_1_5_synth_1"/>
		<Parent Id="design_2_mult_gen_2_3_synth_1"/>
		<Parent Id="design_2_mult_gen_1_4_synth_1"/>
		<Parent Id="design_2_c_addsub_2_3_synth_1"/>
		<Parent Id="design_2_c_addsub_0_7_synth_1"/>
		<Parent Id="design_2_c_addsub_2_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_4_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_2_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_2_synth_1"/>
		<Parent Id="design_2_c_addsub_2_5_synth_1"/>
		<Parent Id="design_2_mult_gen_3_5_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_2_synth_1"/>
		<Parent Id="design_2_mult_gen_0_8_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_2_synth_1"/>
		<Parent Id="design_2_mult_gen_1_6_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_3_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_3_synth_1"/>
		<Parent Id="design_2_axi_register_slice_3_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_2_1_synth_1"/>
		<Parent Id="design_2_c_addsub_0_8_synth_1"/>
		<Parent Id="design_2_mult_gen_2_5_synth_1"/>
		<Parent Id="design_2_c_addsub_1_5_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_0_synth_1"/>
		<Parent Id="design_2_axi_register_slice_0_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_1_synth_1"/>
		<Parent Id="design_2_axi_register_slice_1_0_synth_1"/>
		<Parent Id="design_2_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_2_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_2_ilmb_bram_if_cntlr_3_synth_1"/>
		<Parent Id="design_2_lmb_bram_3_synth_1"/>
		<Parent Id="design_2_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_2_dlmb_bram_if_cntlr_3_synth_1"/>
		<Parent Id="design_2_microblaze_0_3_synth_1"/>
		<Parent Id="design_2_dlmb_v10_3_synth_1"/>
		<Parent Id="design_2_ilmb_v10_3_synth_1"/>
		<Parent Id="design_2_tier2_xbar_3_0_synth_1"/>
		<Parent Id="design_2_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_2_clk_wiz_0_1_synth_1"/>
		<Parent Id="design_2_s00_mmu_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

