
Selected circuits
===================
 - **Circuit**: 11-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul11u_001 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](mul11u_001.v)]  [[C](mul11u_001.c)] |
| mul11u_15A | 0.10 | 0.20 | 98.28 | 1.84 | 28977.591e3 |  [[Verilog<sub>generic</sub>](mul11u_15A.v)]  [[C](mul11u_15A.c)] |
| mul11u_1CB | 1.18 | 6.03 | 99.90 | 19.95 | 37290.89e5 |  [[Verilog<sub>generic</sub>](mul11u_1CB.v)]  [[C](mul11u_1CB.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)

             