Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1b866d4f12bd47b59b4a5988a760e906 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Base7_Counter_Test_behav xil_defaultlib.Base7_Counter_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter_74LS161
Compiling module xil_defaultlib.Base7_Counter
Compiling module xil_defaultlib.Base7_Counter_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Base7_Counter_Test_behav
