-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet5_Convolution2d_float_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_data_ce0 : OUT STD_LOGIC;
    out_data_we0 : OUT STD_LOGIC;
    out_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce0 : OUT STD_LOGIC;
    p1_out_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce1 : OUT STD_LOGIC;
    p1_out_data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce2 : OUT STD_LOGIC;
    p1_out_data_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce3 : OUT STD_LOGIC;
    p1_out_data_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce4 : OUT STD_LOGIC;
    p1_out_data_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce5 : OUT STD_LOGIC;
    p1_out_data_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce6 : OUT STD_LOGIC;
    p1_out_data_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce7 : OUT STD_LOGIC;
    p1_out_data_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce8 : OUT STD_LOGIC;
    p1_out_data_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce9 : OUT STD_LOGIC;
    p1_out_data_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce10 : OUT STD_LOGIC;
    p1_out_data_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce11 : OUT STD_LOGIC;
    p1_out_data_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p1_out_data_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p1_out_data_ce12 : OUT STD_LOGIC;
    p1_out_data_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_236_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_ce : OUT STD_LOGIC;
    grp_fu_240_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_240_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_240_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_240_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_240_p_ce : OUT STD_LOGIC;
    grp_fu_244_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_244_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_244_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_244_p_ce : OUT STD_LOGIC );
end;


architecture behav of lenet5_Convolution2d_float_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_96 : STD_LOGIC_VECTOR (11 downto 0) := "000010010110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv11_64 : STD_LOGIC_VECTOR (10 downto 0) := "00001100100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv2_bias_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_bias_ce0 : STD_LOGIC;
    signal conv2_bias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_load_reg_155 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln94_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln96_fu_125_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln96_reg_168 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_idle : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_ready : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_ce0 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_we0 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_idle : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_ready : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce0 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce1 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce2 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce3 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce4 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce5 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce6 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce7 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce8 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce9 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce10 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce11 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce12 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_ce0 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_we0 : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_ce : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_ce : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_ce : STD_LOGIC;
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln95_fu_116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_fu_36 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln94_1_fu_94_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal f_fu_40 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln94_fu_106_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln95_fu_112_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln96_fu_125_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln96_fu_125_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_179_ce : STD_LOGIC;
    signal grp_fu_183_ce : STD_LOGIC;
    signal grp_fu_187_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal mul_ln96_fu_125_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul_ln96 : IN STD_LOGIC_VECTOR (10 downto 0);
        out_data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_data_ce0 : OUT STD_LOGIC;
        out_data_we0 : OUT STD_LOGIC;
        out_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_mul : IN STD_LOGIC_VECTOR (11 downto 0);
        p1_out_data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce0 : OUT STD_LOGIC;
        p1_out_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce1 : OUT STD_LOGIC;
        p1_out_data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce2 : OUT STD_LOGIC;
        p1_out_data_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce3 : OUT STD_LOGIC;
        p1_out_data_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce4 : OUT STD_LOGIC;
        p1_out_data_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce5 : OUT STD_LOGIC;
        p1_out_data_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce6 : OUT STD_LOGIC;
        p1_out_data_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce7 : OUT STD_LOGIC;
        p1_out_data_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce8 : OUT STD_LOGIC;
        p1_out_data_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce9 : OUT STD_LOGIC;
        p1_out_data_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce10 : OUT STD_LOGIC;
        p1_out_data_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce11 : OUT STD_LOGIC;
        p1_out_data_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p1_out_data_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p1_out_data_ce12 : OUT STD_LOGIC;
        p1_out_data_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln96 : IN STD_LOGIC_VECTOR (10 downto 0);
        out_data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_data_ce0 : OUT STD_LOGIC;
        out_data_we0 : OUT STD_LOGIC;
        out_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_179_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_179_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_179_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_179_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_179_p_ce : OUT STD_LOGIC;
        grp_fu_183_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_183_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_183_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_183_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_183_p_ce : OUT STD_LOGIC;
        grp_fu_187_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_187_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_187_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_187_p_ce : OUT STD_LOGIC );
    end component;


    component lenet5_mul_4ns_8ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component lenet5_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet5_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    conv2_bias_U : component lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_bias_address0,
        ce0 => conv2_bias_ce0,
        q0 => conv2_bias_q0);

    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57 : component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start,
        ap_done => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done,
        ap_idle => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_idle,
        ap_ready => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_ready,
        mul_ln96 => mul_ln96_reg_168,
        out_data_address0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_address0,
        out_data_ce0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_ce0,
        out_data_we0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_we0,
        out_data_d0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_d0,
        B => B_reg_174);

    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66 : component lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start,
        ap_done => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done,
        ap_idle => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_idle,
        ap_ready => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_ready,
        phi_mul => phi_mul_load_reg_155,
        p1_out_data_address0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address0,
        p1_out_data_ce0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce0,
        p1_out_data_q0 => p1_out_data_q0,
        p1_out_data_address1 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address1,
        p1_out_data_ce1 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce1,
        p1_out_data_q1 => p1_out_data_q1,
        p1_out_data_address2 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address2,
        p1_out_data_ce2 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce2,
        p1_out_data_q2 => p1_out_data_q2,
        p1_out_data_address3 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address3,
        p1_out_data_ce3 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce3,
        p1_out_data_q3 => p1_out_data_q3,
        p1_out_data_address4 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address4,
        p1_out_data_ce4 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce4,
        p1_out_data_q4 => p1_out_data_q4,
        p1_out_data_address5 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address5,
        p1_out_data_ce5 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce5,
        p1_out_data_q5 => p1_out_data_q5,
        p1_out_data_address6 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address6,
        p1_out_data_ce6 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce6,
        p1_out_data_q6 => p1_out_data_q6,
        p1_out_data_address7 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address7,
        p1_out_data_ce7 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce7,
        p1_out_data_q7 => p1_out_data_q7,
        p1_out_data_address8 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address8,
        p1_out_data_ce8 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce8,
        p1_out_data_q8 => p1_out_data_q8,
        p1_out_data_address9 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address9,
        p1_out_data_ce9 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce9,
        p1_out_data_q9 => p1_out_data_q9,
        p1_out_data_address10 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address10,
        p1_out_data_ce10 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce10,
        p1_out_data_q10 => p1_out_data_q10,
        p1_out_data_address11 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address11,
        p1_out_data_ce11 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce11,
        p1_out_data_q11 => p1_out_data_q11,
        p1_out_data_address12 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address12,
        p1_out_data_ce12 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce12,
        p1_out_data_q12 => p1_out_data_q12,
        mul_ln96 => mul_ln96_reg_168,
        out_data_address0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_address0,
        out_data_ce0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_ce0,
        out_data_we0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_we0,
        out_data_d0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_d0,
        out_data_q0 => out_data_q0,
        grp_fu_179_p_din0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din0,
        grp_fu_179_p_din1 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din1,
        grp_fu_179_p_opcode => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_opcode,
        grp_fu_179_p_dout0 => grp_fu_236_p_dout0,
        grp_fu_179_p_ce => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_ce,
        grp_fu_183_p_din0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din0,
        grp_fu_183_p_din1 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din1,
        grp_fu_183_p_opcode => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_opcode,
        grp_fu_183_p_dout0 => grp_fu_240_p_dout0,
        grp_fu_183_p_ce => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_ce,
        grp_fu_187_p_din0 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din0,
        grp_fu_187_p_din1 => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din1,
        grp_fu_187_p_dout0 => grp_fu_244_p_dout0,
        grp_fu_187_p_ce => grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_ce);

    mul_4ns_8ns_11_1_1_U91 : component lenet5_mul_4ns_8ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 8,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln96_fu_125_p0,
        din1 => mul_ln96_fu_125_p1,
        dout => mul_ln96_fu_125_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_ready = ap_const_logic_1)) then 
                    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_ready = ap_const_logic_1)) then 
                    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_fu_40_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_fu_40 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_0))) then 
                f_fu_40 <= add_ln94_fu_106_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_36_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_36 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_36 <= add_ln94_1_fu_94_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                B_reg_174 <= conv2_bias_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_0))) then
                mul_ln96_reg_168 <= mul_ln96_fu_125_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                phi_mul_load_reg_155 <= phi_mul_fu_36;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln94_fu_100_p2, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln94_1_fu_94_p2 <= std_logic_vector(unsigned(phi_mul_fu_36) + unsigned(ap_const_lv12_96));
    add_ln94_fu_106_p2 <= std_logic_vector(unsigned(f_fu_40) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done)
    begin
        if ((grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done)
    begin
        if ((grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln94_fu_100_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln94_fu_100_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln94_fu_100_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv2_bias_address0 <= zext_ln95_fu_116_p1(4 - 1 downto 0);

    conv2_bias_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv2_bias_ce0 <= ap_const_logic_1;
        else 
            conv2_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_ap_start_reg;
    grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_ap_start_reg;

    grp_fu_179_ce_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_179_ce <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_ce;
        else 
            grp_fu_179_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_183_ce_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_183_ce <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_ce;
        else 
            grp_fu_183_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_187_ce_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_187_ce <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_ce;
        else 
            grp_fu_187_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_236_p_ce <= grp_fu_179_ce;
    grp_fu_236_p_din0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din0;
    grp_fu_236_p_din1 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_179_p_din1;
    grp_fu_236_p_opcode <= ap_const_lv2_0;
    grp_fu_240_p_ce <= grp_fu_183_ce;
    grp_fu_240_p_din0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din0;
    grp_fu_240_p_din1 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_183_p_din1;
    grp_fu_240_p_opcode <= ap_const_lv2_0;
    grp_fu_244_p_ce <= grp_fu_187_ce;
    grp_fu_244_p_din0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din0;
    grp_fu_244_p_din1 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_grp_fu_187_p_din1;
    icmp_ln94_fu_100_p2 <= "1" when (f_fu_40 = ap_const_lv5_10) else "0";
    mul_ln96_fu_125_p0 <= mul_ln96_fu_125_p00(4 - 1 downto 0);
    mul_ln96_fu_125_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln95_fu_112_p1),11));
    mul_ln96_fu_125_p1 <= ap_const_lv11_64(8 - 1 downto 0);

    out_data_address0_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_address0, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_data_address0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_address0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_address0;
        else 
            out_data_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    out_data_ce0_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_ce0, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_data_ce0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_ce0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_ce0;
        else 
            out_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_d0_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_d0, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_d0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_data_d0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_d0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_d0;
        else 
            out_data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_data_we0_assign_proc : process(grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_we0, grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_we0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_data_we0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_out_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_we0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57_out_data_we0;
        else 
            out_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p1_out_data_address0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address0;
    p1_out_data_address1 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address1;
    p1_out_data_address10 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address10;
    p1_out_data_address11 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address11;
    p1_out_data_address12 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address12;
    p1_out_data_address2 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address2;
    p1_out_data_address3 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address3;
    p1_out_data_address4 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address4;
    p1_out_data_address5 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address5;
    p1_out_data_address6 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address6;
    p1_out_data_address7 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address7;
    p1_out_data_address8 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address8;
    p1_out_data_address9 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_address9;
    p1_out_data_ce0 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce0;
    p1_out_data_ce1 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce1;
    p1_out_data_ce10 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce10;
    p1_out_data_ce11 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce11;
    p1_out_data_ce12 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce12;
    p1_out_data_ce2 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce2;
    p1_out_data_ce3 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce3;
    p1_out_data_ce4 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce4;
    p1_out_data_ce5 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce5;
    p1_out_data_ce6 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce6;
    p1_out_data_ce7 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce7;
    p1_out_data_ce8 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce8;
    p1_out_data_ce9 <= grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66_p1_out_data_ce9;
    trunc_ln95_fu_112_p1 <= f_fu_40(4 - 1 downto 0);
    zext_ln95_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln95_fu_112_p1),32));
end behav;
