// Seed: 3795349796
module module_0 ();
  tri1 id_2;
  uwire id_3 = id_2, id_4;
  supply1 id_5;
  wor id_6;
  wire id_7, id_8;
  wire id_9;
  tri id_10, id_11;
  initial $display(id_3);
  wire id_12;
  id_13(
      id_5, ~-1'b0 + -1'b0, id_5, -1'b0 == id_11
  ); id_14();
endmodule
module module_1 (
    input wor id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    id_42,
    input uwire id_1,
    output wire id_2,
    input wire id_3,
    input supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    input tri1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    input wand id_12,
    input tri id_13,
    output wor id_14,
    input wire id_15,
    input tri0 id_16,
    output tri1 id_17,
    output tri0 id_18,
    output wire id_19,
    input wor id_20,
    input supply1 id_21,
    input supply0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    output tri0 id_25,
    input supply0 id_26,
    output tri id_27,
    input supply0 id_28,
    output tri id_29,
    input tri1 id_30,
    input supply0 id_31,
    output supply1 id_32,
    output tri0 id_33,
    output tri0 id_34,
    output supply1 id_35,
    output uwire id_36,
    inout tri id_37,
    output logic id_38,
    input supply1 id_39,
    output wor id_40
);
  localparam id_43 = 1'b0 | -1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  always id_38 <= (-1'b0);
  wire id_44;
endmodule
