{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2250, "design__instance__area": 20599.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00280544, "power__switching__total": 0.000940258, "power__leakage__total": 1.02728e-08, "power__total": 0.0037457, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.0657, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.0657, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.307739, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.4848, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.307739, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.60763, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.0657, "clock__skew__worst_setup": -0.0657, "timing__hold__ws": 0.307739, "timing__setup__ws": 4.4848, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.307739, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.60763, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 167.325 178.045", "design__core__bbox": "5.52 10.88 161.46 165.92", "design__io": 65, "design__die__area": 29791.4, "design__core__area": 24176.9, "design__instance__count__stdcell": 2250, "design__instance__area__stdcell": 20599.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.852042, "design__instance__utilization__stdcell": 0.852042, "floorplan__design__io": 63, "design__io__hpwl": 3967581, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50342.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 278, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0}