#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002792970 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v00000000027faed0_0 .var "clk", 0 0;
v00000000027fc190_0 .var "reset", 0 0;
S_0000000002751c50 .scope module, "micpu" "cpu" 2 18, 3 1 0, S_0000000002792970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000027fbab0_0 .net "clk", 0 0, v00000000027faed0_0;  1 drivers
v00000000027fab10_0 .net "op_alu", 2 0, v00000000027fb830_0;  1 drivers
v00000000027fb290_0 .net "opcode", 5 0, L_00000000027fc230;  1 drivers
v00000000027fb330_0 .net "reset", 0 0, v00000000027fc190_0;  1 drivers
v00000000027fb970_0 .net "s_abs", 0 0, v00000000027fbd30_0;  1 drivers
v00000000027fad90_0 .net "s_inc", 0 0, v00000000027fbdd0_0;  1 drivers
v00000000027fae30_0 .net "s_inm", 0 0, v00000000027faa70_0;  1 drivers
v00000000027fb3d0_0 .net "we3", 0 0, v00000000027fa890_0;  1 drivers
v00000000027fc550_0 .net "wez", 0 0, v00000000027fc4b0_0;  1 drivers
v00000000027fbb50_0 .net "z", 0 0, v00000000027f89d0_0;  1 drivers
S_00000000027500b0 .scope module, "caminodatos" "microc" 3 10, 4 1 0, S_0000000002751c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op_alu"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v00000000027f9290_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v00000000027f9dd0_0 .net "instruccion", 15 0, L_000000000278b910;  1 drivers
v00000000027f9150_0 .net "nuevo_pc", 9 0, L_00000000027fb6f0;  1 drivers
v00000000027f81b0_0 .net "op_alu", 2 0, v00000000027fb830_0;  alias, 1 drivers
v00000000027f91f0_0 .net "opcode", 5 0, L_00000000027fc230;  alias, 1 drivers
v00000000027f93d0_0 .net "pc_actual", 9 0, v000000000278d840_0;  1 drivers
v00000000027f9330_0 .net "pc_incrementado", 9 0, L_00000000027fb650;  1 drivers
v00000000027f9470_0 .net "pc_next", 9 0, L_00000000027fb790;  1 drivers
v00000000027f9c90_0 .net "rd1", 7 0, L_00000000027fbf10;  1 drivers
v00000000027f9510_0 .net "rd2", 7 0, L_00000000027fc0f0;  1 drivers
v00000000027f95b0_0 .net "reset", 0 0, v00000000027fc190_0;  alias, 1 drivers
v00000000027f9790_0 .net "s_abs", 0 0, v00000000027fbd30_0;  alias, 1 drivers
v00000000027f9830_0 .net "s_inc", 0 0, v00000000027fbdd0_0;  alias, 1 drivers
v00000000027f98d0_0 .net "s_inm", 0 0, v00000000027faa70_0;  alias, 1 drivers
v00000000027f9d30_0 .net "valor_operado", 7 0, v00000000027f8d90_0;  1 drivers
v00000000027f9e70_0 .net "wd3", 7 0, L_00000000027fa9d0;  1 drivers
v00000000027f9f10_0 .net "we3", 0 0, v00000000027fa890_0;  alias, 1 drivers
v00000000027fb470_0 .net "wez", 0 0, v00000000027fc4b0_0;  alias, 1 drivers
v00000000027fb510_0 .net "z", 0 0, v00000000027f89d0_0;  alias, 1 drivers
v00000000027fb1f0_0 .net "zalu", 0 0, L_000000000278ae90;  1 drivers
L_00000000027fc230 .part L_000000000278b910, 10, 6;
L_00000000027fba10 .part L_000000000278b910, 0, 10;
L_00000000027fb8d0 .part L_000000000278b910, 0, 10;
L_00000000027fc370 .part L_000000000278b910, 8, 4;
L_00000000027fc410 .part L_000000000278b910, 4, 4;
L_00000000027fc690 .part L_000000000278b910, 0, 4;
L_00000000027fabb0 .part L_000000000278b910, 4, 8;
S_0000000002750230 .scope module, "PC" "registro" 4 13, 5 39 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0000000002798d10 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001010>;
v000000000278df20_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v000000000278c1c0_0 .net "d", 9 0, L_00000000027fb790;  alias, 1 drivers
v000000000278d840_0 .var "q", 9 0;
v000000000278c260_0 .net "reset", 0 0, v00000000027fc190_0;  alias, 1 drivers
E_00000000027987d0 .event posedge, v000000000278c260_0, v000000000278df20_0;
S_0000000002769500 .scope module, "banco_registros" "regfile" 4 30, 5 4 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v000000000278d980_0 .net *"_s0", 31 0, L_00000000027fc730;  1 drivers
v000000000278d7a0_0 .net *"_s10", 5 0, L_00000000027fc2d0;  1 drivers
L_00000000028001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000278c440_0 .net *"_s13", 1 0, L_00000000028001a8;  1 drivers
L_00000000028001f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000278dac0_0 .net/2u *"_s14", 7 0, L_00000000028001f0;  1 drivers
v000000000278db60_0 .net *"_s18", 31 0, L_00000000027faf70;  1 drivers
L_0000000002800238 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278d520_0 .net *"_s21", 27 0, L_0000000002800238;  1 drivers
L_0000000002800280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c3a0_0 .net/2u *"_s22", 31 0, L_0000000002800280;  1 drivers
v000000000278c9e0_0 .net *"_s24", 0 0, L_00000000027fb010;  1 drivers
v000000000278cd00_0 .net *"_s26", 7 0, L_00000000027fbfb0;  1 drivers
v000000000278cb20_0 .net *"_s28", 5 0, L_00000000027fc050;  1 drivers
L_0000000002800118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c4e0_0 .net *"_s3", 27 0, L_0000000002800118;  1 drivers
L_00000000028002c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000278dc00_0 .net *"_s31", 1 0, L_00000000028002c8;  1 drivers
L_0000000002800310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000278d700_0 .net/2u *"_s32", 7 0, L_0000000002800310;  1 drivers
L_0000000002800160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278cda0_0 .net/2u *"_s4", 31 0, L_0000000002800160;  1 drivers
v000000000278c580_0 .net *"_s6", 0 0, L_00000000027fbbf0;  1 drivers
v000000000278c620_0 .net *"_s8", 7 0, L_00000000027fbe70;  1 drivers
v000000000278c760_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v000000000278ce40_0 .net "ra1", 3 0, L_00000000027fc370;  1 drivers
v000000000278c800_0 .net "ra2", 3 0, L_00000000027fc410;  1 drivers
v000000000278d480_0 .net "rd1", 7 0, L_00000000027fbf10;  alias, 1 drivers
v000000000278d2a0_0 .net "rd2", 7 0, L_00000000027fc0f0;  alias, 1 drivers
v000000000278cee0 .array "regb", 15 0, 7 0;
v000000000278cf80_0 .net "wa3", 3 0, L_00000000027fc690;  1 drivers
v000000000278d200_0 .net "wd3", 7 0, L_00000000027fa9d0;  alias, 1 drivers
v000000000278d5c0_0 .net "we3", 0 0, v00000000027fa890_0;  alias, 1 drivers
E_0000000002798650 .event posedge, v000000000278df20_0;
L_00000000027fc730 .concat [ 4 28 0 0], L_00000000027fc370, L_0000000002800118;
L_00000000027fbbf0 .cmp/ne 32, L_00000000027fc730, L_0000000002800160;
L_00000000027fbe70 .array/port v000000000278cee0, L_00000000027fc2d0;
L_00000000027fc2d0 .concat [ 4 2 0 0], L_00000000027fc370, L_00000000028001a8;
L_00000000027fbf10 .functor MUXZ 8, L_00000000028001f0, L_00000000027fbe70, L_00000000027fbbf0, C4<>;
L_00000000027faf70 .concat [ 4 28 0 0], L_00000000027fc410, L_0000000002800238;
L_00000000027fb010 .cmp/ne 32, L_00000000027faf70, L_0000000002800280;
L_00000000027fbfb0 .array/port v000000000278cee0, L_00000000027fc050;
L_00000000027fc050 .concat [ 4 2 0 0], L_00000000027fc410, L_00000000028002c8;
L_00000000027fc0f0 .functor MUXZ 8, L_0000000002800310, L_00000000027fbfb0, L_00000000027fb010, C4<>;
S_000000000276a1b0 .scope module, "ffz" "ffd" 4 37, 5 60 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v000000000278d660_0 .net "carga", 0 0, v00000000027fc4b0_0;  alias, 1 drivers
v00000000027f8390_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v00000000027f8110_0 .net "d", 0 0, L_000000000278ae90;  alias, 1 drivers
v00000000027f89d0_0 .var "q", 0 0;
v00000000027f82f0_0 .net "reset", 0 0, v00000000027fc190_0;  alias, 1 drivers
S_000000000276a330 .scope module, "memoria_programa" "memprog" 4 17, 6 3 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_000000000278b910 .functor BUFZ 16, L_00000000027fb0b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000027f8b10_0 .net *"_s0", 15 0, L_00000000027fb0b0;  1 drivers
v00000000027f9970_0 .net *"_s2", 11 0, L_00000000027fb5b0;  1 drivers
L_0000000002800088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027f87f0_0 .net *"_s5", 1 0, L_0000000002800088;  1 drivers
v00000000027f8a70_0 .net "a", 9 0, v000000000278d840_0;  alias, 1 drivers
v00000000027f9bf0_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v00000000027f8890 .array "mem", 1023 0, 15 0;
v00000000027f8070_0 .net "rd", 15 0, L_000000000278b910;  alias, 1 drivers
L_00000000027fb0b0 .array/port v00000000027f8890, L_00000000027fb5b0;
L_00000000027fb5b0 .concat [ 10 2 0 0], v000000000278d840_0, L_0000000002800088;
S_0000000002767680 .scope module, "mux_alu" "mux2" 4 41, 5 50 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0000000002798810 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v00000000027f8930_0 .net "d0", 7 0, v00000000027f8d90_0;  alias, 1 drivers
v00000000027f96f0_0 .net "d1", 7 0, L_00000000027fabb0;  1 drivers
v00000000027f8bb0_0 .net "s", 0 0, v00000000027faa70_0;  alias, 1 drivers
v00000000027f9ab0_0 .net "y", 7 0, L_00000000027fa9d0;  alias, 1 drivers
L_00000000027fa9d0 .functor MUXZ 8, v00000000027f8d90_0, L_00000000027fabb0, v00000000027faa70_0, C4<>;
S_0000000002767800 .scope module, "mux_jr" "mux2" 4 21, 5 50 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_00000000027986d0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v00000000027f8610_0 .net "d0", 9 0, L_00000000027fba10;  1 drivers
L_00000000028000d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000000027f8430_0 .net "d1", 9 0, L_00000000028000d0;  1 drivers
v00000000027f86b0_0 .net "s", 0 0, v00000000027fbdd0_0;  alias, 1 drivers
v00000000027f8c50_0 .net "y", 9 0, L_00000000027fb650;  alias, 1 drivers
L_00000000027fb650 .functor MUXZ 10, L_00000000027fba10, L_00000000028000d0, v00000000027fbdd0_0, C4<>;
S_000000000276c1d0 .scope module, "mux_s_abs" "mux2" 4 27, 5 50 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0000000002798250 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v00000000027f9010_0 .net "d0", 9 0, L_00000000027fb8d0;  1 drivers
v00000000027f9a10_0 .net "d1", 9 0, L_00000000027fb6f0;  alias, 1 drivers
v00000000027f8750_0 .net "s", 0 0, v00000000027fbd30_0;  alias, 1 drivers
v00000000027f9b50_0 .net "y", 9 0, L_00000000027fb790;  alias, 1 drivers
L_00000000027fb790 .functor MUXZ 10, L_00000000027fb8d0, L_00000000027fb6f0, v00000000027fbd30_0, C4<>;
S_000000000276c350 .scope module, "sum_pc" "sum" 4 24, 5 32 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v00000000027f8570_0 .net "a", 9 0, v000000000278d840_0;  alias, 1 drivers
v00000000027f9650_0 .net "b", 9 0, L_00000000027fb650;  alias, 1 drivers
v00000000027f84d0_0 .net "y", 9 0, L_00000000027fb6f0;  alias, 1 drivers
L_00000000027fb6f0 .arith/sum 10, v000000000278d840_0, L_00000000027fb650;
S_0000000002746510 .scope module, "unidad_alu" "alu" 4 33, 7 1 0, S_00000000027500b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_000000000278ae90 .functor NOT 1, L_00000000027fa930, C4<0>, C4<0>, C4<0>;
v00000000027f8f70_0 .net *"_s3", 0 0, L_00000000027fa930;  1 drivers
v00000000027f8ed0_0 .net "a", 7 0, L_00000000027fbf10;  alias, 1 drivers
v00000000027f90b0_0 .net "b", 7 0, L_00000000027fc0f0;  alias, 1 drivers
v00000000027f8cf0_0 .net "op", 2 0, v00000000027fb830_0;  alias, 1 drivers
v00000000027f8d90_0 .var "s", 7 0;
v00000000027f8250_0 .net "y", 7 0, v00000000027f8d90_0;  alias, 1 drivers
v00000000027f8e30_0 .net "zero", 0 0, L_000000000278ae90;  alias, 1 drivers
E_0000000002798450 .event edge, v00000000027f8cf0_0, v000000000278d2a0_0, v000000000278d480_0;
L_00000000027fa930 .reduce/or v00000000027f8d90_0;
S_0000000002746690 .scope module, "unidadcontrol" "uc" 3 13, 8 1 0, S_0000000002751c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "z"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /OUTPUT 1 "s_abs"
    .port_info 5 /OUTPUT 1 "s_inc"
    .port_info 6 /OUTPUT 1 "s_inm"
    .port_info 7 /OUTPUT 1 "we3"
    .port_info 8 /OUTPUT 1 "wez"
    .port_info 9 /OUTPUT 3 "op_alu"
P_000000000276ee90 .param/l "add" 0 8 13, C4<0010zz>;
P_000000000276eec8 .param/l "andr1r2" 0 8 15, C4<0100zz>;
P_000000000276ef00 .param/l "cpl1r1" 0 8 12, C4<0001zz>;
P_000000000276ef38 .param/l "cpl2r1" 0 8 17, C4<0110zz>;
P_000000000276ef70 .param/l "cpl2r2" 0 8 18, C4<0111zz>;
P_000000000276efa8 .param/l "jabsnz" 0 8 28, C4<111011>;
P_000000000276efe0 .param/l "jabsz" 0 8 27, C4<111010>;
P_000000000276f018 .param/l "jmp" 0 8 25, C4<111000>;
P_000000000276f050 .param/l "jr" 0 8 26, C4<111001>;
P_000000000276f088 .param/l "jrnz" 0 8 30, C4<111101>;
P_000000000276f0c0 .param/l "jrz" 0 8 29, C4<111100>;
P_000000000276f0f8 .param/l "li" 0 8 21, C4<1000zz>;
P_000000000276f130 .param/l "movr" 0 8 11, C4<0000zz>;
P_000000000276f168 .param/l "orr1r2" 0 8 16, C4<0101zz>;
P_000000000276f1a0 .param/l "sub" 0 8 14, C4<0011zz>;
v00000000027fbc90_0 .net "clk", 0 0, v00000000027faed0_0;  alias, 1 drivers
v00000000027fb830_0 .var "op_alu", 2 0;
v00000000027facf0_0 .net "opcode", 5 0, L_00000000027fc230;  alias, 1 drivers
v00000000027fc5f0_0 .net "reset", 0 0, v00000000027fc190_0;  alias, 1 drivers
v00000000027fbd30_0 .var "s_abs", 0 0;
v00000000027fbdd0_0 .var "s_inc", 0 0;
v00000000027faa70_0 .var "s_inm", 0 0;
v00000000027fa890_0 .var "we3", 0 0;
v00000000027fc4b0_0 .var "wez", 0 0;
v00000000027fb150_0 .net "z", 0 0, v00000000027f89d0_0;  alias, 1 drivers
E_0000000002798690 .event edge, v00000000027f91f0_0, v00000000027f89d0_0;
E_0000000002798850 .event posedge, v000000000278c260_0;
    .scope S_0000000002750230;
T_0 ;
    %wait E_00000000027987d0;
    %load/vec4 v000000000278c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000278d840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000278c1c0_0;
    %assign/vec4 v000000000278d840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000276a330;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v00000000027f8890 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000002769500;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v000000000278cee0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002769500;
T_3 ;
    %wait E_0000000002798650;
    %load/vec4 v000000000278d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000278d200_0;
    %load/vec4 v000000000278cf80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278cee0, 0, 4;
    %load/vec4 v000000000278cf80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000278cee0, 4;
    %vpi_call 5 25 "$display", "Se va a escribir en el registro %d el valor %d. El valor actual es %d", v000000000278cf80_0, v000000000278d200_0, S<0,vec4,u8> {1 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002746510;
T_4 ;
    %wait E_0000000002798450;
    %load/vec4 v00000000027f8cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000000027f8ed0_0;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000000027f8ed0_0;
    %inv;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000000027f8ed0_0;
    %load/vec4 v00000000027f90b0_0;
    %add;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000000027f8ed0_0;
    %load/vec4 v00000000027f90b0_0;
    %sub;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000000027f8ed0_0;
    %load/vec4 v00000000027f90b0_0;
    %and;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000000027f8ed0_0;
    %load/vec4 v00000000027f90b0_0;
    %or;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000000027f8ed0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000000027f90b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000027f8d90_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000276a1b0;
T_5 ;
    %wait E_00000000027987d0;
    %load/vec4 v00000000027f82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027f89d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000278d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000027f8110_0;
    %assign/vec4 v00000000027f89d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002746690;
T_6 ;
    %wait E_0000000002798850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002746690;
T_7 ;
    %wait E_0000000002798690;
    %load/vec4 v00000000027facf0_0;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 6;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 6;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 6;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 16, 3, 6;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 20, 3, 6;
    %cmp/z;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 24, 3, 6;
    %cmp/z;
    %jmp/1 T_7.6, 4;
    %dup/vec4;
    %pushi/vec4 28, 3, 6;
    %cmp/z;
    %jmp/1 T_7.7, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_7.8, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_7.9, 4;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/z;
    %jmp/1 T_7.10, 4;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/z;
    %jmp/1 T_7.11, 4;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/z;
    %jmp/1 T_7.12, 4;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/z;
    %jmp/1 T_7.13, 4;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/z;
    %jmp/1 T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %load/vec4 v00000000027facf0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000000027fb830_0, 0, 3;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027faa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %load/vec4 v00000000027fb150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %load/vec4 v00000000027fb150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
T_7.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %load/vec4 v00000000027fb150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
T_7.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbd30_0, 0, 1;
    %load/vec4 v00000000027fb150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fbdd0_0, 0, 1;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fa890_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002792970;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027faed0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027faed0_0, 0, 1;
    %delay 2000, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002792970;
T_9 ;
    %vpi_call 2 22 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc190_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc190_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc190_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000002792970;
T_10 ;
    %delay 80000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "cpu.v";
    "microc.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
