Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 18887b0ed39c4cb0ace45fac40567c5c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.AudioInOut16_v1_0_S00_AXI
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.GrayCounter_8
Compiling module xil_defaultlib.GrayCounter_9
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.DualClockFIFO
Compiling module xil_defaultlib.GrayCounter
Compiling module xil_defaultlib.GrayCounter_7
Compiling module xil_defaultlib.DualClockFIFO_5
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module xil_defaultlib.clocking_6
Compiling module xil_defaultlib.AudioInOut16_v1_0
Compiling module xil_defaultlib.design_1_AudioInOut16_v1_0_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.LMS_Filter
Compiling module xil_defaultlib.design_1_LMS_Filter_0_0
Compiling module xil_defaultlib.adder_full_signed_reg
Compiling module xil_defaultlib.design_1_adder_full_signed_reg_0...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module simprims_ver.FDCE(INIT=1'b1)
Compiling module xil_defaultlib.adau1761_configuraiton_data
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.i3c2
Compiling module xil_defaultlib.i2c
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.i2s_data_interface
Compiling module xil_defaultlib.ADAU1761_interface
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.adau1761_izedboard
Compiling module xil_defaultlib.clocking
Compiling module xil_defaultlib.audio_top
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.design_1_audio_top_0_0
Compiling module xil_defaultlib.design_1_bit_shifter_0_0
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.pmod_i2s
Compiling module xil_defaultlib.design_1_pmod_i2s_1_0
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.nco_sine_lut_V_rom
Compiling module xil_defaultlib.nco_sine_lut_V
Compiling module xil_defaultlib.nco
Compiling module xil_defaultlib.design_1_nco_0_1
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module xil_defaultlib.processing_system7_v5_5_processi...
Compiling module xil_defaultlib.design_1_processing_system7_0_1
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_15_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_decerr_slav...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter__p...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.cdc_sync
Compiling module xil_defaultlib.cdc_sync_0
Compiling module xil_defaultlib.lpf
Compiling module xil_defaultlib.upcnt_n
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.sequence_psr
Compiling module xil_defaultlib.proc_sys_reset
Compiling module xil_defaultlib.design_1_rst_ps7_0_100M_0
Compiling module xil_defaultlib.signal_processor_multiplexer
Compiling module xil_defaultlib.design_1_signal_processor_multip...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
