
xmc4800_application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004de0  08010000  0c010000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000050  1ffe8800  0c014de0  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000006a8  1ffe8850  0c014e30  00010850  2**2
                  ALLOC
  4 USB_RAM       00000e00  20000000  20000000  00018000  2**2
                  ALLOC
  5 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  6 .debug_aranges 00000ae0  00000000  00000000  00010850  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001c721  00000000  00000000  00011330  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000031ff  00000000  00000000  0002da51  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000696b  00000000  00000000  00030c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002b58  00000000  00000000  000375bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00007954  00000000  00000000  0003a114  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005704  00000000  00000000  00041a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000940  00000000  00000000  0004716c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000005a7  00000000  00000000  00047aac  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08010000 <__Vectors>:
 8010000:	00 88 fe 1f 01 02 01 08 99 02 01 08 99 02 01 08     ................
 8010010:	99 02 01 08 99 02 01 08 99 02 01 08 00 00 00 00     ................
	...
 801002c:	99 02 01 08 99 02 01 08 00 00 00 00 99 02 01 08     ................
 801003c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801004c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801005c:	99 02 01 08 99 02 01 08 00 00 00 00 00 00 00 00     ................
 801006c:	00 00 00 00 99 02 01 08 00 00 00 00 99 02 01 08     ................
 801007c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801008c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801009c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100ac:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100bc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100cc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100dc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100ec:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80100fc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801010c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801011c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801012c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801013c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801014c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801015c:	99 02 01 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 801016c:	00 00 00 00 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801017c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801018c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 801019c:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80101ac:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80101bc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80101cc:	99 02 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80101dc:	00 00 00 00 99 02 01 08 99 02 01 08 99 02 01 08     ................
 80101ec:	5d 3d 01 08 99 02 01 08 99 02 01 08 99 02 01 08     ]=..............
 80101fc:	00 00 00 00                                         ....

08010200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8010200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8010278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8010204:	481d      	ldr	r0, [pc, #116]	; (801027c <__zero_table_end__+0x4>)
    blx  r0
 8010206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8010208:	4c1d      	ldr	r4, [pc, #116]	; (8010280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 801020a:	4d1e      	ldr	r5, [pc, #120]	; (8010284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 801020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 801020e:	da09      	bge.n	8010224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8010210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8010212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8010214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8010216:	3b04      	subs	r3, #4
	ittt	ge
 8010218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 801021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 801021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 801021e:	e7fa      	bge.n	8010216 <Reset_Handler+0x16>

	adds	r4, #12
 8010220:	340c      	adds	r4, #12
	b	.L_loop0
 8010222:	e7f3      	b.n	801020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8010224:	4b18      	ldr	r3, [pc, #96]	; (8010288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8010226:	4c19      	ldr	r4, [pc, #100]	; (801028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8010228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 801022a:	da08      	bge.n	801023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 801022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 801022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8010230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8010232:	3a04      	subs	r2, #4
	itt	ge
 8010234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8010236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8010238:	e7fb      	bge.n	8010232 <Reset_Handler+0x32>

	adds	r3, #8
 801023a:	3308      	adds	r3, #8
	b	.L_loop2
 801023c:	e7f4      	b.n	8010228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 801023e:	4814      	ldr	r0, [pc, #80]	; (8010290 <__zero_table_end__+0x18>)
    blx  r0
 8010240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8010242:	4814      	ldr	r0, [pc, #80]	; (8010294 <__zero_table_end__+0x1c>)
    blx  r0
 8010244:	4780      	blx	r0
	...

08010248 <__copy_table_start__>:
 8010248:	0c014de0 	.word	0x0c014de0
 801024c:	1ffe8800 	.word	0x1ffe8800
 8010250:	00000050 	.word	0x00000050
 8010254:	0c014de0 	.word	0x0c014de0
 8010258:	1ffe8800 	.word	0x1ffe8800
 801025c:	00000000 	.word	0x00000000

08010260 <__copy_table_end__>:
 8010260:	1ffe8850 	.word	0x1ffe8850
 8010264:	000006a8 	.word	0x000006a8
 8010268:	20000000 	.word	0x20000000
 801026c:	00000e00 	.word	0x00000e00
 8010270:	20000e00 	.word	0x20000e00
 8010274:	00000000 	.word	0x00000000

08010278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8010278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 801027c:	0801029d 	.word	0x0801029d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8010280:	08010248 	.word	0x08010248
	ldr	r5, =__copy_table_end__
 8010284:	08010260 	.word	0x08010260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8010288:	08010260 	.word	0x08010260
	ldr	r4, =__zero_table_end__
 801028c:	08010278 	.word	0x08010278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8010290:	08014ae5 	.word	0x08014ae5
    blx  r0
#endif

    ldr  r0, =main
 8010294:	08014a45 	.word	0x08014a45

08010298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8010298:	e7fe      	b.n	8010298 <BusFault_Handler>
	...

0801029c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 801029c:	b598      	push	{r3, r4, r7, lr}
 801029e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80102a0:	4a05      	ldr	r2, [pc, #20]	; (80102b8 <SystemInit+0x1c>)
 80102a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80102a6:	4614      	mov	r4, r2
 80102a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80102aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80102ae:	f004 fad1 	bl	8014854 <SystemCoreSetup>
  SystemCoreClockSetup();
 80102b2:	f004 fb4d 	bl	8014950 <SystemCoreClockSetup>
}
 80102b6:	bd98      	pop	{r3, r4, r7, pc}
 80102b8:	2003ffc4 	.word	0x2003ffc4

080102bc <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80102bc:	b580      	push	{r7, lr}
 80102be:	b084      	sub	sp, #16
 80102c0:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80102c2:	4b2f      	ldr	r3, [pc, #188]	; (8010380 <SystemCoreClockUpdate+0xc4>)
 80102c4:	68db      	ldr	r3, [r3, #12]
 80102c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d03e      	beq.n	801034c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80102ce:	4b2d      	ldr	r3, [pc, #180]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 80102d0:	68db      	ldr	r3, [r3, #12]
 80102d2:	f003 0301 	and.w	r3, r3, #1
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d002      	beq.n	80102e0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80102da:	4b2b      	ldr	r3, [pc, #172]	; (8010388 <SystemCoreClockUpdate+0xcc>)
 80102dc:	60fb      	str	r3, [r7, #12]
 80102de:	e002      	b.n	80102e6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80102e0:	f004 fb18 	bl	8014914 <OSCHP_GetFrequency>
 80102e4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80102e6:	4b27      	ldr	r3, [pc, #156]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	f003 0304 	and.w	r3, r3, #4
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d020      	beq.n	8010334 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80102f2:	4b24      	ldr	r3, [pc, #144]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 80102f4:	689b      	ldr	r3, [r3, #8]
 80102f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80102fa:	0e1b      	lsrs	r3, r3, #24
 80102fc:	3301      	adds	r3, #1
 80102fe:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8010300:	4b20      	ldr	r3, [pc, #128]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 8010302:	689b      	ldr	r3, [r3, #8]
 8010304:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8010308:	0a1b      	lsrs	r3, r3, #8
 801030a:	3301      	adds	r3, #1
 801030c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 801030e:	4b1d      	ldr	r3, [pc, #116]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 8010310:	689b      	ldr	r3, [r3, #8]
 8010312:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8010316:	0c1b      	lsrs	r3, r3, #16
 8010318:	3301      	adds	r3, #1
 801031a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	683a      	ldr	r2, [r7, #0]
 8010320:	fb02 f303 	mul.w	r3, r2, r3
 8010324:	68fa      	ldr	r2, [r7, #12]
 8010326:	fbb2 f3f3 	udiv	r3, r2, r3
 801032a:	687a      	ldr	r2, [r7, #4]
 801032c:	fb02 f303 	mul.w	r3, r2, r3
 8010330:	60fb      	str	r3, [r7, #12]
 8010332:	e00d      	b.n	8010350 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8010334:	4b13      	ldr	r3, [pc, #76]	; (8010384 <SystemCoreClockUpdate+0xc8>)
 8010336:	689b      	ldr	r3, [r3, #8]
 8010338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801033c:	3301      	adds	r3, #1
 801033e:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	683b      	ldr	r3, [r7, #0]
 8010344:	fbb2 f3f3 	udiv	r3, r2, r3
 8010348:	60fb      	str	r3, [r7, #12]
 801034a:	e001      	b.n	8010350 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 801034c:	4b0e      	ldr	r3, [pc, #56]	; (8010388 <SystemCoreClockUpdate+0xcc>)
 801034e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8010350:	4b0b      	ldr	r3, [pc, #44]	; (8010380 <SystemCoreClockUpdate+0xc4>)
 8010352:	68db      	ldr	r3, [r3, #12]
 8010354:	b2db      	uxtb	r3, r3
 8010356:	3301      	adds	r3, #1
 8010358:	68fa      	ldr	r2, [r7, #12]
 801035a:	fbb2 f3f3 	udiv	r3, r2, r3
 801035e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8010360:	4b07      	ldr	r3, [pc, #28]	; (8010380 <SystemCoreClockUpdate+0xc4>)
 8010362:	691b      	ldr	r3, [r3, #16]
 8010364:	f003 0301 	and.w	r3, r3, #1
 8010368:	3301      	adds	r3, #1
 801036a:	68fa      	ldr	r2, [r7, #12]
 801036c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010370:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8010372:	4a06      	ldr	r2, [pc, #24]	; (801038c <SystemCoreClockUpdate+0xd0>)
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	6013      	str	r3, [r2, #0]
}
 8010378:	3710      	adds	r7, #16
 801037a:	46bd      	mov	sp, r7
 801037c:	bd80      	pop	{r7, pc}
 801037e:	bf00      	nop
 8010380:	50004600 	.word	0x50004600
 8010384:	50004710 	.word	0x50004710
 8010388:	016e3600 	.word	0x016e3600
 801038c:	2003ffc0 	.word	0x2003ffc0

08010390 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8010390:	b480      	push	{r7}
 8010392:	b085      	sub	sp, #20
 8010394:	af00      	add	r7, sp, #0
 8010396:	60f8      	str	r0, [r7, #12]
 8010398:	460b      	mov	r3, r1
 801039a:	607a      	str	r2, [r7, #4]
 801039c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 801039e:	7afb      	ldrb	r3, [r7, #11]
 80103a0:	089b      	lsrs	r3, r3, #2
 80103a2:	b2db      	uxtb	r3, r3
 80103a4:	4618      	mov	r0, r3
 80103a6:	7afb      	ldrb	r3, [r7, #11]
 80103a8:	089b      	lsrs	r3, r3, #2
 80103aa:	b2db      	uxtb	r3, r3
 80103ac:	461a      	mov	r2, r3
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	3204      	adds	r2, #4
 80103b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80103b6:	7afb      	ldrb	r3, [r7, #11]
 80103b8:	f003 0303 	and.w	r3, r3, #3
 80103bc:	00db      	lsls	r3, r3, #3
 80103be:	4619      	mov	r1, r3
 80103c0:	23f8      	movs	r3, #248	; 0xf8
 80103c2:	408b      	lsls	r3, r1
 80103c4:	43db      	mvns	r3, r3
 80103c6:	ea02 0103 	and.w	r1, r2, r3
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	1d02      	adds	r2, r0, #4
 80103ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80103d6:	7afb      	ldrb	r3, [r7, #11]
 80103d8:	005b      	lsls	r3, r3, #1
 80103da:	4619      	mov	r1, r3
 80103dc:	2303      	movs	r3, #3
 80103de:	408b      	lsls	r3, r1
 80103e0:	43db      	mvns	r3, r3
 80103e2:	401a      	ands	r2, r3
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	4a3a      	ldr	r2, [pc, #232]	; (80104d4 <XMC_GPIO_Init+0x144>)
 80103ec:	4293      	cmp	r3, r2
 80103ee:	d003      	beq.n	80103f8 <XMC_GPIO_Init+0x68>
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	4a39      	ldr	r2, [pc, #228]	; (80104d8 <XMC_GPIO_Init+0x148>)
 80103f4:	4293      	cmp	r3, r2
 80103f6:	d10a      	bne.n	801040e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80103fc:	7afb      	ldrb	r3, [r7, #11]
 80103fe:	2101      	movs	r1, #1
 8010400:	fa01 f303 	lsl.w	r3, r1, r3
 8010404:	43db      	mvns	r3, r3
 8010406:	401a      	ands	r2, r3
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	661a      	str	r2, [r3, #96]	; 0x60
 801040c:	e042      	b.n	8010494 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	b2db      	uxtb	r3, r3
 8010414:	b25b      	sxtb	r3, r3
 8010416:	2b00      	cmp	r3, #0
 8010418:	da3c      	bge.n	8010494 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	685a      	ldr	r2, [r3, #4]
 801041e:	7afb      	ldrb	r3, [r7, #11]
 8010420:	409a      	lsls	r2, r3
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8010426:	7afb      	ldrb	r3, [r7, #11]
 8010428:	08db      	lsrs	r3, r3, #3
 801042a:	b2db      	uxtb	r3, r3
 801042c:	4618      	mov	r0, r3
 801042e:	7afb      	ldrb	r3, [r7, #11]
 8010430:	08db      	lsrs	r3, r3, #3
 8010432:	b2db      	uxtb	r3, r3
 8010434:	461a      	mov	r2, r3
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	3210      	adds	r2, #16
 801043a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801043e:	7afb      	ldrb	r3, [r7, #11]
 8010440:	f003 0307 	and.w	r3, r3, #7
 8010444:	009b      	lsls	r3, r3, #2
 8010446:	4619      	mov	r1, r3
 8010448:	2307      	movs	r3, #7
 801044a:	408b      	lsls	r3, r1
 801044c:	43db      	mvns	r3, r3
 801044e:	ea02 0103 	and.w	r1, r2, r3
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	f100 0210 	add.w	r2, r0, #16
 8010458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 801045c:	7afb      	ldrb	r3, [r7, #11]
 801045e:	08db      	lsrs	r3, r3, #3
 8010460:	b2db      	uxtb	r3, r3
 8010462:	4618      	mov	r0, r3
 8010464:	7afb      	ldrb	r3, [r7, #11]
 8010466:	08db      	lsrs	r3, r3, #3
 8010468:	b2db      	uxtb	r3, r3
 801046a:	461a      	mov	r2, r3
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	3210      	adds	r2, #16
 8010470:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	7a1b      	ldrb	r3, [r3, #8]
 8010478:	4619      	mov	r1, r3
 801047a:	7afb      	ldrb	r3, [r7, #11]
 801047c:	f003 0307 	and.w	r3, r3, #7
 8010480:	009b      	lsls	r3, r3, #2
 8010482:	fa01 f303 	lsl.w	r3, r1, r3
 8010486:	ea42 0103 	orr.w	r1, r2, r3
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f100 0210 	add.w	r2, r0, #16
 8010490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8010494:	7afb      	ldrb	r3, [r7, #11]
 8010496:	089b      	lsrs	r3, r3, #2
 8010498:	b2db      	uxtb	r3, r3
 801049a:	4618      	mov	r0, r3
 801049c:	7afb      	ldrb	r3, [r7, #11]
 801049e:	089b      	lsrs	r3, r3, #2
 80104a0:	b2db      	uxtb	r3, r3
 80104a2:	461a      	mov	r2, r3
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	3204      	adds	r2, #4
 80104a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	781b      	ldrb	r3, [r3, #0]
 80104b0:	4619      	mov	r1, r3
 80104b2:	7afb      	ldrb	r3, [r7, #11]
 80104b4:	f003 0303 	and.w	r3, r3, #3
 80104b8:	00db      	lsls	r3, r3, #3
 80104ba:	fa01 f303 	lsl.w	r3, r1, r3
 80104be:	ea42 0103 	orr.w	r1, r2, r3
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	1d02      	adds	r2, r0, #4
 80104c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80104ca:	3714      	adds	r7, #20
 80104cc:	46bd      	mov	sp, r7
 80104ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d2:	4770      	bx	lr
 80104d4:	48028e00 	.word	0x48028e00
 80104d8:	48028f00 	.word	0x48028f00

080104dc <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80104dc:	b480      	push	{r7}
 80104de:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80104e0:	4b03      	ldr	r3, [pc, #12]	; (80104f0 <XMC_SCU_GetMirrorStatus+0x14>)
 80104e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	46bd      	mov	sp, r7
 80104ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ee:	4770      	bx	lr
 80104f0:	50004000 	.word	0x50004000

080104f4 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80104fc:	f7ff fede 	bl	80102bc <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8010500:	4b0b      	ldr	r3, [pc, #44]	; (8010530 <XMC_SCU_lDelay+0x3c>)
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	4a0b      	ldr	r2, [pc, #44]	; (8010534 <XMC_SCU_lDelay+0x40>)
 8010506:	fba2 2303 	umull	r2, r3, r2, r3
 801050a:	0c9a      	lsrs	r2, r3, #18
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	fb02 f303 	mul.w	r3, r2, r3
 8010512:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8010514:	2300      	movs	r3, #0
 8010516:	60fb      	str	r3, [r7, #12]
 8010518:	e003      	b.n	8010522 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 801051a:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	3301      	adds	r3, #1
 8010520:	60fb      	str	r3, [r7, #12]
 8010522:	68fa      	ldr	r2, [r7, #12]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	429a      	cmp	r2, r3
 8010528:	d3f7      	bcc.n	801051a <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 801052a:	3710      	adds	r7, #16
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}
 8010530:	2003ffc0 	.word	0x2003ffc0
 8010534:	431bde83 	.word	0x431bde83

08010538 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8010538:	b480      	push	{r7}
 801053a:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 801053c:	4b03      	ldr	r3, [pc, #12]	; (801054c <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 801053e:	685b      	ldr	r3, [r3, #4]
}
 8010540:	4618      	mov	r0, r3
 8010542:	46bd      	mov	sp, r7
 8010544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010548:	4770      	bx	lr
 801054a:	bf00      	nop
 801054c:	50004074 	.word	0x50004074

08010550 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8010550:	b480      	push	{r7}
 8010552:	b083      	sub	sp, #12
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8010558:	4a03      	ldr	r2, [pc, #12]	; (8010568 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	60d3      	str	r3, [r2, #12]
}
 801055e:	370c      	adds	r7, #12
 8010560:	46bd      	mov	sp, r7
 8010562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010566:	4770      	bx	lr
 8010568:	50004074 	.word	0x50004074

0801056c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 801056c:	b5b0      	push	{r4, r5, r7, lr}
 801056e:	b084      	sub	sp, #16
 8010570:	af02      	add	r7, sp, #8
 8010572:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8010574:	2000      	movs	r0, #0
 8010576:	f000 f8ad 	bl	80106d4 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 801057a:	f000 fad3 	bl	8010b24 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	79db      	ldrb	r3, [r3, #7]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d00a      	beq.n	801059c <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8010586:	f000 fb0b 	bl	8010ba0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 801058a:	bf00      	nop
 801058c:	f000 faf6 	bl	8010b7c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8010590:	4603      	mov	r3, r0
 8010592:	f083 0301 	eor.w	r3, r3, #1
 8010596:	b2db      	uxtb	r3, r3
 8010598:	2b00      	cmp	r3, #0
 801059a:	d1f7      	bne.n	801058c <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	7a5b      	ldrb	r3, [r3, #9]
 80105a0:	4618      	mov	r0, r3
 80105a2:	f000 f911 	bl	80107c8 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80105a6:	bf00      	nop
 80105a8:	f7ff ff98 	bl	80104dc <XMC_SCU_GetMirrorStatus>
 80105ac:	4603      	mov	r3, r0
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d1fa      	bne.n	80105a8 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	7a1b      	ldrb	r3, [r3, #8]
 80105b6:	4618      	mov	r0, r3
 80105b8:	f000 fa76 	bl	8010aa8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	7c1b      	ldrb	r3, [r3, #16]
 80105c0:	4618      	mov	r0, r3
 80105c2:	f000 f91f 	bl	8010804 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	7c5b      	ldrb	r3, [r3, #17]
 80105ca:	4618      	mov	r0, r3
 80105cc:	f000 f942 	bl	8010854 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	7c9b      	ldrb	r3, [r3, #18]
 80105d4:	4618      	mov	r0, r3
 80105d6:	f000 f929 	bl	801082c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	7cdb      	ldrb	r3, [r3, #19]
 80105de:	4618      	mov	r0, r3
 80105e0:	f000 f94c 	bl	801087c <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	799b      	ldrb	r3, [r3, #6]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d00a      	beq.n	8010602 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80105ec:	f000 fb10 	bl	8010c10 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80105f0:	bf00      	nop
 80105f2:	f000 fb35 	bl	8010c60 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80105f6:	4603      	mov	r3, r0
 80105f8:	f083 0301 	eor.w	r3, r3, #1
 80105fc:	b2db      	uxtb	r3, r3
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d1f7      	bne.n	80105f2 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	78db      	ldrb	r3, [r3, #3]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d109      	bne.n	801061e <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	799b      	ldrb	r3, [r3, #6]
 801060e:	f083 0301 	eor.w	r3, r3, #1
 8010612:	b2db      	uxtb	r3, r3
 8010614:	2b00      	cmp	r3, #0
 8010616:	d017      	beq.n	8010648 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8010618:	f000 fb46 	bl	8010ca8 <XMC_SCU_CLOCK_DisableSystemPll>
 801061c:	e014      	b.n	8010648 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 801061e:	f000 fb33 	bl	8010c88 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	8899      	ldrh	r1, [r3, #4]
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 801062e:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8010634:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 801063a:	9300      	str	r3, [sp, #0]
 801063c:	4608      	mov	r0, r1
 801063e:	4611      	mov	r1, r2
 8010640:	462a      	mov	r2, r5
 8010642:	4623      	mov	r3, r4
 8010644:	f000 fb40 	bl	8010cc8 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	68db      	ldr	r3, [r3, #12]
 801064c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010650:	d103      	bne.n	801065a <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8010652:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8010656:	f000 f83d 	bl	80106d4 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 801065a:	f7ff fe2f 	bl	80102bc <SystemCoreClockUpdate>
}
 801065e:	3708      	adds	r7, #8
 8010660:	46bd      	mov	sp, r7
 8010662:	bdb0      	pop	{r4, r5, r7, pc}

08010664 <XMC_SCU_RESET_AssertPeripheralReset>:
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
}

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8010664:	b480      	push	{r7}
 8010666:	b085      	sub	sp, #20
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	0f1b      	lsrs	r3, r3, #28
 8010670:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010678:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 801067a:	68fa      	ldr	r2, [r7, #12]
 801067c:	4613      	mov	r3, r2
 801067e:	005b      	lsls	r3, r3, #1
 8010680:	4413      	add	r3, r2
 8010682:	009b      	lsls	r3, r3, #2
 8010684:	461a      	mov	r2, r3
 8010686:	4b04      	ldr	r3, [pc, #16]	; (8010698 <XMC_SCU_RESET_AssertPeripheralReset+0x34>)
 8010688:	4413      	add	r3, r2
 801068a:	68ba      	ldr	r2, [r7, #8]
 801068c:	601a      	str	r2, [r3, #0]
}
 801068e:	3714      	adds	r7, #20
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr
 8010698:	50004410 	.word	0x50004410

0801069c <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 801069c:	b480      	push	{r7}
 801069e:	b085      	sub	sp, #20
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	0f1b      	lsrs	r3, r3, #28
 80106a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80106b0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80106b2:	68fa      	ldr	r2, [r7, #12]
 80106b4:	4613      	mov	r3, r2
 80106b6:	005b      	lsls	r3, r3, #1
 80106b8:	4413      	add	r3, r2
 80106ba:	009b      	lsls	r3, r3, #2
 80106bc:	461a      	mov	r2, r3
 80106be:	4b04      	ldr	r3, [pc, #16]	; (80106d0 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 80106c0:	4413      	add	r3, r2
 80106c2:	68ba      	ldr	r2, [r7, #8]
 80106c4:	601a      	str	r2, [r3, #0]
}
 80106c6:	3714      	adds	r7, #20
 80106c8:	46bd      	mov	sp, r7
 80106ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ce:	4770      	bx	lr
 80106d0:	50004414 	.word	0x50004414

080106d4 <XMC_SCU_CLOCK_SetSystemClockSource>:
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80106d4:	b480      	push	{r7}
 80106d6:	b083      	sub	sp, #12
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80106dc:	4906      	ldr	r1, [pc, #24]	; (80106f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80106de:	4b06      	ldr	r3, [pc, #24]	; (80106f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80106e0:	68db      	ldr	r3, [r3, #12]
 80106e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	4313      	orrs	r3, r2
 80106ea:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80106ec:	370c      	adds	r7, #12
 80106ee:	46bd      	mov	sp, r7
 80106f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f4:	4770      	bx	lr
 80106f6:	bf00      	nop
 80106f8:	50004600 	.word	0x50004600

080106fc <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 80106fc:	b480      	push	{r7}
 80106fe:	b083      	sub	sp, #12
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8010704:	4906      	ldr	r1, [pc, #24]	; (8010720 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8010706:	4b06      	ldr	r3, [pc, #24]	; (8010720 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8010708:	699b      	ldr	r3, [r3, #24]
 801070a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	4313      	orrs	r3, r2
 8010712:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8010714:	370c      	adds	r7, #12
 8010716:	46bd      	mov	sp, r7
 8010718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071c:	4770      	bx	lr
 801071e:	bf00      	nop
 8010720:	50004600 	.word	0x50004600

08010724 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8010724:	b480      	push	{r7}
 8010726:	b083      	sub	sp, #12
 8010728:	af00      	add	r7, sp, #0
 801072a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 801072c:	4906      	ldr	r1, [pc, #24]	; (8010748 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 801072e:	4b06      	ldr	r3, [pc, #24]	; (8010748 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8010730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010732:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	4313      	orrs	r3, r2
 801073a:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 801073c:	370c      	adds	r7, #12
 801073e:	46bd      	mov	sp, r7
 8010740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010744:	4770      	bx	lr
 8010746:	bf00      	nop
 8010748:	50004600 	.word	0x50004600

0801074c <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 801074c:	b480      	push	{r7}
 801074e:	b083      	sub	sp, #12
 8010750:	af00      	add	r7, sp, #0
 8010752:	4603      	mov	r3, r0
 8010754:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8010756:	88fb      	ldrh	r3, [r7, #6]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d108      	bne.n	801076e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 801075c:	4a0a      	ldr	r2, [pc, #40]	; (8010788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 801075e:	4b0a      	ldr	r3, [pc, #40]	; (8010788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8010760:	68db      	ldr	r3, [r3, #12]
 8010762:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010766:	f023 0301 	bic.w	r3, r3, #1
 801076a:	60d3      	str	r3, [r2, #12]
 801076c:	e007      	b.n	801077e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 801076e:	4a06      	ldr	r2, [pc, #24]	; (8010788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8010770:	4b05      	ldr	r3, [pc, #20]	; (8010788 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8010772:	68db      	ldr	r3, [r3, #12]
 8010774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010778:	f043 0301 	orr.w	r3, r3, #1
 801077c:	60d3      	str	r3, [r2, #12]
  }
}
 801077e:	370c      	adds	r7, #12
 8010780:	46bd      	mov	sp, r7
 8010782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010786:	4770      	bx	lr
 8010788:	50004710 	.word	0x50004710

0801078c <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 801078c:	b480      	push	{r7}
 801078e:	b083      	sub	sp, #12
 8010790:	af00      	add	r7, sp, #0
 8010792:	4603      	mov	r3, r0
 8010794:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8010796:	bf00      	nop
 8010798:	4b09      	ldr	r3, [pc, #36]	; (80107c0 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 801079a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801079e:	f003 0308 	and.w	r3, r3, #8
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d1f8      	bne.n	8010798 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80107a6:	4907      	ldr	r1, [pc, #28]	; (80107c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80107a8:	4b06      	ldr	r3, [pc, #24]	; (80107c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80107aa:	68db      	ldr	r3, [r3, #12]
 80107ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80107b0:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80107b2:	4313      	orrs	r3, r2
 80107b4:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80107b6:	370c      	adds	r7, #12
 80107b8:	46bd      	mov	sp, r7
 80107ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107be:	4770      	bx	lr
 80107c0:	50004000 	.word	0x50004000
 80107c4:	50004300 	.word	0x50004300

080107c8 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	4603      	mov	r3, r0
 80107d0:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80107d2:	bf00      	nop
 80107d4:	4b09      	ldr	r3, [pc, #36]	; (80107fc <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 80107d6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80107da:	f003 0308 	and.w	r3, r3, #8
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d1f8      	bne.n	80107d4 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80107e2:	4907      	ldr	r1, [pc, #28]	; (8010800 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80107e4:	4b06      	ldr	r3, [pc, #24]	; (8010800 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 80107ec:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80107ee:	4313      	orrs	r3, r2
 80107f0:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80107f2:	370c      	adds	r7, #12
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr
 80107fc:	50004000 	.word	0x50004000
 8010800:	50004300 	.word	0x50004300

08010804 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8010804:	b480      	push	{r7}
 8010806:	b083      	sub	sp, #12
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 801080c:	4906      	ldr	r1, [pc, #24]	; (8010828 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 801080e:	4b06      	ldr	r3, [pc, #24]	; (8010828 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8010810:	68db      	ldr	r3, [r3, #12]
 8010812:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 801081a:	4313      	orrs	r3, r2
 801081c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 801081e:	370c      	adds	r7, #12
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr
 8010828:	50004600 	.word	0x50004600

0801082c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 801082c:	b480      	push	{r7}
 801082e:	b083      	sub	sp, #12
 8010830:	af00      	add	r7, sp, #0
 8010832:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8010834:	4906      	ldr	r1, [pc, #24]	; (8010850 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8010836:	4b06      	ldr	r3, [pc, #24]	; (8010850 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8010838:	6a1b      	ldr	r3, [r3, #32]
 801083a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8010842:	4313      	orrs	r3, r2
 8010844:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8010846:	370c      	adds	r7, #12
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr
 8010850:	50004600 	.word	0x50004600

08010854 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8010854:	b480      	push	{r7}
 8010856:	b083      	sub	sp, #12
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 801085c:	4906      	ldr	r1, [pc, #24]	; (8010878 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 801085e:	4b06      	ldr	r3, [pc, #24]	; (8010878 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8010860:	691b      	ldr	r3, [r3, #16]
 8010862:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 801086a:	4313      	orrs	r3, r2
 801086c:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 801086e:	370c      	adds	r7, #12
 8010870:	46bd      	mov	sp, r7
 8010872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010876:	4770      	bx	lr
 8010878:	50004600 	.word	0x50004600

0801087c <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 801087c:	b480      	push	{r7}
 801087e:	b083      	sub	sp, #12
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8010884:	4906      	ldr	r1, [pc, #24]	; (80108a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8010886:	4b06      	ldr	r3, [pc, #24]	; (80108a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8010888:	695b      	ldr	r3, [r3, #20]
 801088a:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8010892:	4313      	orrs	r3, r2
 8010894:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8010896:	370c      	adds	r7, #12
 8010898:	46bd      	mov	sp, r7
 801089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089e:	4770      	bx	lr
 80108a0:	50004600 	.word	0x50004600

080108a4 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80108a4:	b480      	push	{r7}
 80108a6:	b083      	sub	sp, #12
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80108ac:	4906      	ldr	r1, [pc, #24]	; (80108c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80108ae:	4b06      	ldr	r3, [pc, #24]	; (80108c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80108b0:	699b      	ldr	r3, [r3, #24]
 80108b2:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80108ba:	4313      	orrs	r3, r2
 80108bc:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 80108be:	370c      	adds	r7, #12
 80108c0:	46bd      	mov	sp, r7
 80108c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c6:	4770      	bx	lr
 80108c8:	50004600 	.word	0x50004600

080108cc <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 80108cc:	b480      	push	{r7}
 80108ce:	b083      	sub	sp, #12
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80108d4:	4906      	ldr	r1, [pc, #24]	; (80108f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80108d6:	4b06      	ldr	r3, [pc, #24]	; (80108f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80108d8:	69db      	ldr	r3, [r3, #28]
 80108da:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80108e2:	4313      	orrs	r3, r2
 80108e4:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 80108e6:	370c      	adds	r7, #12
 80108e8:	46bd      	mov	sp, r7
 80108ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ee:	4770      	bx	lr
 80108f0:	50004600 	.word	0x50004600

080108f4 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80108f4:	b480      	push	{r7}
 80108f6:	b083      	sub	sp, #12
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80108fc:	4906      	ldr	r1, [pc, #24]	; (8010918 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80108fe:	4b06      	ldr	r3, [pc, #24]	; (8010918 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8010900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010902:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 801090a:	4313      	orrs	r3, r2
 801090c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 801090e:	370c      	adds	r7, #12
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr
 8010918:	50004600 	.word	0x50004600

0801091c <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 801091c:	b480      	push	{r7}
 801091e:	b083      	sub	sp, #12
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8010924:	4906      	ldr	r1, [pc, #24]	; (8010940 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8010926:	4b06      	ldr	r3, [pc, #24]	; (8010940 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8010928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801092a:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8010932:	4313      	orrs	r3, r2
 8010934:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 8010936:	370c      	adds	r7, #12
 8010938:	46bd      	mov	sp, r7
 801093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093e:	4770      	bx	lr
 8010940:	50004600 	.word	0x50004600

08010944 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8010944:	b480      	push	{r7}
 8010946:	b083      	sub	sp, #12
 8010948:	af00      	add	r7, sp, #0
 801094a:	4603      	mov	r3, r0
 801094c:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 801094e:	4a04      	ldr	r2, [pc, #16]	; (8010960 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8010950:	79fb      	ldrb	r3, [r7, #7]
 8010952:	6053      	str	r3, [r2, #4]
}
 8010954:	370c      	adds	r7, #12
 8010956:	46bd      	mov	sp, r7
 8010958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095c:	4770      	bx	lr
 801095e:	bf00      	nop
 8010960:	50004600 	.word	0x50004600

08010964 <XMC_SCU_CLOCK_GatePeripheralClock>:
}

#if defined(CLOCK_GATING_SUPPORTED)
/* API to gate a given module clock */
void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8010964:	b480      	push	{r7}
 8010966:	b085      	sub	sp, #20
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
  uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	0f1b      	lsrs	r3, r3, #28
 8010970:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010978:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 801097a:	68fa      	ldr	r2, [r7, #12]
 801097c:	4613      	mov	r3, r2
 801097e:	005b      	lsls	r3, r3, #1
 8010980:	4413      	add	r3, r2
 8010982:	009b      	lsls	r3, r3, #2
 8010984:	461a      	mov	r2, r3
 8010986:	4b04      	ldr	r3, [pc, #16]	; (8010998 <XMC_SCU_CLOCK_GatePeripheralClock+0x34>)
 8010988:	4413      	add	r3, r2
 801098a:	68ba      	ldr	r2, [r7, #8]
 801098c:	601a      	str	r2, [r3, #0]
}
 801098e:	3714      	adds	r7, #20
 8010990:	46bd      	mov	sp, r7
 8010992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010996:	4770      	bx	lr
 8010998:	50004644 	.word	0x50004644

0801099c <XMC_SCU_CLOCK_UngatePeripheralClock>:

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 801099c:	b480      	push	{r7}
 801099e:	b085      	sub	sp, #20
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	0f1b      	lsrs	r3, r3, #28
 80109a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80109b0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 80109b2:	68fa      	ldr	r2, [r7, #12]
 80109b4:	4613      	mov	r3, r2
 80109b6:	005b      	lsls	r3, r3, #1
 80109b8:	4413      	add	r3, r2
 80109ba:	009b      	lsls	r3, r3, #2
 80109bc:	461a      	mov	r2, r3
 80109be:	4b04      	ldr	r3, [pc, #16]	; (80109d0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 80109c0:	4413      	add	r3, r2
 80109c2:	68ba      	ldr	r2, [r7, #8]
 80109c4:	601a      	str	r2, [r3, #0]
}
 80109c6:	3714      	adds	r7, #20
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr
 80109d0:	50004648 	.word	0x50004648

080109d4 <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 80109d4:	b480      	push	{r7}
 80109d6:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 80109d8:	4a05      	ldr	r2, [pc, #20]	; (80109f0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80109da:	4b05      	ldr	r3, [pc, #20]	; (80109f0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80109dc:	695b      	ldr	r3, [r3, #20]
 80109de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80109e2:	f023 0302 	bic.w	r3, r3, #2
 80109e6:	6153      	str	r3, [r2, #20]
}
 80109e8:	46bd      	mov	sp, r7
 80109ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ee:	4770      	bx	lr
 80109f0:	50004710 	.word	0x50004710

080109f4 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 80109f4:	b480      	push	{r7}
 80109f6:	b083      	sub	sp, #12
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
 80109fc:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80109fe:	4a28      	ldr	r2, [pc, #160]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a00:	4b27      	ldr	r3, [pc, #156]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a02:	695b      	ldr	r3, [r3, #20]
 8010a04:	f043 0301 	orr.w	r3, r3, #1
 8010a08:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8010a0a:	bf00      	nop
 8010a0c:	4b24      	ldr	r3, [pc, #144]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a0e:	691b      	ldr	r3, [r3, #16]
 8010a10:	f003 0301 	and.w	r3, r3, #1
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d0f9      	beq.n	8010a0c <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8010a18:	4a21      	ldr	r2, [pc, #132]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a1a:	4b21      	ldr	r3, [pc, #132]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a1c:	695b      	ldr	r3, [r3, #20]
 8010a1e:	f043 0310 	orr.w	r3, r3, #16
 8010a22:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8010a24:	491e      	ldr	r1, [pc, #120]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a26:	683b      	ldr	r3, [r7, #0]
 8010a28:	3b01      	subs	r3, #1
 8010a2a:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	3b01      	subs	r3, #1
 8010a30:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8010a32:	4313      	orrs	r3, r2
 8010a34:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8010a36:	4a1a      	ldr	r2, [pc, #104]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a38:	4b19      	ldr	r3, [pc, #100]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a3a:	695b      	ldr	r3, [r3, #20]
 8010a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a40:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8010a42:	4a17      	ldr	r2, [pc, #92]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a44:	4b16      	ldr	r3, [pc, #88]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a46:	695b      	ldr	r3, [r3, #20]
 8010a48:	f023 0310 	bic.w	r3, r3, #16
 8010a4c:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8010a4e:	4a14      	ldr	r2, [pc, #80]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a50:	4b13      	ldr	r3, [pc, #76]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a52:	695b      	ldr	r3, [r3, #20]
 8010a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010a58:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8010a5a:	bf00      	nop
 8010a5c:	4b10      	ldr	r3, [pc, #64]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a5e:	691b      	ldr	r3, [r3, #16]
 8010a60:	f003 0304 	and.w	r3, r3, #4
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d0f9      	beq.n	8010a5c <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8010a68:	4a0d      	ldr	r2, [pc, #52]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a6a:	4b0d      	ldr	r3, [pc, #52]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a6c:	695b      	ldr	r3, [r3, #20]
 8010a6e:	f023 0301 	bic.w	r3, r3, #1
 8010a72:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8010a74:	bf00      	nop
 8010a76:	4b0a      	ldr	r3, [pc, #40]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a78:	691b      	ldr	r3, [r3, #16]
 8010a7a:	f003 0301 	and.w	r3, r3, #1
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d1f9      	bne.n	8010a76 <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8010a82:	4a07      	ldr	r2, [pc, #28]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a84:	4b06      	ldr	r3, [pc, #24]	; (8010aa0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8010a86:	695b      	ldr	r3, [r3, #20]
 8010a88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010a8c:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 8010a8e:	4b05      	ldr	r3, [pc, #20]	; (8010aa4 <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8010a90:	2208      	movs	r2, #8
 8010a92:	60da      	str	r2, [r3, #12]
}
 8010a94:	370c      	adds	r7, #12
 8010a96:	46bd      	mov	sp, r7
 8010a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9c:	4770      	bx	lr
 8010a9e:	bf00      	nop
 8010aa0:	50004710 	.word	0x50004710
 8010aa4:	50004160 	.word	0x50004160

08010aa8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b082      	sub	sp, #8
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	4603      	mov	r3, r0
 8010ab0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8010ab2:	4a0f      	ldr	r2, [pc, #60]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ab4:	4b0e      	ldr	r3, [pc, #56]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ab6:	685b      	ldr	r3, [r3, #4]
 8010ab8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010abc:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8010abe:	79fb      	ldrb	r3, [r7, #7]
 8010ac0:	2b01      	cmp	r3, #1
 8010ac2:	d10e      	bne.n	8010ae2 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8010ac4:	4a0a      	ldr	r2, [pc, #40]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ac6:	4b0a      	ldr	r3, [pc, #40]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ac8:	685b      	ldr	r3, [r3, #4]
 8010aca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010ace:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8010ad0:	2064      	movs	r0, #100	; 0x64
 8010ad2:	f7ff fd0f 	bl	80104f4 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8010ad6:	4a06      	ldr	r2, [pc, #24]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ad8:	4b05      	ldr	r3, [pc, #20]	; (8010af0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8010ada:	685b      	ldr	r3, [r3, #4]
 8010adc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010ae0:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8010ae2:	2064      	movs	r0, #100	; 0x64
 8010ae4:	f7ff fd06 	bl	80104f4 <XMC_SCU_lDelay>
}
 8010ae8:	3708      	adds	r7, #8
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	50004710 	.word	0x50004710

08010af4 <XMC_SCU_POWER_EnableUsb>:



/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
 8010af4:	b480      	push	{r7}
 8010af6:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8010af8:	4b03      	ldr	r3, [pc, #12]	; (8010b08 <XMC_SCU_POWER_EnableUsb+0x14>)
 8010afa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8010afe:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8010b00:	46bd      	mov	sp, r7
 8010b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b06:	4770      	bx	lr
 8010b08:	50004200 	.word	0x50004200

08010b0c <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
 8010b0c:	b480      	push	{r7}
 8010b0e:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8010b10:	4b03      	ldr	r3, [pc, #12]	; (8010b20 <XMC_SCU_POWER_DisableUsb+0x14>)
 8010b12:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8010b16:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif
}
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1e:	4770      	bx	lr
 8010b20:	50004200 	.word	0x50004200

08010b24 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8010b24:	b480      	push	{r7}
 8010b26:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8010b28:	4b12      	ldr	r3, [pc, #72]	; (8010b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	f003 0301 	and.w	r3, r3, #1
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d109      	bne.n	8010b48 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8010b34:	4b0f      	ldr	r3, [pc, #60]	; (8010b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8010b36:	2201      	movs	r2, #1
 8010b38:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8010b3a:	bf00      	nop
 8010b3c:	4b0d      	ldr	r3, [pc, #52]	; (8010b74 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	f003 0301 	and.w	r3, r3, #1
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d0f9      	beq.n	8010b3c <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8010b48:	4b0b      	ldr	r3, [pc, #44]	; (8010b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d00a      	beq.n	8010b6a <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8010b54:	4b08      	ldr	r3, [pc, #32]	; (8010b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8010b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010b5a:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8010b5c:	bf00      	nop
 8010b5e:	4b06      	ldr	r3, [pc, #24]	; (8010b78 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d1f9      	bne.n	8010b5e <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b70:	4770      	bx	lr
 8010b72:	bf00      	nop
 8010b74:	50004200 	.word	0x50004200
 8010b78:	50004400 	.word	0x50004400

08010b7c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8010b7c:	b480      	push	{r7}
 8010b7e:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8010b80:	4b06      	ldr	r3, [pc, #24]	; (8010b9c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	f003 0308 	and.w	r3, r3, #8
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	bf0c      	ite	eq
 8010b8c:	2301      	moveq	r3, #1
 8010b8e:	2300      	movne	r3, #0
 8010b90:	b2db      	uxtb	r3, r3
}
 8010b92:	4618      	mov	r0, r3
 8010b94:	46bd      	mov	sp, r7
 8010b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9a:	4770      	bx	lr
 8010b9c:	50004300 	.word	0x50004300

08010ba0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8010ba4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8010ba8:	f7ff fcd2 	bl	8010550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8010bac:	4a17      	ldr	r2, [pc, #92]	; (8010c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8010bae:	4b17      	ldr	r3, [pc, #92]	; (8010c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8010bb0:	69db      	ldr	r3, [r3, #28]
 8010bb2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8010bb6:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8010bb8:	bf00      	nop
 8010bba:	f7ff fcbd 	bl	8010538 <XMC_SCU_INTERUPT_GetEventStatus>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d0f8      	beq.n	8010bba <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8010bc8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8010bcc:	f7ff fcc0 	bl	8010550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8010bd0:	4b0e      	ldr	r3, [pc, #56]	; (8010c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8010bd2:	2208      	movs	r2, #8
 8010bd4:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8010bd6:	bf00      	nop
 8010bd8:	f7ff fcae 	bl	8010538 <XMC_SCU_INTERUPT_GetEventStatus>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d0f8      	beq.n	8010bd8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8010be6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8010bea:	f7ff fcb1 	bl	8010550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8010bee:	4a07      	ldr	r2, [pc, #28]	; (8010c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8010bf0:	4b06      	ldr	r3, [pc, #24]	; (8010c0c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8010bf2:	68db      	ldr	r3, [r3, #12]
 8010bf4:	f043 0308 	orr.w	r3, r3, #8
 8010bf8:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8010bfa:	bf00      	nop
 8010bfc:	f7ff fc9c 	bl	8010538 <XMC_SCU_INTERUPT_GetEventStatus>
 8010c00:	4603      	mov	r3, r0
 8010c02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d0f8      	beq.n	8010bfc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8010c0a:	bd80      	pop	{r7, pc}
 8010c0c:	50004300 	.word	0x50004300

08010c10 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8010c10:	b5b0      	push	{r4, r5, r7, lr}
 8010c12:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8010c14:	4a0f      	ldr	r2, [pc, #60]	; (8010c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8010c16:	4b0f      	ldr	r3, [pc, #60]	; (8010c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8010c18:	685b      	ldr	r3, [r3, #4]
 8010c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010c1e:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8010c20:	4d0d      	ldr	r5, [pc, #52]	; (8010c58 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8010c22:	4b0d      	ldr	r3, [pc, #52]	; (8010c58 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8010c24:	685b      	ldr	r3, [r3, #4]
 8010c26:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8010c2a:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8010c2e:	f003 fe71 	bl	8014914 <OSCHP_GetFrequency>
 8010c32:	4602      	mov	r2, r0
 8010c34:	4b09      	ldr	r3, [pc, #36]	; (8010c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8010c36:	fba3 2302 	umull	r2, r3, r3, r2
 8010c3a:	0d1b      	lsrs	r3, r3, #20
 8010c3c:	3b01      	subs	r3, #1
 8010c3e:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8010c40:	4323      	orrs	r3, r4
 8010c42:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8010c44:	4a03      	ldr	r2, [pc, #12]	; (8010c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8010c46:	4b03      	ldr	r3, [pc, #12]	; (8010c54 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8010c48:	685b      	ldr	r3, [r3, #4]
 8010c4a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010c4e:	6053      	str	r3, [r2, #4]
}
 8010c50:	bdb0      	pop	{r4, r5, r7, pc}
 8010c52:	bf00      	nop
 8010c54:	50004710 	.word	0x50004710
 8010c58:	50004700 	.word	0x50004700
 8010c5c:	6b5fca6b 	.word	0x6b5fca6b

08010c60 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8010c60:	b480      	push	{r7}
 8010c62:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8010c64:	4b07      	ldr	r3, [pc, #28]	; (8010c84 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8010c6c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8010c70:	bf0c      	ite	eq
 8010c72:	2301      	moveq	r3, #1
 8010c74:	2300      	movne	r3, #0
 8010c76:	b2db      	uxtb	r3, r3
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c80:	4770      	bx	lr
 8010c82:	bf00      	nop
 8010c84:	50004710 	.word	0x50004710

08010c88 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8010c88:	b480      	push	{r7}
 8010c8a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8010c8c:	4a05      	ldr	r2, [pc, #20]	; (8010ca4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8010c8e:	4b05      	ldr	r3, [pc, #20]	; (8010ca4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8010c90:	685b      	ldr	r3, [r3, #4]
 8010c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010c96:	f023 0302 	bic.w	r3, r3, #2
 8010c9a:	6053      	str	r3, [r2, #4]
}
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca2:	4770      	bx	lr
 8010ca4:	50004710 	.word	0x50004710

08010ca8 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8010ca8:	b480      	push	{r7}
 8010caa:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8010cac:	4a05      	ldr	r2, [pc, #20]	; (8010cc4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8010cae:	4b05      	ldr	r3, [pc, #20]	; (8010cc4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8010cb0:	685b      	ldr	r3, [r3, #4]
 8010cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010cb6:	f043 0302 	orr.w	r3, r3, #2
 8010cba:	6053      	str	r3, [r2, #4]
}
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr
 8010cc4:	50004710 	.word	0x50004710

08010cc8 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b086      	sub	sp, #24
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	60ba      	str	r2, [r7, #8]
 8010cd0:	607b      	str	r3, [r7, #4]
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	81fb      	strh	r3, [r7, #14]
 8010cd6:	460b      	mov	r3, r1
 8010cd8:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8010cda:	89fb      	ldrh	r3, [r7, #14]
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f7ff fd35 	bl	801074c <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8010ce2:	7b7b      	ldrb	r3, [r7, #13]
 8010ce4:	2b01      	cmp	r3, #1
 8010ce6:	f040 808b 	bne.w	8010e00 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8010cea:	89fb      	ldrh	r3, [r7, #14]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d109      	bne.n	8010d04 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8010cf0:	f003 fe10 	bl	8014914 <OSCHP_GetFrequency>
 8010cf4:	4602      	mov	r2, r0
 8010cf6:	4b54      	ldr	r3, [pc, #336]	; (8010e48 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8010cf8:	fba3 2302 	umull	r2, r3, r3, r2
 8010cfc:	0c9b      	lsrs	r3, r3, #18
 8010cfe:	059b      	lsls	r3, r3, #22
 8010d00:	617b      	str	r3, [r7, #20]
 8010d02:	e002      	b.n	8010d0a <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8010d04:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8010d08:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	fb02 f203 	mul.w	r2, r2, r3
 8010d12:	68bb      	ldr	r3, [r7, #8]
 8010d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d18:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8010d1a:	697b      	ldr	r3, [r7, #20]
 8010d1c:	4a4b      	ldr	r2, [pc, #300]	; (8010e4c <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8010d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8010d22:	091b      	lsrs	r3, r3, #4
 8010d24:	0d9b      	lsrs	r3, r3, #22
 8010d26:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8010d28:	4a49      	ldr	r2, [pc, #292]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d2a:	4b49      	ldr	r3, [pc, #292]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d2c:	685b      	ldr	r3, [r3, #4]
 8010d2e:	f043 0301 	orr.w	r3, r3, #1
 8010d32:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8010d34:	bf00      	nop
 8010d36:	4b46      	ldr	r3, [pc, #280]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	f003 0301 	and.w	r3, r3, #1
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d0f9      	beq.n	8010d36 <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8010d42:	4a43      	ldr	r2, [pc, #268]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d44:	4b42      	ldr	r3, [pc, #264]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d46:	685b      	ldr	r3, [r3, #4]
 8010d48:	f043 0310 	orr.w	r3, r3, #16
 8010d4c:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8010d4e:	4940      	ldr	r1, [pc, #256]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d50:	4b3f      	ldr	r3, [pc, #252]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d52:	689a      	ldr	r2, [r3, #8]
 8010d54:	4b3f      	ldr	r3, [pc, #252]	; (8010e54 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8010d56:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8010d58:	687a      	ldr	r2, [r7, #4]
 8010d5a:	3a01      	subs	r2, #1
 8010d5c:	0212      	lsls	r2, r2, #8
 8010d5e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8010d60:	693b      	ldr	r3, [r7, #16]
 8010d62:	3b01      	subs	r3, #1
 8010d64:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8010d66:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	3b01      	subs	r3, #1
 8010d6c:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8010d6e:	4313      	orrs	r3, r2
 8010d70:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8010d72:	4a37      	ldr	r2, [pc, #220]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d74:	4b36      	ldr	r3, [pc, #216]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d76:	685b      	ldr	r3, [r3, #4]
 8010d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d7c:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8010d7e:	4a34      	ldr	r2, [pc, #208]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d80:	4b33      	ldr	r3, [pc, #204]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d82:	685b      	ldr	r3, [r3, #4]
 8010d84:	f023 0310 	bic.w	r3, r3, #16
 8010d88:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8010d8a:	4a31      	ldr	r2, [pc, #196]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d8c:	4b30      	ldr	r3, [pc, #192]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d8e:	685b      	ldr	r3, [r3, #4]
 8010d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010d94:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8010d96:	bf00      	nop
 8010d98:	4b2d      	ldr	r3, [pc, #180]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	f003 0304 	and.w	r3, r3, #4
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d0f9      	beq.n	8010d98 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8010da4:	4a2a      	ldr	r2, [pc, #168]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010da6:	4b2a      	ldr	r3, [pc, #168]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010da8:	685b      	ldr	r3, [r3, #4]
 8010daa:	f023 0301 	bic.w	r3, r3, #1
 8010dae:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8010db0:	bf00      	nop
 8010db2:	4b27      	ldr	r3, [pc, #156]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f003 0301 	and.w	r3, r3, #1
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d1f9      	bne.n	8010db2 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8010dbe:	697b      	ldr	r3, [r7, #20]
 8010dc0:	4a25      	ldr	r2, [pc, #148]	; (8010e58 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8010dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8010dc6:	095b      	lsrs	r3, r3, #5
 8010dc8:	0d9b      	lsrs	r3, r3, #22
 8010dca:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8010dcc:	6a3a      	ldr	r2, [r7, #32]
 8010dce:	693b      	ldr	r3, [r7, #16]
 8010dd0:	429a      	cmp	r2, r3
 8010dd2:	d202      	bcs.n	8010dda <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8010dd4:	6938      	ldr	r0, [r7, #16]
 8010dd6:	f000 f845 	bl	8010e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8010dda:	697b      	ldr	r3, [r7, #20]
 8010ddc:	085b      	lsrs	r3, r3, #1
 8010dde:	4a1f      	ldr	r2, [pc, #124]	; (8010e5c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8010de0:	fba2 2303 	umull	r2, r3, r2, r3
 8010de4:	095b      	lsrs	r3, r3, #5
 8010de6:	0d9b      	lsrs	r3, r3, #22
 8010de8:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8010dea:	6a3a      	ldr	r2, [r7, #32]
 8010dec:	693b      	ldr	r3, [r7, #16]
 8010dee:	429a      	cmp	r2, r3
 8010df0:	d202      	bcs.n	8010df8 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8010df2:	6938      	ldr	r0, [r7, #16]
 8010df4:	f000 f836 	bl	8010e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8010df8:	6a38      	ldr	r0, [r7, #32]
 8010dfa:	f000 f833 	bl	8010e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8010dfe:	e01c      	b.n	8010e3a <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8010e00:	4913      	ldr	r1, [pc, #76]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e02:	4b13      	ldr	r3, [pc, #76]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e04:	689b      	ldr	r3, [r3, #8]
 8010e06:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8010e0a:	6a3b      	ldr	r3, [r7, #32]
 8010e0c:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8010e0e:	4313      	orrs	r3, r2
 8010e10:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8010e12:	bf00      	nop
 8010e14:	4b0e      	ldr	r3, [pc, #56]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	f003 0310 	and.w	r3, r3, #16
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d0f9      	beq.n	8010e14 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8010e20:	4a0b      	ldr	r2, [pc, #44]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e22:	4b0b      	ldr	r3, [pc, #44]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e24:	685b      	ldr	r3, [r3, #4]
 8010e26:	f043 0301 	orr.w	r3, r3, #1
 8010e2a:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8010e2c:	bf00      	nop
 8010e2e:	4b08      	ldr	r3, [pc, #32]	; (8010e50 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	f003 0301 	and.w	r3, r3, #1
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d0f9      	beq.n	8010e2e <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8010e3a:	4b09      	ldr	r3, [pc, #36]	; (8010e60 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8010e3c:	2205      	movs	r2, #5
 8010e3e:	60da      	str	r2, [r3, #12]
}
 8010e40:	3718      	adds	r7, #24
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
 8010e46:	bf00      	nop
 8010e48:	431bde83 	.word	0x431bde83
 8010e4c:	aaaaaaab 	.word	0xaaaaaaab
 8010e50:	50004710 	.word	0x50004710
 8010e54:	f08080ff 	.word	0xf08080ff
 8010e58:	88888889 	.word	0x88888889
 8010e5c:	b60b60b7 	.word	0xb60b60b7
 8010e60:	50004160 	.word	0x50004160

08010e64 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b082      	sub	sp, #8
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8010e6c:	490b      	ldr	r1, [pc, #44]	; (8010e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8010e6e:	4b0b      	ldr	r3, [pc, #44]	; (8010e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8010e70:	689b      	ldr	r3, [r3, #8]
 8010e72:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	3b01      	subs	r3, #1
 8010e7a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8010e7c:	4313      	orrs	r3, r2
 8010e7e:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8010e80:	bf00      	nop
 8010e82:	4b06      	ldr	r3, [pc, #24]	; (8010e9c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	f003 0320 	and.w	r3, r3, #32
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d0f9      	beq.n	8010e82 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8010e8e:	2032      	movs	r0, #50	; 0x32
 8010e90:	f7ff fb30 	bl	80104f4 <XMC_SCU_lDelay>
}
 8010e94:	3708      	adds	r7, #8
 8010e96:	46bd      	mov	sp, r7
 8010e98:	bd80      	pop	{r7, pc}
 8010e9a:	bf00      	nop
 8010e9c:	50004710 	.word	0x50004710

08010ea0 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8010ea0:	b480      	push	{r7}
 8010ea2:	b083      	sub	sp, #12
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
 8010ea8:	460b      	mov	r3, r1
 8010eaa:	70fb      	strb	r3, [r7, #3]
 8010eac:	4613      	mov	r3, r2
 8010eae:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8010eb4:	78fb      	ldrb	r3, [r7, #3]
 8010eb6:	005b      	lsls	r3, r3, #1
 8010eb8:	4619      	mov	r1, r3
 8010eba:	2303      	movs	r3, #3
 8010ebc:	408b      	lsls	r3, r1
 8010ebe:	43db      	mvns	r3, r3
 8010ec0:	401a      	ands	r2, r3
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8010eca:	78bb      	ldrb	r3, [r7, #2]
 8010ecc:	78f9      	ldrb	r1, [r7, #3]
 8010ece:	0049      	lsls	r1, r1, #1
 8010ed0:	408b      	lsls	r3, r1
 8010ed2:	431a      	orrs	r2, r3
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	675a      	str	r2, [r3, #116]	; 0x74
}
 8010ed8:	370c      	adds	r7, #12
 8010eda:	46bd      	mov	sp, r7
 8010edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee0:	4770      	bx	lr
 8010ee2:	bf00      	nop

08010ee4 <XMC_USBD_lDeviceActive>:
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned,
 * else 0 is returned.
 * @return 1 if an endpoint is active else 0
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj)
{
 8010ee4:	b480      	push	{r7}
 8010ee6:	b085      	sub	sp, #20
 8010ee8:	af00      	add	r7, sp, #0
 8010eea:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t result = 0U;
 8010eec:	2300      	movs	r3, #0
 8010eee:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	73fb      	strb	r3, [r7, #15]
 8010ef4:	e01e      	b.n	8010f34 <XMC_USBD_lDeviceActive+0x50>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 8010ef6:	7bfb      	ldrb	r3, [r7, #15]
 8010ef8:	4a14      	ldr	r2, [pc, #80]	; (8010f4c <XMC_USBD_lDeviceActive+0x68>)
 8010efa:	2134      	movs	r1, #52	; 0x34
 8010efc:	fb01 f303 	mul.w	r3, r1, r3
 8010f00:	4413      	add	r3, r2
 8010f02:	685b      	ldr	r3, [r3, #4]
 8010f04:	08db      	lsrs	r3, r3, #3
 8010f06:	f003 0301 	and.w	r3, r3, #1
 8010f0a:	b2db      	uxtb	r3, r3
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d10c      	bne.n	8010f2a <XMC_USBD_lDeviceActive+0x46>
 8010f10:	7bfb      	ldrb	r3, [r7, #15]
 8010f12:	4a0e      	ldr	r2, [pc, #56]	; (8010f4c <XMC_USBD_lDeviceActive+0x68>)
 8010f14:	2134      	movs	r1, #52	; 0x34
 8010f16:	fb01 f303 	mul.w	r3, r1, r3
 8010f1a:	4413      	add	r3, r2
 8010f1c:	685b      	ldr	r3, [r3, #4]
 8010f1e:	091b      	lsrs	r3, r3, #4
 8010f20:	f003 0301 	and.w	r3, r3, #1
 8010f24:	b2db      	uxtb	r3, r3
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d001      	beq.n	8010f2e <XMC_USBD_lDeviceActive+0x4a>
    {
      result = 1U;
 8010f2a:	2301      	movs	r3, #1
 8010f2c:	73bb      	strb	r3, [r7, #14]
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj)
{
  uint8_t i;
  uint8_t result = 0U;
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8010f2e:	7bfb      	ldrb	r3, [r7, #15]
 8010f30:	3301      	adds	r3, #1
 8010f32:	73fb      	strb	r3, [r7, #15]
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	7b1b      	ldrb	r3, [r3, #12]
 8010f38:	7bfa      	ldrb	r2, [r7, #15]
 8010f3a:	429a      	cmp	r2, r3
 8010f3c:	d3db      	bcc.n	8010ef6 <XMC_USBD_lDeviceActive+0x12>
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
    {
      result = 1U;
    }
  }
  return result;
 8010f3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f40:	4618      	mov	r0, r3
 8010f42:	3714      	adds	r7, #20
 8010f44:	46bd      	mov	sp, r7
 8010f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4a:	4770      	bx	lr
 8010f4c:	1ffe88bc 	.word	0x1ffe88bc

08010f50 <XMC_USBD_lReadFifo>:
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
static void XMC_USBD_lReadFifo(const uint32_t ep_num, const uint32_t byte_count)
{
 8010f50:	b480      	push	{r7}
 8010f52:	b08b      	sub	sp, #44	; 0x2c
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	6078      	str	r0, [r7, #4]
 8010f58:	6039      	str	r1, [r7, #0]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	2234      	movs	r2, #52	; 0x34
 8010f5e:	fb02 f303 	mul.w	r3, r2, r3
 8010f62:	4a34      	ldr	r2, [pc, #208]	; (8011034 <XMC_USBD_lReadFifo+0xe4>)
 8010f64:	4413      	add	r3, r2
 8010f66:	623b      	str	r3, [r7, #32]
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8010f68:	4b32      	ldr	r3, [pc, #200]	; (8011034 <XMC_USBD_lReadFifo+0xe4>)
 8010f6a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8010f6e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8010f70:	4a30      	ldr	r2, [pc, #192]	; (8011034 <XMC_USBD_lReadFifo+0xe4>)
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	3370      	adds	r3, #112	; 0x70
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	4413      	add	r3, r2
 8010f7a:	685b      	ldr	r3, [r3, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	60fb      	str	r3, [r7, #12]
  word_count = (byte_count >> 2U );
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	089b      	lsrs	r3, r3, #2
 8010f84:	61bb      	str	r3, [r7, #24]
  temp_word_count = (word_count << 2U);
 8010f86:	69bb      	ldr	r3, [r7, #24]
 8010f88:	009b      	lsls	r3, r3, #2
 8010f8a:	617b      	str	r3, [r7, #20]
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 8010f8c:	7b7b      	ldrb	r3, [r7, #13]
 8010f8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010f92:	b2db      	uxtb	r3, r3
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d048      	beq.n	801102a <XMC_USBD_lReadFifo+0xda>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 8010f98:	6a3b      	ldr	r3, [r7, #32]
 8010f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d044      	beq.n	801102a <XMC_USBD_lReadFifo+0xda>
    /*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U; i < word_count; i++)
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8010fa4:	e00a      	b.n	8010fbc <XMC_USBD_lReadFifo+0x6c>
    {
      *(((uint32_t *)ep->xferBuffer) + i) = *fifo;
 8010fa6:	6a3b      	ldr	r3, [r7, #32]
 8010fa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fac:	009b      	lsls	r3, r3, #2
 8010fae:	4413      	add	r3, r2
 8010fb0:	69fa      	ldr	r2, [r7, #28]
 8010fb2:	6812      	ldr	r2, [r2, #0]
 8010fb4:	601a      	str	r2, [r3, #0]
    /*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U; i < word_count; i++)
 8010fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fb8:	3301      	adds	r3, #1
 8010fba:	627b      	str	r3, [r7, #36]	; 0x24
 8010fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010fbe:	69bb      	ldr	r3, [r7, #24]
 8010fc0:	429a      	cmp	r2, r3
 8010fc2:	d3f0      	bcc.n	8010fa6 <XMC_USBD_lReadFifo+0x56>
    {
      *(((uint32_t *)ep->xferBuffer) + i) = *fifo;
    }
    /* space is not devidable by 4 */
    if (byte_count != temp_word_count)
 8010fc4:	683a      	ldr	r2, [r7, #0]
 8010fc6:	697b      	ldr	r3, [r7, #20]
 8010fc8:	429a      	cmp	r2, r3
 8010fca:	d022      	beq.n	8011012 <XMC_USBD_lReadFifo+0xc2>
    {
      temp_data = *fifo;
 8010fcc:	69fb      	ldr	r3, [r7, #28]
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	613b      	str	r3, [r7, #16]
      for (i = 0U; (temp_word_count + i) < byte_count; i++)
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8010fd6:	e016      	b.n	8011006 <XMC_USBD_lReadFifo+0xb6>
      {
        ep->xferBuffer[(word_count << 2) + i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8010fd8:	6a3b      	ldr	r3, [r7, #32]
 8010fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010fdc:	69bb      	ldr	r3, [r7, #24]
 8010fde:	0099      	lsls	r1, r3, #2
 8010fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fe2:	440b      	add	r3, r1
 8010fe4:	4413      	add	r3, r2
 8010fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010fe8:	00d2      	lsls	r2, r2, #3
 8010fea:	4611      	mov	r1, r2
 8010fec:	22ff      	movs	r2, #255	; 0xff
 8010fee:	fa02 f101 	lsl.w	r1, r2, r1
 8010ff2:	693a      	ldr	r2, [r7, #16]
 8010ff4:	400a      	ands	r2, r1
 8010ff6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010ff8:	00c9      	lsls	r1, r1, #3
 8010ffa:	40ca      	lsrs	r2, r1
 8010ffc:	b2d2      	uxtb	r2, r2
 8010ffe:	701a      	strb	r2, [r3, #0]
    }
    /* space is not devidable by 4 */
    if (byte_count != temp_word_count)
    {
      temp_data = *fifo;
      for (i = 0U; (temp_word_count + i) < byte_count; i++)
 8011000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011002:	3301      	adds	r3, #1
 8011004:	627b      	str	r3, [r7, #36]	; 0x24
 8011006:	697a      	ldr	r2, [r7, #20]
 8011008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801100a:	441a      	add	r2, r3
 801100c:	683b      	ldr	r3, [r7, #0]
 801100e:	429a      	cmp	r2, r3
 8011010:	d3e2      	bcc.n	8010fd8 <XMC_USBD_lReadFifo+0x88>
        ep->xferBuffer[(word_count << 2) + i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8011012:	6a3b      	ldr	r3, [r7, #32]
 8011014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	441a      	add	r2, r3
 801101a:	6a3b      	ldr	r3, [r7, #32]
 801101c:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 801101e:	6a3b      	ldr	r3, [r7, #32]
 8011020:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	441a      	add	r2, r3
 8011026:	6a3b      	ldr	r3, [r7, #32]
 8011028:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 801102a:	372c      	adds	r7, #44	; 0x2c
 801102c:	46bd      	mov	sp, r7
 801102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011032:	4770      	bx	lr
 8011034:	1ffe88bc 	.word	0x1ffe88bc

08011038 <XMC_USBD_lWriteFifo>:
 *
 * @arg[in] ep the endpoint to use
 * @return the number of bytes written to the fifo
 */
static uint32_t XMC_USBD_lWriteFifo(XMC_USBD_EP_t *const ep)
{
 8011038:	b480      	push	{r7}
 801103a:	b089      	sub	sp, #36	; 0x24
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	781b      	ldrb	r3, [r3, #0]
 8011044:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011048:	b2db      	uxtb	r3, r3
 801104a:	4a23      	ldr	r2, [pc, #140]	; (80110d8 <XMC_USBD_lWriteFifo+0xa0>)
 801104c:	3378      	adds	r3, #120	; 0x78
 801104e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011052:	60fb      	str	r3, [r7, #12]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801105c:	b2db      	uxtb	r3, r3
 801105e:	4a1e      	ldr	r2, [pc, #120]	; (80110d8 <XMC_USBD_lWriteFifo+0xa0>)
 8011060:	336a      	adds	r3, #106	; 0x6a
 8011062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011066:	699b      	ldr	r3, [r3, #24]
 8011068:	60bb      	str	r3, [r7, #8]
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011072:	1ad3      	subs	r3, r2, r3
 8011074:	61fb      	str	r3, [r7, #28]
  if (!byte_count)
 8011076:	69fb      	ldr	r3, [r7, #28]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d102      	bne.n	8011082 <XMC_USBD_lWriteFifo+0x4a>
  {
    result = 0U;
 801107c:	2300      	movs	r3, #0
 801107e:	617b      	str	r3, [r7, #20]
 8011080:	e023      	b.n	80110ca <XMC_USBD_lWriteFifo+0x92>
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	3303      	adds	r3, #3
 8011086:	089b      	lsrs	r3, r3, #2
 8011088:	61bb      	str	r3, [r7, #24]
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 801108a:	893b      	ldrh	r3, [r7, #8]
 801108c:	461a      	mov	r2, r3
 801108e:	69bb      	ldr	r3, [r7, #24]
 8011090:	429a      	cmp	r2, r3
 8011092:	d204      	bcs.n	801109e <XMC_USBD_lWriteFifo+0x66>
    {
      word_count = (uint32_t)freeSpace.b.txfspcavail;
 8011094:	893b      	ldrh	r3, [r7, #8]
 8011096:	61bb      	str	r3, [r7, #24]
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 8011098:	69bb      	ldr	r3, [r7, #24]
 801109a:	009b      	lsls	r3, r3, #2
 801109c:	61fb      	str	r3, [r7, #28]
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count; ep->xferBuffer += 4U)
 801109e:	2300      	movs	r3, #0
 80110a0:	613b      	str	r3, [r7, #16]
 80110a2:	e00c      	b.n	80110be <XMC_USBD_lWriteFifo+0x86>
    {
      *fifo = *(uint32_t *)ep->xferBuffer;
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110a8:	681a      	ldr	r2, [r3, #0]
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	601a      	str	r2, [r3, #0]
      i++;
 80110ae:	693b      	ldr	r3, [r7, #16]
 80110b0:	3301      	adds	r3, #1
 80110b2:	613b      	str	r3, [r7, #16]
      word_count = (uint32_t)freeSpace.b.txfspcavail;
      byte_count = (uint32_t)word_count << (uint32_t)2U;
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count; ep->xferBuffer += 4U)
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110b8:	1d1a      	adds	r2, r3, #4
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	625a      	str	r2, [r3, #36]	; 0x24
 80110be:	693a      	ldr	r2, [r7, #16]
 80110c0:	69bb      	ldr	r3, [r7, #24]
 80110c2:	429a      	cmp	r2, r3
 80110c4:	d3ee      	bcc.n	80110a4 <XMC_USBD_lWriteFifo+0x6c>
    {
      *fifo = *(uint32_t *)ep->xferBuffer;
      i++;
    }
    result = byte_count;
 80110c6:	69fb      	ldr	r3, [r7, #28]
 80110c8:	617b      	str	r3, [r7, #20]
  }
  return result;
 80110ca:	697b      	ldr	r3, [r7, #20]
}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3724      	adds	r7, #36	; 0x24
 80110d0:	46bd      	mov	sp, r7
 80110d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d6:	4770      	bx	lr
 80110d8:	1ffe88bc 	.word	0x1ffe88bc

080110dc <XMC_USBD_lFlushTXFifo>:
 * @param[in] fifo_num Fifo number to flush
 *
 * @note Use 0x10 as parameter to flush all tx fifos.
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num)
{
 80110dc:	b480      	push	{r7}
 80110de:	b085      	sub	sp, #20
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	4603      	mov	r3, r0
 80110e4:	71fb      	strb	r3, [r7, #7]
  volatile grstctl_t data;
  uint32_t count;
  data.d32 = 0U;
 80110e6:	2300      	movs	r3, #0
 80110e8:	60bb      	str	r3, [r7, #8]
  /*flush fifo */
  data.b.txfflsh = 1U;
 80110ea:	68bb      	ldr	r3, [r7, #8]
 80110ec:	f043 0320 	orr.w	r3, r3, #32
 80110f0:	60bb      	str	r3, [r7, #8]
  data.b.txfnum = fifo_num;
 80110f2:	79fb      	ldrb	r3, [r7, #7]
 80110f4:	f003 031f 	and.w	r3, r3, #31
 80110f8:	b2db      	uxtb	r3, r3
 80110fa:	f003 031f 	and.w	r3, r3, #31
 80110fe:	019b      	lsls	r3, r3, #6
 8011100:	68ba      	ldr	r2, [r7, #8]
 8011102:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8011106:	4313      	orrs	r3, r2
 8011108:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->grstctl = data.d32;
 801110a:	4b14      	ldr	r3, [pc, #80]	; (801115c <XMC_USBD_lFlushTXFifo+0x80>)
 801110c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011110:	68ba      	ldr	r2, [r7, #8]
 8011112:	611a      	str	r2, [r3, #16]
  for (count = 0U; count < 1000U; count++) {}
 8011114:	2300      	movs	r3, #0
 8011116:	60fb      	str	r3, [r7, #12]
 8011118:	e002      	b.n	8011120 <XMC_USBD_lFlushTXFifo+0x44>
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	3301      	adds	r3, #1
 801111e:	60fb      	str	r3, [r7, #12]
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011126:	d3f8      	bcc.n	801111a <XMC_USBD_lFlushTXFifo+0x3e>
  do
  {
    data.d32 = xmc_device.global_register->grstctl;
 8011128:	4b0c      	ldr	r3, [pc, #48]	; (801115c <XMC_USBD_lFlushTXFifo+0x80>)
 801112a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 801112e:	691b      	ldr	r3, [r3, #16]
 8011130:	60bb      	str	r3, [r7, #8]
  }
  while (data.b.txfflsh);
 8011132:	68bb      	ldr	r3, [r7, #8]
 8011134:	095b      	lsrs	r3, r3, #5
 8011136:	f003 0301 	and.w	r3, r3, #1
 801113a:	b2db      	uxtb	r3, r3
 801113c:	2b00      	cmp	r3, #0
 801113e:	d1f3      	bne.n	8011128 <XMC_USBD_lFlushTXFifo+0x4c>
  count = 0U;
 8011140:	2300      	movs	r3, #0
 8011142:	60fb      	str	r3, [r7, #12]
  while (count++ < 1000U)
 8011144:	bf00      	nop
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	1c5a      	adds	r2, r3, #1
 801114a:	60fa      	str	r2, [r7, #12]
 801114c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011150:	d3f9      	bcc.n	8011146 <XMC_USBD_lFlushTXFifo+0x6a>
  {
    /* wait 3 phy clocks */
  }
}
 8011152:	3714      	adds	r7, #20
 8011154:	46bd      	mov	sp, r7
 8011156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115a:	4770      	bx	lr
 801115c:	1ffe88bc 	.word	0x1ffe88bc

08011160 <XMC_USBD_lFlushRXFifo>:

/**
 * @brief Flush the rx fifo
 */
static void XMC_USBD_lFlushRXFifo(void)
{
 8011160:	b480      	push	{r7}
 8011162:	b083      	sub	sp, #12
 8011164:	af00      	add	r7, sp, #0
  volatile grstctl_t data;
  uint32_t count;

  data.d32 = 0U;
 8011166:	2300      	movs	r3, #0
 8011168:	603b      	str	r3, [r7, #0]
  data.b.rxfflsh = 1U;
 801116a:	683b      	ldr	r3, [r7, #0]
 801116c:	f043 0310 	orr.w	r3, r3, #16
 8011170:	603b      	str	r3, [r7, #0]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 8011172:	4b14      	ldr	r3, [pc, #80]	; (80111c4 <XMC_USBD_lFlushRXFifo+0x64>)
 8011174:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011178:	683a      	ldr	r2, [r7, #0]
 801117a:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++) {}
 801117c:	2300      	movs	r3, #0
 801117e:	607b      	str	r3, [r7, #4]
 8011180:	e002      	b.n	8011188 <XMC_USBD_lFlushRXFifo+0x28>
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	3301      	adds	r3, #1
 8011186:	607b      	str	r3, [r7, #4]
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801118e:	d3f8      	bcc.n	8011182 <XMC_USBD_lFlushRXFifo+0x22>
    data.d32 = xmc_device.global_register->grstctl;
 8011190:	4b0c      	ldr	r3, [pc, #48]	; (80111c4 <XMC_USBD_lFlushRXFifo+0x64>)
 8011192:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011196:	691b      	ldr	r3, [r3, #16]
 8011198:	603b      	str	r3, [r7, #0]
  }
  while (data.b.rxfflsh);
 801119a:	683b      	ldr	r3, [r7, #0]
 801119c:	091b      	lsrs	r3, r3, #4
 801119e:	f003 0301 	and.w	r3, r3, #1
 80111a2:	b2db      	uxtb	r3, r3
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d1e9      	bne.n	801117c <XMC_USBD_lFlushRXFifo+0x1c>
  count = 0U;
 80111a8:	2300      	movs	r3, #0
 80111aa:	607b      	str	r3, [r7, #4]
  while (count++ < 1000U)
 80111ac:	bf00      	nop
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	1c5a      	adds	r2, r3, #1
 80111b2:	607a      	str	r2, [r7, #4]
 80111b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80111b8:	d3f9      	bcc.n	80111ae <XMC_USBD_lFlushRXFifo+0x4e>
  {
    /* wait 3 phy clocks */
  }
}
 80111ba:	370c      	adds	r7, #12
 80111bc:	46bd      	mov	sp, r7
 80111be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c2:	4770      	bx	lr
 80111c4:	1ffe88bc 	.word	0x1ffe88bc

080111c8 <XMC_USBD_lAssignTXFifo>:
 * A free tx fifo will be searched and the number will be returned.
 *
 * @return Fifo number for a free fifo
 */
static uint8_t XMC_USBD_lAssignTXFifo(void)
{
 80111c8:	b480      	push	{r7}
 80111ca:	b083      	sub	sp, #12
 80111cc:	af00      	add	r7, sp, #0
  uint16_t mask = 1U;
 80111ce:	2301      	movs	r3, #1
 80111d0:	80fb      	strh	r3, [r7, #6]
  uint8_t i = 0U;
 80111d2:	2300      	movs	r3, #0
 80111d4:	717b      	strb	r3, [r7, #5]
  uint8_t result = 0U;
 80111d6:	2300      	movs	r3, #0
 80111d8:	713b      	strb	r3, [r7, #4]
  while ( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS) && ((xmc_device.txfifomsk & mask) != 0U))
 80111da:	e005      	b.n	80111e8 <XMC_USBD_lAssignTXFifo+0x20>
  {
    mask = (uint16_t)(mask << 1U);
 80111dc:	88fb      	ldrh	r3, [r7, #6]
 80111de:	005b      	lsls	r3, r3, #1
 80111e0:	80fb      	strh	r3, [r7, #6]
    i++;
 80111e2:	797b      	ldrb	r3, [r7, #5]
 80111e4:	3301      	adds	r3, #1
 80111e6:	717b      	strb	r3, [r7, #5]
static uint8_t XMC_USBD_lAssignTXFifo(void)
{
  uint16_t mask = 1U;
  uint8_t i = 0U;
  uint8_t result = 0U;
  while ( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS) && ((xmc_device.txfifomsk & mask) != 0U))
 80111e8:	797b      	ldrb	r3, [r7, #5]
 80111ea:	2b06      	cmp	r3, #6
 80111ec:	d807      	bhi.n	80111fe <XMC_USBD_lAssignTXFifo+0x36>
 80111ee:	4b11      	ldr	r3, [pc, #68]	; (8011234 <XMC_USBD_lAssignTXFifo+0x6c>)
 80111f0:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 80111f4:	88fb      	ldrh	r3, [r7, #6]
 80111f6:	4013      	ands	r3, r2
 80111f8:	b29b      	uxth	r3, r3
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d1ee      	bne.n	80111dc <XMC_USBD_lAssignTXFifo+0x14>
  {
    mask = (uint16_t)(mask << 1U);
    i++;
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 80111fe:	4b0d      	ldr	r3, [pc, #52]	; (8011234 <XMC_USBD_lAssignTXFifo+0x6c>)
 8011200:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8011204:	88fb      	ldrh	r3, [r7, #6]
 8011206:	4013      	ands	r3, r2
 8011208:	b29b      	uxth	r3, r3
 801120a:	2b00      	cmp	r3, #0
 801120c:	d10a      	bne.n	8011224 <XMC_USBD_lAssignTXFifo+0x5c>
  {
    xmc_device.txfifomsk |= mask;
 801120e:	4b09      	ldr	r3, [pc, #36]	; (8011234 <XMC_USBD_lAssignTXFifo+0x6c>)
 8011210:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8011214:	88fb      	ldrh	r3, [r7, #6]
 8011216:	4313      	orrs	r3, r2
 8011218:	b29a      	uxth	r2, r3
 801121a:	4b06      	ldr	r3, [pc, #24]	; (8011234 <XMC_USBD_lAssignTXFifo+0x6c>)
 801121c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result = i;
 8011220:	797b      	ldrb	r3, [r7, #5]
 8011222:	713b      	strb	r3, [r7, #4]
  }
  return result;
 8011224:	793b      	ldrb	r3, [r7, #4]
}
 8011226:	4618      	mov	r0, r3
 8011228:	370c      	adds	r7, #12
 801122a:	46bd      	mov	sp, r7
 801122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011230:	4770      	bx	lr
 8011232:	bf00      	nop
 8011234:	1ffe88bc 	.word	0x1ffe88bc

08011238 <XMC_USBD_lUnassignFifo>:
 *
 * Mark an used tx fifo as free.
 * @param[in] fifo_nr Fifo number to free
 */
static void XMC_USBD_lUnassignFifo(const uint8_t fifo_nr)
{
 8011238:	b480      	push	{r7}
 801123a:	b083      	sub	sp, #12
 801123c:	af00      	add	r7, sp, #0
 801123e:	4603      	mov	r3, r0
 8011240:	71fb      	strb	r3, [r7, #7]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 8011242:	4b0a      	ldr	r3, [pc, #40]	; (801126c <XMC_USBD_lUnassignFifo+0x34>)
 8011244:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8011248:	79fb      	ldrb	r3, [r7, #7]
 801124a:	2101      	movs	r1, #1
 801124c:	fa01 f303 	lsl.w	r3, r1, r3
 8011250:	b29b      	uxth	r3, r3
 8011252:	43db      	mvns	r3, r3
 8011254:	b29b      	uxth	r3, r3
 8011256:	4013      	ands	r3, r2
 8011258:	b29a      	uxth	r2, r3
 801125a:	4b04      	ldr	r3, [pc, #16]	; (801126c <XMC_USBD_lUnassignFifo+0x34>)
 801125c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
}
 8011260:	370c      	adds	r7, #12
 8011262:	46bd      	mov	sp, r7
 8011264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011268:	4770      	bx	lr
 801126a:	bf00      	nop
 801126c:	1ffe88bc 	.word	0x1ffe88bc

08011270 <XMC_USBD_lStartReadXfer>:
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep)
{
 8011270:	b480      	push	{r7}
 8011272:	b087      	sub	sp, #28
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  deptsiz_data_t data;
  depctl_data_t epctl;

  data.d32 =  0U;
 8011278:	2300      	movs	r3, #0
 801127a:	613b      	str	r3, [r7, #16]
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011284:	1ad3      	subs	r3, r2, r3
 8011286:	687a      	ldr	r2, [r7, #4]
 8011288:	6892      	ldr	r2, [r2, #8]
 801128a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 801128e:	4293      	cmp	r3, r2
 8011290:	d909      	bls.n	80112a6 <XMC_USBD_lStartReadXfer+0x36>
  {
    ep->xferLength += ep->maxTransferSize;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011296:	687a      	ldr	r2, [r7, #4]
 8011298:	6892      	ldr	r2, [r2, #8]
 801129a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 801129e:	441a      	add	r2, r3
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	629a      	str	r2, [r3, #40]	; 0x28
 80112a4:	e003      	b.n	80112ae <XMC_USBD_lStartReadXfer+0x3e>
  }
  else
  {
    ep->xferLength = ep->xferTotal;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->address_u.address_st.number == 0U)
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	781b      	ldrb	r3, [r3, #0]
 80112b2:	f003 030f 	and.w	r3, r3, #15
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d119      	bne.n	80112f0 <XMC_USBD_lStartReadXfer+0x80>
  {
    /* Setup the endpoint to receive 3 setup packages and one normal package.*/
    /* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t *)&data;
 80112bc:	f107 0310 	add.w	r3, r7, #16
 80112c0:	617b      	str	r3, [r7, #20]
    ep0_data->b.pktcnt = 0x1U;
 80112c2:	697a      	ldr	r2, [r7, #20]
 80112c4:	7893      	ldrb	r3, [r2, #2]
 80112c6:	2101      	movs	r1, #1
 80112c8:	f361 03c4 	bfi	r3, r1, #3, #2
 80112cc:	7093      	strb	r3, [r2, #2]
    ep0_data->b.supcnt = 0x3U;
 80112ce:	697a      	ldr	r2, [r7, #20]
 80112d0:	78d3      	ldrb	r3, [r2, #3]
 80112d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80112d6:	70d3      	strb	r3, [r2, #3]
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112dc:	b2db      	uxtb	r3, r3
 80112de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80112e2:	b2d9      	uxtb	r1, r3
 80112e4:	697a      	ldr	r2, [r7, #20]
 80112e6:	7813      	ldrb	r3, [r2, #0]
 80112e8:	f361 0306 	bfi	r3, r1, #0, #7
 80112ec:	7013      	strb	r3, [r2, #0]
 80112ee:	e033      	b.n	8011358 <XMC_USBD_lStartReadXfer+0xe8>
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d109      	bne.n	801130c <XMC_USBD_lStartReadXfer+0x9c>
    {
      data.b.xfersize = 0U;
 80112f8:	693b      	ldr	r3, [r7, #16]
 80112fa:	f36f 0312 	bfc	r3, #0, #19
 80112fe:	613b      	str	r3, [r7, #16]
      data.b.pktcnt = 1U;
 8011300:	8a7b      	ldrh	r3, [r7, #18]
 8011302:	2201      	movs	r2, #1
 8011304:	f362 03cc 	bfi	r3, r2, #3, #10
 8011308:	827b      	strh	r3, [r7, #18]
 801130a:	e025      	b.n	8011358 <XMC_USBD_lStartReadXfer+0xe8>
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize - (uint32_t)1U)) / ep->maxPacketSize);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011314:	1ad3      	subs	r3, r2, r3
 8011316:	687a      	ldr	r2, [r7, #4]
 8011318:	6852      	ldr	r2, [r2, #4]
 801131a:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 801131e:	b2d2      	uxtb	r2, r2
 8011320:	4413      	add	r3, r2
 8011322:	3b01      	subs	r3, #1
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	6852      	ldr	r2, [r2, #4]
 8011328:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 801132c:	b2d2      	uxtb	r2, r2
 801132e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011332:	b29b      	uxth	r3, r3
 8011334:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011338:	b29a      	uxth	r2, r3
 801133a:	8a7b      	ldrh	r3, [r7, #18]
 801133c:	f362 03cc 	bfi	r3, r2, #3, #10
 8011340:	827b      	strh	r3, [r7, #18]
      data.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801134a:	1ad3      	subs	r3, r2, r3
 801134c:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8011350:	693b      	ldr	r3, [r7, #16]
 8011352:	f362 0312 	bfi	r3, r2, #0, #19
 8011356:	613b      	str	r3, [r7, #16]
    }
  }
  if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8011358:	4b21      	ldr	r3, [pc, #132]	; (80113e0 <XMC_USBD_lStartReadXfer+0x170>)
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	7b5b      	ldrb	r3, [r3, #13]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d10c      	bne.n	801137c <XMC_USBD_lStartReadXfer+0x10c>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	781b      	ldrb	r3, [r3, #0]
 8011366:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801136a:	b2db      	uxtb	r3, r3
 801136c:	4a1d      	ldr	r2, [pc, #116]	; (80113e4 <XMC_USBD_lStartReadXfer+0x174>)
 801136e:	3370      	adds	r3, #112	; 0x70
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	4413      	add	r3, r2
 8011374:	685b      	ldr	r3, [r3, #4]
 8011376:	687a      	ldr	r2, [r7, #4]
 8011378:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801137a:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	781b      	ldrb	r3, [r3, #0]
 8011380:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011384:	b2db      	uxtb	r3, r3
 8011386:	4a17      	ldr	r2, [pc, #92]	; (80113e4 <XMC_USBD_lStartReadXfer+0x174>)
 8011388:	3370      	adds	r3, #112	; 0x70
 801138a:	009b      	lsls	r3, r3, #2
 801138c:	4413      	add	r3, r2
 801138e:	685b      	ldr	r3, [r3, #4]
 8011390:	693a      	ldr	r2, [r7, #16]
 8011392:	611a      	str	r2, [r3, #16]

  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	781b      	ldrb	r3, [r3, #0]
 8011398:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801139c:	b2db      	uxtb	r3, r3
 801139e:	4a11      	ldr	r2, [pc, #68]	; (80113e4 <XMC_USBD_lStartReadXfer+0x174>)
 80113a0:	3370      	adds	r3, #112	; 0x70
 80113a2:	009b      	lsls	r3, r3, #2
 80113a4:	4413      	add	r3, r2
 80113a6:	685b      	ldr	r3, [r3, #4]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	60fb      	str	r3, [r7, #12]
  epctl.b.cnak = 1U;
 80113ac:	7bfb      	ldrb	r3, [r7, #15]
 80113ae:	f043 0304 	orr.w	r3, r3, #4
 80113b2:	73fb      	strb	r3, [r7, #15]
  epctl.b.epena = 1U;
 80113b4:	7bfb      	ldrb	r3, [r7, #15]
 80113b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113ba:	73fb      	strb	r3, [r7, #15]
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	781b      	ldrb	r3, [r3, #0]
 80113c0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80113c4:	b2db      	uxtb	r3, r3
 80113c6:	4a07      	ldr	r2, [pc, #28]	; (80113e4 <XMC_USBD_lStartReadXfer+0x174>)
 80113c8:	3370      	adds	r3, #112	; 0x70
 80113ca:	009b      	lsls	r3, r3, #2
 80113cc:	4413      	add	r3, r2
 80113ce:	685b      	ldr	r3, [r3, #4]
 80113d0:	68fa      	ldr	r2, [r7, #12]
 80113d2:	601a      	str	r2, [r3, #0]
}
 80113d4:	371c      	adds	r7, #28
 80113d6:	46bd      	mov	sp, r7
 80113d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113dc:	4770      	bx	lr
 80113de:	bf00      	nop
 80113e0:	1ffe8888 	.word	0x1ffe8888
 80113e4:	1ffe88bc 	.word	0x1ffe88bc

080113e8 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep)
{
 80113e8:	b480      	push	{r7}
 80113ea:	b085      	sub	sp, #20
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
  deptsiz_data_t size;
  depctl_data_t ctl;

  size.d32 = 0U;
 80113f0:	2300      	movs	r3, #0
 80113f2:	60fb      	str	r3, [r7, #12]
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	781b      	ldrb	r3, [r3, #0]
 80113f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80113fc:	b2db      	uxtb	r3, r3
 80113fe:	4a5d      	ldr	r2, [pc, #372]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8011400:	336a      	adds	r3, #106	; 0x6a
 8011402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	60bb      	str	r3, [r7, #8]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011412:	1ad3      	subs	r3, r2, r3
 8011414:	687a      	ldr	r2, [r7, #4]
 8011416:	6892      	ldr	r2, [r2, #8]
 8011418:	f3c2 0212 	ubfx	r2, r2, #0, #19
 801141c:	4293      	cmp	r3, r2
 801141e:	d204      	bcs.n	801142a <XMC_USBD_lStartWriteXfer+0x42>
  {
    ep->xferLength = ep->xferTotal;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	629a      	str	r2, [r3, #40]	; 0x28
 8011428:	e008      	b.n	801143c <XMC_USBD_lStartWriteXfer+0x54>
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801142e:	687a      	ldr	r2, [r7, #4]
 8011430:	6892      	ldr	r2, [r2, #8]
 8011432:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8011436:	441a      	add	r2, r3
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011440:	2b00      	cmp	r3, #0
 8011442:	d109      	bne.n	8011458 <XMC_USBD_lStartWriteXfer+0x70>
  {
    size.b.xfersize = 0U;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	f36f 0312 	bfc	r3, #0, #19
 801144a:	60fb      	str	r3, [r7, #12]
    size.b.pktcnt = 1U;
 801144c:	89fb      	ldrh	r3, [r7, #14]
 801144e:	2201      	movs	r2, #1
 8011450:	f362 03cc 	bfi	r3, r2, #3, #10
 8011454:	81fb      	strh	r3, [r7, #14]
 8011456:	e06a      	b.n	801152e <XMC_USBD_lStartWriteXfer+0x146>
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	781b      	ldrb	r3, [r3, #0]
 801145c:	f003 030f 	and.w	r3, r3, #15
 8011460:	b2db      	uxtb	r3, r3
 8011462:	2b00      	cmp	r3, #0
 8011464:	d110      	bne.n	8011488 <XMC_USBD_lStartWriteXfer+0xa0>
    {
      size.b.pktcnt = 1U;
 8011466:	89fb      	ldrh	r3, [r7, #14]
 8011468:	2201      	movs	r2, #1
 801146a:	f362 03cc 	bfi	r3, r2, #3, #10
 801146e:	81fb      	strh	r3, [r7, #14]
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011478:	1ad3      	subs	r3, r2, r3
 801147a:	f3c3 0212 	ubfx	r2, r3, #0, #19
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	f362 0312 	bfi	r3, r2, #0, #19
 8011484:	60fb      	str	r3, [r7, #12]
 8011486:	e02b      	b.n	80114e0 <XMC_USBD_lStartWriteXfer+0xf8>
    }
    else
    {
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011490:	1ad3      	subs	r3, r2, r3
 8011492:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	f362 0312 	bfi	r3, r2, #0, #19
 801149c:	60fb      	str	r3, [r7, #12]
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U)) /
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114a2:	b29a      	uxth	r2, r3
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114a8:	b29b      	uxth	r3, r3
 80114aa:	1ad3      	subs	r3, r2, r3
 80114ac:	b29b      	uxth	r3, r3
 80114ae:	461a      	mov	r2, r3
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	685b      	ldr	r3, [r3, #4]
 80114b4:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 80114b8:	b2db      	uxtb	r3, r3
 80114ba:	b29b      	uxth	r3, r3
 80114bc:	3b01      	subs	r3, #1
 80114be:	b29b      	uxth	r3, r3
 80114c0:	4413      	add	r3, r2
                                 ep->maxPacketSize);
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	6852      	ldr	r2, [r2, #4]
 80114c6:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 80114ca:	b2d2      	uxtb	r2, r2
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
    }
    else
    {
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U)) /
 80114cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80114d0:	b29b      	uxth	r3, r3
 80114d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80114d6:	b29a      	uxth	r2, r3
 80114d8:	89fb      	ldrh	r3, [r7, #14]
 80114da:	f362 03cc 	bfi	r3, r2, #3, #10
 80114de:	81fb      	strh	r3, [r7, #14]
                                 ep->maxPacketSize);
    }
    if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80114e0:	4b25      	ldr	r3, [pc, #148]	; (8011578 <XMC_USBD_lStartWriteXfer+0x190>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	7b5b      	ldrb	r3, [r3, #13]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d10b      	bne.n	8011502 <XMC_USBD_lStartWriteXfer+0x11a>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	781b      	ldrb	r3, [r3, #0]
 80114ee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80114f2:	b2db      	uxtb	r3, r3
 80114f4:	4a1f      	ldr	r2, [pc, #124]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 80114f6:	336a      	adds	r3, #106	; 0x6a
 80114f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114fc:	687a      	ldr	r2, [r7, #4]
 80114fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011500:	615a      	str	r2, [r3, #20]
    }
    if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8011502:	4b1d      	ldr	r3, [pc, #116]	; (8011578 <XMC_USBD_lStartWriteXfer+0x190>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	7b5b      	ldrb	r3, [r3, #13]
 8011508:	2b01      	cmp	r3, #1
 801150a:	d110      	bne.n	801152e <XMC_USBD_lStartWriteXfer+0x146>
    {
      /* enable fifo empty interrupt */
      xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 801150c:	4b19      	ldr	r3, [pc, #100]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 801150e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011512:	4a18      	ldr	r2, [pc, #96]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8011514:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8011518:	6b51      	ldr	r1, [r2, #52]	; 0x34
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	7812      	ldrb	r2, [r2, #0]
 801151e:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8011522:	b2d2      	uxtb	r2, r2
 8011524:	4610      	mov	r0, r2
 8011526:	2201      	movs	r2, #1
 8011528:	4082      	lsls	r2, r0
 801152a:	430a      	orrs	r2, r1
 801152c:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	781b      	ldrb	r3, [r3, #0]
 8011532:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011536:	b2db      	uxtb	r3, r3
 8011538:	4a0e      	ldr	r2, [pc, #56]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 801153a:	336a      	adds	r3, #106	; 0x6a
 801153c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011540:	68fa      	ldr	r2, [r7, #12]
 8011542:	611a      	str	r2, [r3, #16]
  ctl.b.epena = 1U;
 8011544:	7afb      	ldrb	r3, [r7, #11]
 8011546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801154a:	72fb      	strb	r3, [r7, #11]
  ctl.b.cnak = 1U;
 801154c:	7afb      	ldrb	r3, [r7, #11]
 801154e:	f043 0304 	orr.w	r3, r3, #4
 8011552:	72fb      	strb	r3, [r7, #11]
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	781b      	ldrb	r3, [r3, #0]
 8011558:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801155c:	b2db      	uxtb	r3, r3
 801155e:	4a05      	ldr	r2, [pc, #20]	; (8011574 <XMC_USBD_lStartWriteXfer+0x18c>)
 8011560:	336a      	adds	r3, #106	; 0x6a
 8011562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011566:	68ba      	ldr	r2, [r7, #8]
 8011568:	601a      	str	r2, [r3, #0]
}
 801156a:	3714      	adds	r7, #20
 801156c:	46bd      	mov	sp, r7
 801156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011572:	4770      	bx	lr
 8011574:	1ffe88bc 	.word	0x1ffe88bc
 8011578:	1ffe8888 	.word	0x1ffe8888

0801157c <XMC_USBD_lHandleUSBReset>:
 * When ever the host sets the bus into reset condition the usb otg_core generates
 * an interrupt, which is handled by this function. It resets the complete otg_core
 * into the default state.
 */
static void XMC_USBD_lHandleUSBReset(const XMC_USBD_t *const obj)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b088      	sub	sp, #32
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;

  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8011584:	4b4f      	ldr	r3, [pc, #316]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8011586:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801158a:	685b      	ldr	r3, [r3, #4]
 801158c:	617b      	str	r3, [r7, #20]
  dctl.b.rmtwkupsig = 1U;
 801158e:	7d3b      	ldrb	r3, [r7, #20]
 8011590:	f043 0301 	orr.w	r3, r3, #1
 8011594:	753b      	strb	r3, [r7, #20]
  xmc_device.device_register->dctl = dctl.d32;
 8011596:	4b4b      	ldr	r3, [pc, #300]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8011598:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801159c:	697a      	ldr	r2, [r7, #20]
 801159e:	605a      	str	r2, [r3, #4]

  /* enable naks for all eps */
  for (i = 0U; i < (uint8_t)XMC_USBD_NUM_EPS; i++)
 80115a0:	2300      	movs	r3, #0
 80115a2:	61fb      	str	r3, [r7, #28]
 80115a4:	e01a      	b.n	80115dc <XMC_USBD_lHandleUSBReset+0x60>
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 80115a6:	4a47      	ldr	r2, [pc, #284]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80115a8:	69fb      	ldr	r3, [r7, #28]
 80115aa:	3370      	adds	r3, #112	; 0x70
 80115ac:	009b      	lsls	r3, r3, #2
 80115ae:	4413      	add	r3, r2
 80115b0:	685b      	ldr	r3, [r3, #4]
 80115b2:	681b      	ldr	r3, [r3, #0]
 80115b4:	61bb      	str	r3, [r7, #24]
    epctl.b.snak = 1U;
 80115b6:	7efb      	ldrb	r3, [r7, #27]
 80115b8:	f043 0308 	orr.w	r3, r3, #8
 80115bc:	76fb      	strb	r3, [r7, #27]
    epctl.b.stall = 0U;
 80115be:	7ebb      	ldrb	r3, [r7, #26]
 80115c0:	f36f 1345 	bfc	r3, #5, #1
 80115c4:	76bb      	strb	r3, [r7, #26]
    xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 80115c6:	4a3f      	ldr	r2, [pc, #252]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80115c8:	69fb      	ldr	r3, [r7, #28]
 80115ca:	3370      	adds	r3, #112	; 0x70
 80115cc:	009b      	lsls	r3, r3, #2
 80115ce:	4413      	add	r3, r2
 80115d0:	685b      	ldr	r3, [r3, #4]
 80115d2:	69ba      	ldr	r2, [r7, #24]
 80115d4:	601a      	str	r2, [r3, #0]
  dctl.d32 = xmc_device.device_register->dctl;
  dctl.b.rmtwkupsig = 1U;
  xmc_device.device_register->dctl = dctl.d32;

  /* enable naks for all eps */
  for (i = 0U; i < (uint8_t)XMC_USBD_NUM_EPS; i++)
 80115d6:	69fb      	ldr	r3, [r7, #28]
 80115d8:	3301      	adds	r3, #1
 80115da:	61fb      	str	r3, [r7, #28]
 80115dc:	69fb      	ldr	r3, [r7, #28]
 80115de:	2b06      	cmp	r3, #6
 80115e0:	d9e1      	bls.n	80115a6 <XMC_USBD_lHandleUSBReset+0x2a>
    xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 80115e2:	4b38      	ldr	r3, [pc, #224]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80115e4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80115e8:	2240      	movs	r2, #64	; 0x40
 80115ea:	625a      	str	r2, [r3, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */
  gnptxfsiz.d32 = 0U;
 80115ec:	2300      	movs	r3, #0
 80115ee:	613b      	str	r3, [r7, #16]
  gnptxfsiz.b.depth = 16U;
 80115f0:	2310      	movs	r3, #16
 80115f2:	827b      	strh	r3, [r7, #18]
  gnptxfsiz.b.startaddr = 64U;
 80115f4:	2340      	movs	r3, #64	; 0x40
 80115f6:	823b      	strh	r3, [r7, #16]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 80115f8:	4b32      	ldr	r3, [pc, #200]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80115fa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80115fe:	693a      	ldr	r2, [r7, #16]
 8011600:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  for (i = 1U; i < (uint8_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8011602:	2301      	movs	r3, #1
 8011604:	61fb      	str	r3, [r7, #28]
 8011606:	e011      	b.n	801162c <XMC_USBD_lHandleUSBReset+0xb0>
  {
    xmc_device.global_register->dtxfsiz[i - 1U] = (uint32_t)(((256U + (i * (64U))) / 4U) | ((uint32_t)16U << 16U));
 8011608:	4b2e      	ldr	r3, [pc, #184]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 801160a:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 801160e:	69fb      	ldr	r3, [r7, #28]
 8011610:	3b01      	subs	r3, #1
 8011612:	69fa      	ldr	r2, [r7, #28]
 8011614:	3204      	adds	r2, #4
 8011616:	0192      	lsls	r2, r2, #6
 8011618:	0892      	lsrs	r2, r2, #2
 801161a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801161e:	3340      	adds	r3, #64	; 0x40
 8011620:	009b      	lsls	r3, r3, #2
 8011622:	440b      	add	r3, r1
 8011624:	605a      	str	r2, [r3, #4]
  gnptxfsiz.d32 = 0U;
  gnptxfsiz.b.depth = 16U;
  gnptxfsiz.b.startaddr = 64U;
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
  /* calculate the size for the rest */
  for (i = 1U; i < (uint8_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8011626:	69fb      	ldr	r3, [r7, #28]
 8011628:	3301      	adds	r3, #1
 801162a:	61fb      	str	r3, [r7, #28]
 801162c:	69fb      	ldr	r3, [r7, #28]
 801162e:	2b06      	cmp	r3, #6
 8011630:	d9ea      	bls.n	8011608 <XMC_USBD_lHandleUSBReset+0x8c>
  {
    xmc_device.global_register->dtxfsiz[i - 1U] = (uint32_t)(((256U + (i * (64U))) / 4U) | ((uint32_t)16U << 16U));
  }

  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo(0x10U); /* 0x10 == all fifos, see doc */
 8011632:	2010      	movs	r0, #16
 8011634:	f7ff fd52 	bl	80110dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushTXFifo(0x0U);
 8011638:	2000      	movs	r0, #0
 801163a:	f7ff fd4f 	bl	80110dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 801163e:	f7ff fd8f 	bl	8011160 <XMC_USBD_lFlushRXFifo>
  /* Flush learning queue not needed due to fifo config */
  /* enable ep0 interrupts */
  daint.d32 = 0U;
 8011642:	2300      	movs	r3, #0
 8011644:	60fb      	str	r3, [r7, #12]
  daint.b.inep0 = 1U;
 8011646:	7b3b      	ldrb	r3, [r7, #12]
 8011648:	f043 0301 	orr.w	r3, r3, #1
 801164c:	733b      	strb	r3, [r7, #12]
  daint.b.outep0 = 1U;
 801164e:	7bbb      	ldrb	r3, [r7, #14]
 8011650:	f043 0301 	orr.w	r3, r3, #1
 8011654:	73bb      	strb	r3, [r7, #14]
  xmc_device.device_register->daintmsk = daint.d32;
 8011656:	4b1b      	ldr	r3, [pc, #108]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8011658:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801165c:	68fa      	ldr	r2, [r7, #12]
 801165e:	61da      	str	r2, [r3, #28]

  /* enable endpoint interrupts */
  /* out ep interrupts */
  XMC_USBD_EnableEventOUTEP(((uint32_t)XMC_USBD_EVENT_OUT_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_OUT_EP_DISABLED |
 8011660:	200f      	movs	r0, #15
 8011662:	f000 fbf1 	bl	8011e48 <XMC_USBD_EnableEventOUTEP>
                             (uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP | (uint32_t)XMC_USBD_EVENT_OUT_EP_AHB_ERROR));

  /*in ep interrupts */
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
 8011666:	200f      	movs	r0, #15
 8011668:	f000 fc06 	bl	8011e78 <XMC_USBD_EnableEventINEP>
                            (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */
  dcfg.d32 = xmc_device.device_register->dcfg;
 801166c:	4b15      	ldr	r3, [pc, #84]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 801166e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	60bb      	str	r3, [r7, #8]
  dcfg.b.devaddr = 0U;
 8011676:	893b      	ldrh	r3, [r7, #8]
 8011678:	f36f 130a 	bfc	r3, #4, #7
 801167c:	813b      	strh	r3, [r7, #8]
  xmc_device.device_register->dcfg = dcfg.d32;
 801167e:	4b11      	ldr	r3, [pc, #68]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8011680:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011684:	68ba      	ldr	r2, [r7, #8]
 8011686:	601a      	str	r2, [r3, #0]

  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	7b5b      	ldrb	r3, [r3, #13]
 801168c:	2b01      	cmp	r3, #1
 801168e:	d104      	bne.n	801169a <XMC_USBD_lHandleUSBReset+0x11e>
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 8011690:	4b0c      	ldr	r3, [pc, #48]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 8011692:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011696:	2200      	movs	r2, #0
 8011698:	635a      	str	r2, [r3, #52]	; 0x34
  }

  xmc_device.ep[0U].outInUse = 0U;
 801169a:	4b0a      	ldr	r3, [pc, #40]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 801169c:	685a      	ldr	r2, [r3, #4]
 801169e:	f022 0210 	bic.w	r2, r2, #16
 80116a2:	605a      	str	r2, [r3, #4]
  xmc_device.ep[0U].inInUse = 0U;
 80116a4:	4b07      	ldr	r3, [pc, #28]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80116a6:	685a      	ldr	r2, [r3, #4]
 80116a8:	f022 0208 	bic.w	r2, r2, #8
 80116ac:	605a      	str	r2, [r3, #4]

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 80116ae:	4b05      	ldr	r3, [pc, #20]	; (80116c4 <XMC_USBD_lHandleUSBReset+0x148>)
 80116b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80116b4:	2004      	movs	r0, #4
 80116b6:	4798      	blx	r3

  /* clear reset intr */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_RESET);
 80116b8:	2004      	movs	r0, #4
 80116ba:	f000 fb1f 	bl	8011cfc <XMC_USBD_ClearEvent>
}
 80116be:	3720      	adds	r7, #32
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}
 80116c4:	1ffe88bc 	.word	0x1ffe88bc

080116c8 <XMC_USBD_lHandleOTGInt>:
* @brief Handle OTG Interrupt
*
* It detects especially connect and disconnect events.
*/
static void XMC_USBD_lHandleOTGInt(void)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b082      	sub	sp, #8
 80116cc:	af00      	add	r7, sp, #0
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
 80116ce:	4b0f      	ldr	r3, [pc, #60]	; (801170c <XMC_USBD_lHandleOTGInt+0x44>)
 80116d0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80116d4:	685b      	ldr	r3, [r3, #4]
 80116d6:	607b      	str	r3, [r7, #4]
  if (data.b.sesenddet)
 80116d8:	793b      	ldrb	r3, [r7, #4]
 80116da:	f003 0304 	and.w	r3, r3, #4
 80116de:	b2db      	uxtb	r3, r3
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d00b      	beq.n	80116fc <XMC_USBD_lHandleOTGInt+0x34>
  {
    xmc_device.IsPowered = 0U;
 80116e4:	4a09      	ldr	r2, [pc, #36]	; (801170c <XMC_USBD_lHandleOTGInt+0x44>)
 80116e6:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 80116ea:	f36f 0382 	bfc	r3, #2, #1
 80116ee:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 80116f2:	4b06      	ldr	r3, [pc, #24]	; (801170c <XMC_USBD_lHandleOTGInt+0x44>)
 80116f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80116f8:	2001      	movs	r0, #1
 80116fa:	4798      	blx	r3
  }
  XMC_USBD_lClearEventOTG(data.d32);
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	4618      	mov	r0, r3
 8011700:	f000 fb60 	bl	8011dc4 <XMC_USBD_lClearEventOTG>

}
 8011704:	3708      	adds	r7, #8
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
 801170a:	bf00      	nop
 801170c:	1ffe88bc 	.word	0x1ffe88bc

08011710 <XMC_USBD_lHandleEnumDone>:
 * @brief Interrupt handler for device enumeration done.
 *
 * Handles the enumeration done from dwc_otg, when the host has enumerated the device.
 */
static void XMC_USBD_lHandleEnumDone(void)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	b082      	sub	sp, #8
 8011714:	af00      	add	r7, sp, #0
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;

  epctl.d32 = xmc_device.endpoint_in_register[0U]->diepctl;
 8011716:	4b1b      	ldr	r3, [pc, #108]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 8011718:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	607b      	str	r3, [r7, #4]
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8011720:	88bb      	ldrh	r3, [r7, #4]
 8011722:	f36f 030a 	bfc	r3, #0, #11
 8011726:	80bb      	strh	r3, [r7, #4]
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8011728:	4b16      	ldr	r3, [pc, #88]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 801172a:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 801172e:	687a      	ldr	r2, [r7, #4]
 8011730:	601a      	str	r2, [r3, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
 8011732:	4a14      	ldr	r2, [pc, #80]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 8011734:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8011738:	f043 0301 	orr.w	r3, r3, #1
 801173c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
  xmc_device.IsPowered = 1U;
 8011740:	4a10      	ldr	r2, [pc, #64]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 8011742:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8011746:	f043 0304 	orr.w	r3, r3, #4
 801174a:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 801174e:	4b0d      	ldr	r3, [pc, #52]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 8011750:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011754:	2002      	movs	r0, #2
 8011756:	4798      	blx	r3

  /* Set Trim */
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8011758:	4b0a      	ldr	r3, [pc, #40]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 801175a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 801175e:	68db      	ldr	r3, [r3, #12]
 8011760:	603b      	str	r3, [r7, #0]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8011762:	787b      	ldrb	r3, [r7, #1]
 8011764:	2209      	movs	r2, #9
 8011766:	f362 0385 	bfi	r3, r2, #2, #4
 801176a:	707b      	strb	r3, [r7, #1]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 801176c:	4b05      	ldr	r3, [pc, #20]	; (8011784 <XMC_USBD_lHandleEnumDone+0x74>)
 801176e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011772:	683a      	ldr	r2, [r7, #0]
 8011774:	60da      	str	r2, [r3, #12]

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_ENUMDONE);
 8011776:	200b      	movs	r0, #11
 8011778:	f000 fac0 	bl	8011cfc <XMC_USBD_ClearEvent>
}
 801177c:	3708      	adds	r7, #8
 801177e:	46bd      	mov	sp, r7
 8011780:	bd80      	pop	{r7, pc}
 8011782:	bf00      	nop
 8011784:	1ffe88bc 	.word	0x1ffe88bc

08011788 <XMC_USBD_lHandleOEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleOEPInt(const XMC_USBD_t *const obj)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b08c      	sub	sp, #48	; 0x30
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
  uint16_t temp;
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;

  daint.d32 = xmc_device.device_register->daint;
 8011790:	4b6a      	ldr	r3, [pc, #424]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 8011792:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011796:	699b      	ldr	r3, [r3, #24]
 8011798:	61fb      	str	r3, [r7, #28]

  daintmsk.d32 = xmc_device.device_register->daintmsk;
 801179a:	4b68      	ldr	r3, [pc, #416]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 801179c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80117a0:	69db      	ldr	r3, [r3, #28]
 80117a2:	61bb      	str	r3, [r7, #24]

  doepmsk.d32 = xmc_device.device_register->doepmsk;
 80117a4:	4b65      	ldr	r3, [pc, #404]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80117a6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80117aa:	695b      	ldr	r3, [r3, #20]
 80117ac:	617b      	str	r3, [r7, #20]

  mask = daint.ep.out & daintmsk.ep.out;
 80117ae:	8bfa      	ldrh	r2, [r7, #30]
 80117b0:	8b7b      	ldrh	r3, [r7, #26]
 80117b2:	4013      	ands	r3, r2
 80117b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 80117b6:	2300      	movs	r3, #0
 80117b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  doeptsiz.d32 = 0U;
 80117bc:	2300      	movs	r3, #0
 80117be:	60fb      	str	r3, [r7, #12]

  while ((uint16_t)mask >> ep_num)
 80117c0:	e0ae      	b.n	8011920 <XMC_USBD_lHandleOEPInt+0x198>
  {
    temp1 = (mask >> (uint16_t)ep_num);
 80117c2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80117c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117c8:	fa42 f303 	asr.w	r3, r2, r3
 80117cc:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = temp1 & 0x1U;
 80117ce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80117d0:	f003 0301 	and.w	r3, r3, #1
 80117d4:	853b      	strh	r3, [r7, #40]	; 0x28
    if (temp)
 80117d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80117d8:	2b00      	cmp	r3, #0
 80117da:	f000 809c 	beq.w	8011916 <XMC_USBD_lHandleOEPInt+0x18e>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
 80117de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117e2:	2234      	movs	r2, #52	; 0x34
 80117e4:	fb02 f303 	mul.w	r3, r2, r3
 80117e8:	4a54      	ldr	r2, [pc, #336]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80117ea:	4413      	add	r3, r2
 80117ec:	627b      	str	r3, [r7, #36]	; 0x24
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 80117ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117f2:	4a52      	ldr	r2, [pc, #328]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80117f4:	3370      	adds	r3, #112	; 0x70
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	4413      	add	r3, r2
 80117fa:	685b      	ldr	r3, [r3, #4]
 80117fc:	689a      	ldr	r2, [r3, #8]
 80117fe:	697b      	ldr	r3, [r7, #20]
 8011800:	4013      	ands	r3, r2
 8011802:	613b      	str	r3, [r7, #16]
      if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	7b5b      	ldrb	r3, [r3, #13]
 8011808:	2b00      	cmp	r3, #0
 801180a:	d108      	bne.n	801181e <XMC_USBD_lHandleOEPInt+0x96>
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 801180c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011810:	4a4a      	ldr	r2, [pc, #296]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 8011812:	3370      	adds	r3, #112	; 0x70
 8011814:	009b      	lsls	r3, r3, #2
 8011816:	4413      	add	r3, r2
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	691b      	ldr	r3, [r3, #16]
 801181c:	60fb      	str	r3, [r7, #12]
      }
      /* Setup Phase Complete */
      if (doepint.b.setup)
 801181e:	7c3b      	ldrb	r3, [r7, #16]
 8011820:	f003 0308 	and.w	r3, r3, #8
 8011824:	b2db      	uxtb	r3, r3
 8011826:	2b00      	cmp	r3, #0
 8011828:	d033      	beq.n	8011892 <XMC_USBD_lHandleOEPInt+0x10a>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 801182a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801182c:	7913      	ldrb	r3, [r2, #4]
 801182e:	f36f 1345 	bfc	r3, #5, #1
 8011832:	7113      	strb	r3, [r2, #4]
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	7b5b      	ldrb	r3, [r3, #13]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d10e      	bne.n	801185a <XMC_USBD_lHandleOEPInt+0xd2>
        {
          /* calculate size for setup packet */
          ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
                                              (uint32_t)((deptsiz0_data_t *)&doeptsiz)->b.supcnt) * (uint32_t)XMC_USBD_SETUP_SIZE);
 801183c:	f107 030c 	add.w	r3, r7, #12
 8011840:	78db      	ldrb	r3, [r3, #3]
 8011842:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8011846:	b2db      	uxtb	r3, r3
 8011848:	461a      	mov	r2, r3
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
        {
          /* calculate size for setup packet */
          ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 801184a:	4613      	mov	r3, r2
 801184c:	075b      	lsls	r3, r3, #29
 801184e:	1a9b      	subs	r3, r3, r2
 8011850:	00db      	lsls	r3, r3, #3
 8011852:	f103 0218 	add.w	r2, r3, #24
 8011856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011858:	611a      	str	r2, [r3, #16]
                                              (uint32_t)((deptsiz0_data_t *)&doeptsiz)->b.supcnt) * (uint32_t)XMC_USBD_SETUP_SIZE);
        }
        if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	7b5b      	ldrb	r3, [r3, #13]
 801185e:	2b01      	cmp	r3, #1
 8011860:	d106      	bne.n	8011870 <XMC_USBD_lHandleOEPInt+0xe8>
        {
          ep->outBytesAvailable += ep->xferCount;
 8011862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011864:	691a      	ldr	r2, [r3, #16]
 8011866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801186a:	441a      	add	r2, r3
 801186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801186e:	611a      	str	r2, [r3, #16]
        }
        ep->outInUse = 0U;
 8011870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011872:	685a      	ldr	r2, [r3, #4]
 8011874:	f022 0210 	bic.w	r2, r2, #16
 8011878:	605a      	str	r2, [r3, #4]
        xmc_device.EndpointEvent_cb(0U, XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 801187a:	4b30      	ldr	r3, [pc, #192]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 801187c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8011880:	2000      	movs	r0, #0
 8011882:	2100      	movs	r1, #0
 8011884:	4798      	blx	r3
        /* clear the interrupt */
        XMC_USBD_ClearEventOUTEP((uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP, ep_num);
 8011886:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801188a:	2008      	movs	r0, #8
 801188c:	4619      	mov	r1, r3
 801188e:	f000 fac3 	bl	8011e18 <XMC_USBD_ClearEventOUTEP>
      }
      if (doepint.b.xfercompl)
 8011892:	7c3b      	ldrb	r3, [r7, #16]
 8011894:	f003 0301 	and.w	r3, r3, #1
 8011898:	b2db      	uxtb	r3, r3
 801189a:	2b00      	cmp	r3, #0
 801189c:	d034      	beq.n	8011908 <XMC_USBD_lHandleOEPInt+0x180>
      {
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	7b5b      	ldrb	r3, [r3, #13]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d115      	bne.n	80118d2 <XMC_USBD_lHandleOEPInt+0x14a>
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 80118a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80118aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118ae:	1ad3      	subs	r3, r2, r3
 80118b0:	68fa      	ldr	r2, [r7, #12]
 80118b2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80118b6:	1a9b      	subs	r3, r3, r2
 80118b8:	623b      	str	r3, [r7, #32]
          ep->xferCount += bytes;
 80118ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118be:	6a3b      	ldr	r3, [r7, #32]
 80118c0:	441a      	add	r2, r3
 80118c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118c4:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 80118c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80118ca:	6a3b      	ldr	r3, [r7, #32]
 80118cc:	441a      	add	r2, r3
 80118ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118d0:	625a      	str	r2, [r3, #36]	; 0x24
        }
        if (ep->xferTotal == ep->xferLength)
 80118d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80118d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118da:	429a      	cmp	r2, r3
 80118dc:	d111      	bne.n	8011902 <XMC_USBD_lHandleOEPInt+0x17a>
        {
          ep->outBytesAvailable = ep->xferCount;
 80118de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e4:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0U;
 80118e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e8:	685a      	ldr	r2, [r3, #4]
 80118ea:	f022 0210 	bic.w	r2, r2, #16
 80118ee:	605a      	str	r2, [r3, #4]
          xmc_device.EndpointEvent_cb(ep_num, XMC_USBD_EP_EVENT_OUT);
 80118f0:	4b12      	ldr	r3, [pc, #72]	; (801193c <XMC_USBD_lHandleOEPInt+0x1b4>)
 80118f2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80118f6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80118fa:	4610      	mov	r0, r2
 80118fc:	2101      	movs	r1, #1
 80118fe:	4798      	blx	r3
 8011900:	e002      	b.n	8011908 <XMC_USBD_lHandleOEPInt+0x180>
        }
        else
        {
          XMC_USBD_lStartReadXfer(ep);
 8011902:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011904:	f7ff fcb4 	bl	8011270 <XMC_USBD_lStartReadXfer>
        }

      }

      XMC_USBD_ClearEventOUTEP(doepint.d32, ep_num);
 8011908:	693a      	ldr	r2, [r7, #16]
 801190a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801190e:	4610      	mov	r0, r2
 8011910:	4619      	mov	r1, r3
 8011912:	f000 fa81 	bl	8011e18 <XMC_USBD_ClearEventOUTEP>
    }
    ep_num++;
 8011916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801191a:	3301      	adds	r3, #1
 801191c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  mask = daint.ep.out & daintmsk.ep.out;
  ep_num = 0U;
  doeptsiz.d32 = 0U;

  while ((uint16_t)mask >> ep_num)
 8011920:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8011922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011926:	fa42 f303 	asr.w	r3, r2, r3
 801192a:	2b00      	cmp	r3, #0
 801192c:	f47f af49 	bne.w	80117c2 <XMC_USBD_lHandleOEPInt+0x3a>
    }
    ep_num++;
  }

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_OUTEP);
 8011930:	200d      	movs	r0, #13
 8011932:	f000 f9e3 	bl	8011cfc <XMC_USBD_ClearEvent>
}
 8011936:	3730      	adds	r7, #48	; 0x30
 8011938:	46bd      	mov	sp, r7
 801193a:	bd80      	pop	{r7, pc}
 801193c:	1ffe88bc 	.word	0x1ffe88bc

08011940 <XMC_USBD_lHandleIEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleIEPInt(const XMC_USBD_t *const obj)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b08c      	sub	sp, #48	; 0x30
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
  uint32_t inepint;

  daint.d32 = xmc_device.device_register->daint;
 8011948:	4b6a      	ldr	r3, [pc, #424]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 801194a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801194e:	699b      	ldr	r3, [r3, #24]
 8011950:	617b      	str	r3, [r7, #20]

  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8011952:	4b68      	ldr	r3, [pc, #416]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8011954:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011958:	691b      	ldr	r3, [r3, #16]
 801195a:	613b      	str	r3, [r7, #16]

  dieptsiz.d32 = 0U;
 801195c:	2300      	movs	r3, #0
 801195e:	60bb      	str	r3, [r7, #8]
  mask = daint.ep.in;
 8011960:	8abb      	ldrh	r3, [r7, #20]
 8011962:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8011964:	2300      	movs	r3, #0
 8011966:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  while ((uint16_t)mask >> ep_num)
 801196a:	e0b5      	b.n	8011ad8 <XMC_USBD_lHandleIEPInt+0x198>
  {
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
 801196c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 801196e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011972:	fa42 f303 	asr.w	r3, r2, r3
 8011976:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
 8011978:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801197a:	f003 0301 	and.w	r3, r3, #1
 801197e:	853b      	strh	r3, [r7, #40]	; 0x28
    if ((uint16_t)temp)
 8011980:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011982:	2b00      	cmp	r3, #0
 8011984:	f000 80a3 	beq.w	8011ace <XMC_USBD_lHandleIEPInt+0x18e>
    {
      ep = &xmc_device.ep[ep_num];
 8011988:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801198c:	2234      	movs	r2, #52	; 0x34
 801198e:	fb02 f303 	mul.w	r3, r2, r3
 8011992:	4a58      	ldr	r2, [pc, #352]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8011994:	4413      	add	r3, r2
 8011996:	627b      	str	r3, [r7, #36]	; 0x24
      inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8011998:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801199c:	4a55      	ldr	r2, [pc, #340]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 801199e:	336a      	adds	r3, #106	; 0x6a
 80119a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80119a4:	689b      	ldr	r3, [r3, #8]
 80119a6:	623b      	str	r3, [r7, #32]
      diepint.d32 = inepint &
                    ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80119a8:	4b52      	ldr	r3, [pc, #328]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 80119aa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80119ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80119b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80119b2:	7812      	ldrb	r2, [r2, #0]
 80119b4:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80119b8:	b2d2      	uxtb	r2, r2
 80119ba:	40d3      	lsrs	r3, r2
                       0x1U) << 7U) | (uint32_t)diepmsk.d32);
 80119bc:	01db      	lsls	r3, r3, #7
 80119be:	b2da      	uxtb	r2, r3
 80119c0:	693b      	ldr	r3, [r7, #16]
 80119c2:	431a      	orrs	r2, r3
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
    if ((uint16_t)temp)
    {
      ep = &xmc_device.ep[ep_num];
      inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
      diepint.d32 = inepint &
 80119c4:	6a3b      	ldr	r3, [r7, #32]
 80119c6:	4013      	ands	r3, r2
 80119c8:	60fb      	str	r3, [r7, #12]
                    ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
                       0x1U) << 7U) | (uint32_t)diepmsk.d32);
      if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	7b5b      	ldrb	r3, [r3, #13]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d107      	bne.n	80119e2 <XMC_USBD_lHandleIEPInt+0xa2>
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80119d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119d6:	4a47      	ldr	r2, [pc, #284]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 80119d8:	336a      	adds	r3, #106	; 0x6a
 80119da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80119de:	691b      	ldr	r3, [r3, #16]
 80119e0:	60bb      	str	r3, [r7, #8]
      }
      if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	7b5b      	ldrb	r3, [r3, #13]
 80119e6:	2b01      	cmp	r3, #1
 80119e8:	d115      	bne.n	8011a16 <XMC_USBD_lHandleIEPInt+0xd6>
      {
        if (diepint.b.emptyintr)
 80119ea:	7b3b      	ldrb	r3, [r7, #12]
 80119ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80119f0:	b2db      	uxtb	r3, r3
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d00f      	beq.n	8011a16 <XMC_USBD_lHandleIEPInt+0xd6>
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
 80119f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80119f8:	f7ff fb1e 	bl	8011038 <XMC_USBD_lWriteFifo>
 80119fc:	61f8      	str	r0, [r7, #28]
          ep->xferCount += bytes;
 80119fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a02:	69fb      	ldr	r3, [r7, #28]
 8011a04:	441a      	add	r2, r3
 8011a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a08:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8011a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011a0e:	69fb      	ldr	r3, [r7, #28]
 8011a10:	441a      	add	r2, r3
 8011a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a14:	625a      	str	r2, [r3, #36]	; 0x24
        }
      }
      if (diepint.b.xfercompl)
 8011a16:	7b3b      	ldrb	r3, [r7, #12]
 8011a18:	f003 0301 	and.w	r3, r3, #1
 8011a1c:	b2db      	uxtb	r3, r3
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d04e      	beq.n	8011ac0 <XMC_USBD_lHandleIEPInt+0x180>
      {
        if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	7b5b      	ldrb	r3, [r3, #13]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d11d      	bne.n	8011a66 <XMC_USBD_lHandleIEPInt+0x126>
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 8011a2a:	897a      	ldrh	r2, [r7, #10]
 8011a2c:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8011a30:	4013      	ands	r3, r2
 8011a32:	b29b      	uxth	r3, r3
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d116      	bne.n	8011a66 <XMC_USBD_lHandleIEPInt+0x126>
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d111      	bne.n	8011a66 <XMC_USBD_lHandleIEPInt+0x126>
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8011a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a4a:	1ad3      	subs	r3, r2, r3
 8011a4c:	61bb      	str	r3, [r7, #24]
            ep->xferCount += Bytes;
 8011a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a52:	69bb      	ldr	r3, [r7, #24]
 8011a54:	441a      	add	r2, r3
 8011a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a58:	62da      	str	r2, [r3, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8011a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011a5e:	69bb      	ldr	r3, [r7, #24]
 8011a60:	441a      	add	r2, r3
 8011a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a64:	625a      	str	r2, [r3, #36]	; 0x24
          }
        }
        if (ep->xferTotal == ep->xferLength)
 8011a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d123      	bne.n	8011aba <XMC_USBD_lHandleIEPInt+0x17a>
        {
          ep->inInUse = 0U;
 8011a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a74:	685a      	ldr	r2, [r3, #4]
 8011a76:	f022 0208 	bic.w	r2, r2, #8
 8011a7a:	605a      	str	r2, [r3, #4]
          if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	7b5b      	ldrb	r3, [r3, #13]
 8011a80:	2b01      	cmp	r3, #1
 8011a82:	d10e      	bne.n	8011aa2 <XMC_USBD_lHandleIEPInt+0x162>
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8011a84:	4b1b      	ldr	r3, [pc, #108]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8011a86:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
              (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8011a8a:	4a1a      	ldr	r2, [pc, #104]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8011a8c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8011a90:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8011a92:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8011a96:	2001      	movs	r0, #1
 8011a98:	fa00 f202 	lsl.w	r2, r0, r2
 8011a9c:	43d2      	mvns	r2, r2
 8011a9e:	400a      	ands	r2, r1
        {
          ep->inInUse = 0U;
          if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8011aa0:	635a      	str	r2, [r3, #52]	; 0x34
              (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
          }
          xmc_device.EndpointEvent_cb(0x80U | ep_num, XMC_USBD_EP_EVENT_IN);
 8011aa2:	4b14      	ldr	r3, [pc, #80]	; (8011af4 <XMC_USBD_lHandleIEPInt+0x1b4>)
 8011aa4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8011aa8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8011aac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8011ab0:	b2d2      	uxtb	r2, r2
 8011ab2:	4610      	mov	r0, r2
 8011ab4:	2102      	movs	r1, #2
 8011ab6:	4798      	blx	r3
 8011ab8:	e002      	b.n	8011ac0 <XMC_USBD_lHandleIEPInt+0x180>
        }
        else
        {
          /* start next step of transfer */
          XMC_USBD_lStartWriteXfer(ep);
 8011aba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011abc:	f7ff fc94 	bl	80113e8 <XMC_USBD_lStartWriteXfer>
        }

      }

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32, ep_num);
 8011ac0:	68fa      	ldr	r2, [r7, #12]
 8011ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ac6:	4610      	mov	r0, r2
 8011ac8:	4619      	mov	r1, r3
 8011aca:	f000 f98f 	bl	8011dec <XMC_USBD_ClearEventINEP>
    }
    ep_num++;
 8011ace:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ad2:	3301      	adds	r3, #1
 8011ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  dieptsiz.d32 = 0U;
  mask = daint.ep.in;
  ep_num = 0U;

  while ((uint16_t)mask >> ep_num)
 8011ad8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8011ada:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ade:	fa42 f303 	asr.w	r3, r2, r3
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	f47f af42 	bne.w	801196c <XMC_USBD_lHandleIEPInt+0x2c>

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32, ep_num);
    }
    ep_num++;
  }
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_INEP);
 8011ae8:	200e      	movs	r0, #14
 8011aea:	f000 f907 	bl	8011cfc <XMC_USBD_ClearEvent>
}
 8011aee:	3730      	adds	r7, #48	; 0x30
 8011af0:	46bd      	mov	sp, r7
 8011af2:	bd80      	pop	{r7, pc}
 8011af4:	1ffe88bc 	.word	0x1ffe88bc

08011af8 <XMC_USBD_lHandleRxFLvl>:
 * @brief RX Fifo interrupt handler
 *
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
static void XMC_USBD_lHandleRxFLvl(void)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b082      	sub	sp, #8
 8011afc:	af00      	add	r7, sp, #0
  device_grxsts_data_t data;
  data.d32 = xmc_device.global_register->grxstsp;
 8011afe:	4b1d      	ldr	r3, [pc, #116]	; (8011b74 <XMC_USBD_lHandleRxFLvl+0x7c>)
 8011b00:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011b04:	6a1b      	ldr	r3, [r3, #32]
 8011b06:	607b      	str	r3, [r7, #4]

  switch (data.b.pktsts)
 8011b08:	79bb      	ldrb	r3, [r7, #6]
 8011b0a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8011b0e:	b2db      	uxtb	r3, r3
 8011b10:	3b01      	subs	r3, #1
 8011b12:	2b05      	cmp	r3, #5
 8011b14:	d82a      	bhi.n	8011b6c <XMC_USBD_lHandleRxFLvl+0x74>
 8011b16:	a201      	add	r2, pc, #4	; (adr r2, 8011b1c <XMC_USBD_lHandleRxFLvl+0x24>)
 8011b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b1c:	08011b6d 	.word	0x08011b6d
 8011b20:	08011b35 	.word	0x08011b35
 8011b24:	08011b6d 	.word	0x08011b6d
 8011b28:	08011b6d 	.word	0x08011b6d
 8011b2c:	08011b6d 	.word	0x08011b6d
 8011b30:	08011b51 	.word	0x08011b51
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum, (uint32_t)data.b.bcnt);
 8011b34:	793b      	ldrb	r3, [r7, #4]
 8011b36:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011b3a:	b2db      	uxtb	r3, r3
 8011b3c:	461a      	mov	r2, r3
 8011b3e:	88bb      	ldrh	r3, [r7, #4]
 8011b40:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8011b44:	b29b      	uxth	r3, r3
 8011b46:	4610      	mov	r0, r2
 8011b48:	4619      	mov	r1, r3
 8011b4a:	f7ff fa01 	bl	8010f50 <XMC_USBD_lReadFifo>
      break;
 8011b4e:	e00e      	b.n	8011b6e <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum, (uint32_t)data.b.bcnt);
 8011b50:	793b      	ldrb	r3, [r7, #4]
 8011b52:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011b56:	b2db      	uxtb	r3, r3
 8011b58:	461a      	mov	r2, r3
 8011b5a:	88bb      	ldrh	r3, [r7, #4]
 8011b5c:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8011b60:	b29b      	uxth	r3, r3
 8011b62:	4610      	mov	r0, r2
 8011b64:	4619      	mov	r1, r3
 8011b66:	f7ff f9f3 	bl	8010f50 <XMC_USBD_lReadFifo>
      break;
 8011b6a:	e000      	b.n	8011b6e <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL:
      break;
    default:
      break;
 8011b6c:	bf00      	nop
  }
  /* no need to clear */
}
 8011b6e:	3708      	adds	r7, #8
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	1ffe88bc 	.word	0x1ffe88bc

08011b78 <XMC_USBD_IRQHandler>:
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj)
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b084      	sub	sp, #16
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;
  gintsts_data_t data;

  gintmsk.d32 = xmc_device.global_register->gintmsk;
 8011b80:	4b4f      	ldr	r3, [pc, #316]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011b82:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011b86:	699b      	ldr	r3, [r3, #24]
 8011b88:	60fb      	str	r3, [r7, #12]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8011b8a:	4b4d      	ldr	r3, [pc, #308]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011b8c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011b90:	695a      	ldr	r2, [r3, #20]
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	4013      	ands	r3, r2
 8011b96:	60bb      	str	r3, [r7, #8]

  if (data.b.sofintr)
 8011b98:	7a3b      	ldrb	r3, [r7, #8]
 8011b9a:	f003 0308 	and.w	r3, r3, #8
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d007      	beq.n	8011bb4 <XMC_USBD_IRQHandler+0x3c>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8011ba4:	4b46      	ldr	r3, [pc, #280]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011ba6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011baa:	2009      	movs	r0, #9
 8011bac:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
 8011bae:	2009      	movs	r0, #9
 8011bb0:	f000 f8a4 	bl	8011cfc <XMC_USBD_ClearEvent>
  }
  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	7b5b      	ldrb	r3, [r3, #13]
 8011bb8:	2b01      	cmp	r3, #1
 8011bba:	d119      	bne.n	8011bf0 <XMC_USBD_IRQHandler+0x78>
  {
    if (data.b.rxstsqlvl)
 8011bbc:	7a3b      	ldrb	r3, [r7, #8]
 8011bbe:	f003 0310 	and.w	r3, r3, #16
 8011bc2:	b2db      	uxtb	r3, r3
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d013      	beq.n	8011bf0 <XMC_USBD_IRQHandler+0x78>
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
 8011bc8:	7b3b      	ldrb	r3, [r7, #12]
 8011bca:	f36f 1304 	bfc	r3, #4, #1
 8011bce:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8011bd0:	4b3b      	ldr	r3, [pc, #236]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011bd2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011bd6:	68fa      	ldr	r2, [r7, #12]
 8011bd8:	619a      	str	r2, [r3, #24]
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
 8011bda:	f7ff ff8d 	bl	8011af8 <XMC_USBD_lHandleRxFLvl>
      gintmsk.b.rxstsqlvl = 1U;
 8011bde:	7b3b      	ldrb	r3, [r7, #12]
 8011be0:	f043 0310 	orr.w	r3, r3, #16
 8011be4:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8011be6:	4b36      	ldr	r3, [pc, #216]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011be8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011bec:	68fa      	ldr	r2, [r7, #12]
 8011bee:	619a      	str	r2, [r3, #24]
    }
  }
  if (data.b.erlysuspend)
 8011bf0:	7a7b      	ldrb	r3, [r7, #9]
 8011bf2:	f003 0304 	and.w	r3, r3, #4
 8011bf6:	b2db      	uxtb	r3, r3
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d002      	beq.n	8011c02 <XMC_USBD_IRQHandler+0x8a>
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
 8011bfc:	200a      	movs	r0, #10
 8011bfe:	f000 f87d 	bl	8011cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.usbsuspend)
 8011c02:	7a7b      	ldrb	r3, [r7, #9]
 8011c04:	f003 0308 	and.w	r3, r3, #8
 8011c08:	b2db      	uxtb	r3, r3
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d007      	beq.n	8011c1e <XMC_USBD_IRQHandler+0xa6>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8011c0e:	4b2c      	ldr	r3, [pc, #176]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011c10:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c14:	2006      	movs	r0, #6
 8011c16:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
 8011c18:	2006      	movs	r0, #6
 8011c1a:	f000 f86f 	bl	8011cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.wkupintr)
 8011c1e:	7afb      	ldrb	r3, [r7, #11]
 8011c20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011c24:	b2db      	uxtb	r3, r3
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d007      	beq.n	8011c3a <XMC_USBD_IRQHandler+0xc2>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8011c2a:	4b25      	ldr	r3, [pc, #148]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011c2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c30:	2008      	movs	r0, #8
 8011c32:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8011c34:	2008      	movs	r0, #8
 8011c36:	f000 f861 	bl	8011cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.sessreqintr)
 8011c3a:	7afb      	ldrb	r3, [r7, #11]
 8011c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011c40:	b2db      	uxtb	r3, r3
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d00e      	beq.n	8011c64 <XMC_USBD_IRQHandler+0xec>
  {
    xmc_device.IsPowered = 1U;
 8011c46:	4a1e      	ldr	r2, [pc, #120]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011c48:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8011c4c:	f043 0304 	orr.w	r3, r3, #4
 8011c50:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8011c54:	4b1a      	ldr	r3, [pc, #104]	; (8011cc0 <XMC_USBD_IRQHandler+0x148>)
 8011c56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c5a:	2000      	movs	r0, #0
 8011c5c:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
 8011c5e:	2000      	movs	r0, #0
 8011c60:	f000 f84c 	bl	8011cfc <XMC_USBD_ClearEvent>
  }
  if (data.b.usbreset)
 8011c64:	7a7b      	ldrb	r3, [r7, #9]
 8011c66:	f003 0310 	and.w	r3, r3, #16
 8011c6a:	b2db      	uxtb	r3, r3
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d002      	beq.n	8011c76 <XMC_USBD_IRQHandler+0xfe>
  {
    XMC_USBD_lHandleUSBReset(obj);
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	f7ff fc83 	bl	801157c <XMC_USBD_lHandleUSBReset>
  }
  if (data.b.enumdone)
 8011c76:	7a7b      	ldrb	r3, [r7, #9]
 8011c78:	f003 0320 	and.w	r3, r3, #32
 8011c7c:	b2db      	uxtb	r3, r3
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d001      	beq.n	8011c86 <XMC_USBD_IRQHandler+0x10e>
  {
    XMC_USBD_lHandleEnumDone();
 8011c82:	f7ff fd45 	bl	8011710 <XMC_USBD_lHandleEnumDone>
  }
  if (data.b.inepint)
 8011c86:	7abb      	ldrb	r3, [r7, #10]
 8011c88:	f003 0304 	and.w	r3, r3, #4
 8011c8c:	b2db      	uxtb	r3, r3
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d002      	beq.n	8011c98 <XMC_USBD_IRQHandler+0x120>
  {
    XMC_USBD_lHandleIEPInt(obj);
 8011c92:	6878      	ldr	r0, [r7, #4]
 8011c94:	f7ff fe54 	bl	8011940 <XMC_USBD_lHandleIEPInt>
  }
  if (data.b.outepintr)
 8011c98:	7abb      	ldrb	r3, [r7, #10]
 8011c9a:	f003 0308 	and.w	r3, r3, #8
 8011c9e:	b2db      	uxtb	r3, r3
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d002      	beq.n	8011caa <XMC_USBD_IRQHandler+0x132>
  {
    XMC_USBD_lHandleOEPInt(obj);
 8011ca4:	6878      	ldr	r0, [r7, #4]
 8011ca6:	f7ff fd6f 	bl	8011788 <XMC_USBD_lHandleOEPInt>
  }
  if (data.b.otgintr)
 8011caa:	7a3b      	ldrb	r3, [r7, #8]
 8011cac:	f003 0304 	and.w	r3, r3, #4
 8011cb0:	b2db      	uxtb	r3, r3
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d001      	beq.n	8011cba <XMC_USBD_IRQHandler+0x142>
  {
    XMC_USBD_lHandleOTGInt();
 8011cb6:	f7ff fd07 	bl	80116c8 <XMC_USBD_lHandleOTGInt>
  }

}
 8011cba:	3710      	adds	r7, #16
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}
 8011cc0:	1ffe88bc 	.word	0x1ffe88bc

08011cc4 <XMC_USBD_Enable>:
 *******************************************************************************/
/**
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 8011cc8:	4804      	ldr	r0, [pc, #16]	; (8011cdc <XMC_USBD_Enable+0x18>)
 8011cca:	f7fe fe67 	bl	801099c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  /* Reset and power up */
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8011cce:	4803      	ldr	r0, [pc, #12]	; (8011cdc <XMC_USBD_Enable+0x18>)
 8011cd0:	f7fe fce4 	bl	801069c <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 8011cd4:	f7fe ff0e 	bl	8010af4 <XMC_SCU_POWER_EnableUsb>
}
 8011cd8:	bd80      	pop	{r7, pc}
 8011cda:	bf00      	nop
 8011cdc:	20000080 	.word	0x20000080

08011ce0 <XMC_USBD_Disable>:

/**
 * Disables the USB0 module
 **/
void XMC_USBD_Disable(void)
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	af00      	add	r7, sp, #0
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8011ce4:	4804      	ldr	r0, [pc, #16]	; (8011cf8 <XMC_USBD_Disable+0x18>)
 8011ce6:	f7fe fcbd 	bl	8010664 <XMC_SCU_RESET_AssertPeripheralReset>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 8011cea:	4803      	ldr	r0, [pc, #12]	; (8011cf8 <XMC_USBD_Disable+0x18>)
 8011cec:	f7fe fe3a 	bl	8010964 <XMC_SCU_CLOCK_GatePeripheralClock>
#endif
  XMC_SCU_POWER_DisableUsb();
 8011cf0:	f7fe ff0c 	bl	8010b0c <XMC_SCU_POWER_DisableUsb>
}
 8011cf4:	bd80      	pop	{r7, pc}
 8011cf6:	bf00      	nop
 8011cf8:	20000080 	.word	0x20000080

08011cfc <XMC_USBD_ClearEvent>:

/**
 * Clear the USB device event
 **/
void XMC_USBD_ClearEvent(const XMC_USBD_EVENT_t event)
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b085      	sub	sp, #20
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	4603      	mov	r3, r0
 8011d04:	71fb      	strb	r3, [r7, #7]
  gintsts_data_t clear;
  clear.d32 = 0U;
 8011d06:	2300      	movs	r3, #0
 8011d08:	60fb      	str	r3, [r7, #12]
  switch (event)
 8011d0a:	79fb      	ldrb	r3, [r7, #7]
 8011d0c:	2b0d      	cmp	r3, #13
 8011d0e:	d84c      	bhi.n	8011daa <XMC_USBD_ClearEvent+0xae>
 8011d10:	a201      	add	r2, pc, #4	; (adr r2, 8011d18 <XMC_USBD_ClearEvent+0x1c>)
 8011d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d16:	bf00      	nop
 8011d18:	08011d51 	.word	0x08011d51
 8011d1c:	08011dab 	.word	0x08011dab
 8011d20:	08011dab 	.word	0x08011dab
 8011d24:	08011dab 	.word	0x08011dab
 8011d28:	08011d5b 	.word	0x08011d5b
 8011d2c:	08011dab 	.word	0x08011dab
 8011d30:	08011d65 	.word	0x08011d65
 8011d34:	08011d6f 	.word	0x08011d6f
 8011d38:	08011d79 	.word	0x08011d79
 8011d3c:	08011d83 	.word	0x08011d83
 8011d40:	08011d8d 	.word	0x08011d8d
 8011d44:	08011d97 	.word	0x08011d97
 8011d48:	08011dab 	.word	0x08011dab
 8011d4c:	08011da1 	.word	0x08011da1
  {
    case (XMC_USBD_EVENT_POWER_ON):
      clear.b.sessreqintr = 1U;
 8011d50:	7bfb      	ldrb	r3, [r7, #15]
 8011d52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d56:	73fb      	strb	r3, [r7, #15]
      break;
 8011d58:	e028      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESET):
      clear.b.usbreset = 1U;
 8011d5a:	7b7b      	ldrb	r3, [r7, #13]
 8011d5c:	f043 0310 	orr.w	r3, r3, #16
 8011d60:	737b      	strb	r3, [r7, #13]
      break;
 8011d62:	e023      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SUSPEND):
      clear.b.usbsuspend = 1U;
 8011d64:	7b7b      	ldrb	r3, [r7, #13]
 8011d66:	f043 0308 	orr.w	r3, r3, #8
 8011d6a:	737b      	strb	r3, [r7, #13]
      break;
 8011d6c:	e01e      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESUME):
      clear.b.wkupintr = 1U;
 8011d6e:	7bfb      	ldrb	r3, [r7, #15]
 8011d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d74:	73fb      	strb	r3, [r7, #15]
      break;
 8011d76:	e019      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
      clear.b.wkupintr = 1U;
 8011d78:	7bfb      	ldrb	r3, [r7, #15]
 8011d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8011d80:	e014      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SOF):
      clear.b.sofintr = 1U;
 8011d82:	7b3b      	ldrb	r3, [r7, #12]
 8011d84:	f043 0308 	orr.w	r3, r3, #8
 8011d88:	733b      	strb	r3, [r7, #12]
      break;
 8011d8a:	e00f      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_EARLYSUSPEND):
      clear.b.erlysuspend = 1U;
 8011d8c:	7b7b      	ldrb	r3, [r7, #13]
 8011d8e:	f043 0304 	orr.w	r3, r3, #4
 8011d92:	737b      	strb	r3, [r7, #13]
      break;
 8011d94:	e00a      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_ENUMDONE):
      clear.b.enumdone = 1U;
 8011d96:	7b7b      	ldrb	r3, [r7, #13]
 8011d98:	f043 0320 	orr.w	r3, r3, #32
 8011d9c:	737b      	strb	r3, [r7, #13]
      break;
 8011d9e:	e005      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_OUTEP):
      clear.b.outepintr = 1U;
 8011da0:	7bbb      	ldrb	r3, [r7, #14]
 8011da2:	f043 0308 	orr.w	r3, r3, #8
 8011da6:	73bb      	strb	r3, [r7, #14]
      break;
 8011da8:	e000      	b.n	8011dac <XMC_USBD_ClearEvent+0xb0>
    default:
      break;
 8011daa:	bf00      	nop
  }
  xmc_device.global_register->gintsts = clear.d32;
 8011dac:	4b04      	ldr	r3, [pc, #16]	; (8011dc0 <XMC_USBD_ClearEvent+0xc4>)
 8011dae:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011db2:	68fa      	ldr	r2, [r7, #12]
 8011db4:	615a      	str	r2, [r3, #20]
}
 8011db6:	3714      	adds	r7, #20
 8011db8:	46bd      	mov	sp, r7
 8011dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dbe:	4770      	bx	lr
 8011dc0:	1ffe88bc 	.word	0x1ffe88bc

08011dc4 <XMC_USBD_lClearEventOTG>:

/**
 * Clear the USB OTG events
 **/
static void XMC_USBD_lClearEventOTG(uint32_t event)
{
 8011dc4:	b480      	push	{r7}
 8011dc6:	b085      	sub	sp, #20
 8011dc8:	af00      	add	r7, sp, #0
 8011dca:	6078      	str	r0, [r7, #4]
  gotgint_data_t clear = { .d32 = 0U};
 8011dcc:	2300      	movs	r3, #0
 8011dce:	60fb      	str	r3, [r7, #12]
  clear.d32 = event;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	60fb      	str	r3, [r7, #12]
  xmc_device.global_register->gotgint = clear.d32;
 8011dd4:	4b04      	ldr	r3, [pc, #16]	; (8011de8 <XMC_USBD_lClearEventOTG+0x24>)
 8011dd6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011dda:	68fa      	ldr	r2, [r7, #12]
 8011ddc:	605a      	str	r2, [r3, #4]
}
 8011dde:	3714      	adds	r7, #20
 8011de0:	46bd      	mov	sp, r7
 8011de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de6:	4770      	bx	lr
 8011de8:	1ffe88bc 	.word	0x1ffe88bc

08011dec <XMC_USBD_ClearEventINEP>:

/**
 * Clear the USB IN EP events
 **/
void XMC_USBD_ClearEventINEP(uint32_t event, const uint8_t ep_num)
{
 8011dec:	b480      	push	{r7}
 8011dee:	b085      	sub	sp, #20
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	6078      	str	r0, [r7, #4]
 8011df4:	460b      	mov	r3, r1
 8011df6:	70fb      	strb	r3, [r7, #3]
  diepint_data_t clear;
  clear.d32 = event;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 8011dfc:	78fb      	ldrb	r3, [r7, #3]
 8011dfe:	4a05      	ldr	r2, [pc, #20]	; (8011e14 <XMC_USBD_ClearEventINEP+0x28>)
 8011e00:	336a      	adds	r3, #106	; 0x6a
 8011e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011e06:	68fa      	ldr	r2, [r7, #12]
 8011e08:	609a      	str	r2, [r3, #8]
}
 8011e0a:	3714      	adds	r7, #20
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e12:	4770      	bx	lr
 8011e14:	1ffe88bc 	.word	0x1ffe88bc

08011e18 <XMC_USBD_ClearEventOUTEP>:

/**
 * Clear the USB OUT EP events
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event, const uint8_t ep_num)
{
 8011e18:	b480      	push	{r7}
 8011e1a:	b085      	sub	sp, #20
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
 8011e20:	460b      	mov	r3, r1
 8011e22:	70fb      	strb	r3, [r7, #3]
  doepint_data_t clear;
  clear.d32 = event;
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 8011e28:	78fb      	ldrb	r3, [r7, #3]
 8011e2a:	4a06      	ldr	r2, [pc, #24]	; (8011e44 <XMC_USBD_ClearEventOUTEP+0x2c>)
 8011e2c:	3370      	adds	r3, #112	; 0x70
 8011e2e:	009b      	lsls	r3, r3, #2
 8011e30:	4413      	add	r3, r2
 8011e32:	685b      	ldr	r3, [r3, #4]
 8011e34:	68fa      	ldr	r2, [r7, #12]
 8011e36:	609a      	str	r2, [r3, #8]
}
 8011e38:	3714      	adds	r7, #20
 8011e3a:	46bd      	mov	sp, r7
 8011e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e40:	4770      	bx	lr
 8011e42:	bf00      	nop
 8011e44:	1ffe88bc 	.word	0x1ffe88bc

08011e48 <XMC_USBD_EnableEventOUTEP>:

/**
 * Enable the USB OUT EP events
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
 8011e48:	b480      	push	{r7}
 8011e4a:	b085      	sub	sp, #20
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	6078      	str	r0, [r7, #4]
  doepint_data_t doepint;
  doepint.d32 = event;
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	60fb      	str	r3, [r7, #12]
  xmc_device.device_register->doepmsk |= doepint.d32;
 8011e54:	4b07      	ldr	r3, [pc, #28]	; (8011e74 <XMC_USBD_EnableEventOUTEP+0x2c>)
 8011e56:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011e5a:	4a06      	ldr	r2, [pc, #24]	; (8011e74 <XMC_USBD_EnableEventOUTEP+0x2c>)
 8011e5c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8011e60:	6951      	ldr	r1, [r2, #20]
 8011e62:	68fa      	ldr	r2, [r7, #12]
 8011e64:	430a      	orrs	r2, r1
 8011e66:	615a      	str	r2, [r3, #20]
}
 8011e68:	3714      	adds	r7, #20
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e70:	4770      	bx	lr
 8011e72:	bf00      	nop
 8011e74:	1ffe88bc 	.word	0x1ffe88bc

08011e78 <XMC_USBD_EnableEventINEP>:

/**
 * Enable the USB IN EP events
 **/
void XMC_USBD_EnableEventINEP(uint32_t event)
{
 8011e78:	b480      	push	{r7}
 8011e7a:	b085      	sub	sp, #20
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
  diepint_data_t diepint;
  diepint.d32 = event;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	60fb      	str	r3, [r7, #12]
  xmc_device.device_register->diepmsk |= diepint.d32;
 8011e84:	4b07      	ldr	r3, [pc, #28]	; (8011ea4 <XMC_USBD_EnableEventINEP+0x2c>)
 8011e86:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8011e8a:	4a06      	ldr	r2, [pc, #24]	; (8011ea4 <XMC_USBD_EnableEventINEP+0x2c>)
 8011e8c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8011e90:	6911      	ldr	r1, [r2, #16]
 8011e92:	68fa      	ldr	r2, [r7, #12]
 8011e94:	430a      	orrs	r2, r1
 8011e96:	611a      	str	r2, [r3, #16]
}
 8011e98:	3714      	adds	r7, #20
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea0:	4770      	bx	lr
 8011ea2:	bf00      	nop
 8011ea4:	1ffe88bc 	.word	0x1ffe88bc

08011ea8 <XMC_USBD_GetCapabilities>:

/**
 * Gets the USB device capabilities
 **/
XMC_USBD_CAPABILITIES_t XMC_USBD_GetCapabilities()
{
 8011ea8:	b480      	push	{r7}
 8011eaa:	b083      	sub	sp, #12
 8011eac:	af00      	add	r7, sp, #0
  XMC_USBD_CAPABILITIES_t cap = {0U};
 8011eae:	2300      	movs	r3, #0
 8011eb0:	607b      	str	r3, [r7, #4]
  cap.event_connect = 1U;
 8011eb2:	793b      	ldrb	r3, [r7, #4]
 8011eb4:	f043 0304 	orr.w	r3, r3, #4
 8011eb8:	713b      	strb	r3, [r7, #4]
  cap.event_disconnect = 1U;
 8011eba:	793b      	ldrb	r3, [r7, #4]
 8011ebc:	f043 0308 	orr.w	r3, r3, #8
 8011ec0:	713b      	strb	r3, [r7, #4]
#if UC_SERIES == 45
  cap.event_power_off = 1U;
  cap.event_power_on = 1U;
#else
  cap.event_power_off = 0U;
 8011ec2:	793b      	ldrb	r3, [r7, #4]
 8011ec4:	f36f 0341 	bfc	r3, #1, #1
 8011ec8:	713b      	strb	r3, [r7, #4]
  cap.event_power_on = 0U;
 8011eca:	793b      	ldrb	r3, [r7, #4]
 8011ecc:	f36f 0300 	bfc	r3, #0, #1
 8011ed0:	713b      	strb	r3, [r7, #4]
#endif
  cap.event_high_speed = 0U;
 8011ed2:	793b      	ldrb	r3, [r7, #4]
 8011ed4:	f36f 1345 	bfc	r3, #5, #1
 8011ed8:	713b      	strb	r3, [r7, #4]
  cap.event_remote_wakeup = 1U;
 8011eda:	797b      	ldrb	r3, [r7, #5]
 8011edc:	f043 0301 	orr.w	r3, r3, #1
 8011ee0:	717b      	strb	r3, [r7, #5]
  cap.event_reset = 1U;
 8011ee2:	793b      	ldrb	r3, [r7, #4]
 8011ee4:	f043 0310 	orr.w	r3, r3, #16
 8011ee8:	713b      	strb	r3, [r7, #4]
  cap.event_resume = 1U;
 8011eea:	793b      	ldrb	r3, [r7, #4]
 8011eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ef0:	713b      	strb	r3, [r7, #4]
  cap.event_suspend = 1U;
 8011ef2:	793b      	ldrb	r3, [r7, #4]
 8011ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ef8:	713b      	strb	r3, [r7, #4]
  cap.reserved = 0U;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	f36f 235f 	bfc	r3, #9, #23
 8011f00:	607b      	str	r3, [r7, #4]
  return cap;
 8011f02:	687b      	ldr	r3, [r7, #4]
}
 8011f04:	4618      	mov	r0, r3
 8011f06:	370c      	adds	r7, #12
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0e:	4770      	bx	lr

08011f10 <XMC_USBD_Init>:

/**
 * Initializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Init(XMC_USBD_t *obj)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b08a      	sub	sp, #40	; 0x28
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;

  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
             XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))

  XMC_USBD_Enable();
 8011f18:	f7ff fed4 	bl	8011cc4 <XMC_USBD_Enable>

  usbd_init = obj;
 8011f1c:	4a87      	ldr	r2, [pc, #540]	; (801213c <XMC_USBD_Init+0x22c>)
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	6013      	str	r3, [r2, #0]

  /* Filling out buffer size */
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011f22:	2300      	movs	r3, #0
 8011f24:	627b      	str	r3, [r7, #36]	; 0x24
 8011f26:	e00c      	b.n	8011f42 <XMC_USBD_Init+0x32>
  {
    XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 8011f28:	4a85      	ldr	r2, [pc, #532]	; (8012140 <XMC_USBD_Init+0x230>)
 8011f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f2c:	2140      	movs	r1, #64	; 0x40
 8011f2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8011f32:	4a84      	ldr	r2, [pc, #528]	; (8012144 <XMC_USBD_Init+0x234>)
 8011f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f36:	2140      	movs	r1, #64	; 0x40
 8011f38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  XMC_USBD_Enable();

  usbd_init = obj;

  /* Filling out buffer size */
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f3e:	3301      	adds	r3, #1
 8011f40:	627b      	str	r3, [r7, #36]	; 0x24
 8011f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f44:	2b06      	cmp	r3, #6
 8011f46:	d9ef      	bls.n	8011f28 <XMC_USBD_Init+0x18>
    XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
    XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
  }

  /* clear device status */
  memset((void *)&xmc_device, 0x0U, sizeof(XMC_USBD_DEVICE_t));
 8011f48:	487f      	ldr	r0, [pc, #508]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f4a:	2100      	movs	r1, #0
 8011f4c:	f44f 7202 	mov.w	r2, #520	; 0x208
 8011f50:	f002 fdf9 	bl	8014b46 <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	685b      	ldr	r3, [r3, #4]
 8011f58:	4a7b      	ldr	r2, [pc, #492]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f5a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	689b      	ldr	r3, [r3, #8]
 8011f62:	4a79      	ldr	r2, [pc, #484]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f64:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	623b      	str	r3, [r7, #32]
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t *)(obj->usbd);
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	4a75      	ldr	r2, [pc, #468]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f74:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 8011f78:	6a3b      	ldr	r3, [r7, #32]
 8011f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011f7e:	4a72      	ldr	r2, [pc, #456]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f80:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011f84:	2300      	movs	r3, #0
 8011f86:	627b      	str	r3, [r7, #36]	; 0x24
 8011f88:	e00c      	b.n	8011fa4 <XMC_USBD_Init+0x94>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 8011f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f8c:	3348      	adds	r3, #72	; 0x48
 8011f8e:	015b      	lsls	r3, r3, #5
 8011f90:	6a3a      	ldr	r2, [r7, #32]
 8011f92:	441a      	add	r2, r3
 8011f94:	496c      	ldr	r1, [pc, #432]	; (8012148 <XMC_USBD_Init+0x238>)
 8011f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f98:	336a      	adds	r3, #106	; 0x6a
 8011f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t *)(obj->usbd);
  xmc_device.device_register = ((dwc_otg_device_global_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fa0:	3301      	adds	r3, #1
 8011fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8011fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fa6:	2b06      	cmp	r3, #6
 8011fa8:	d9ef      	bls.n	8011f8a <XMC_USBD_Init+0x7a>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011faa:	2300      	movs	r3, #0
 8011fac:	627b      	str	r3, [r7, #36]	; 0x24
 8011fae:	e00d      	b.n	8011fcc <XMC_USBD_Init+0xbc>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
 8011fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fb2:	3358      	adds	r3, #88	; 0x58
 8011fb4:	015b      	lsls	r3, r3, #5
 8011fb6:	6a3a      	ldr	r2, [r7, #32]
 8011fb8:	441a      	add	r2, r3
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
 8011fba:	4963      	ldr	r1, [pc, #396]	; (8012148 <XMC_USBD_Init+0x238>)
 8011fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fbe:	3370      	adds	r3, #112	; 0x70
 8011fc0:	009b      	lsls	r3, r3, #2
 8011fc2:	440b      	add	r3, r1
 8011fc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t *)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
                                         ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_EPS; i++)
 8011fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc8:	3301      	adds	r3, #1
 8011fca:	627b      	str	r3, [r7, #36]	; 0x24
 8011fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fce:	2b06      	cmp	r3, #6
 8011fd0:	d9ee      	bls.n	8011fb0 <XMC_USBD_Init+0xa0>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8011fd2:	2300      	movs	r3, #0
 8011fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8011fd6:	e00c      	b.n	8011ff2 <XMC_USBD_Init+0xe2>
  {
    xmc_device.fifo[i] = (uint32_t *)(XMC_USBD_BASE_ADDRESS +
                                      XMC_USBD_TX_FIFO_REG_OFFSET +
 8011fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fda:	3301      	adds	r3, #1
 8011fdc:	031b      	lsls	r3, r3, #12
 8011fde:	6a3a      	ldr	r2, [r7, #32]
 8011fe0:	441a      	add	r2, r3
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
  {
    xmc_device.fifo[i] = (uint32_t *)(XMC_USBD_BASE_ADDRESS +
 8011fe2:	4959      	ldr	r1, [pc, #356]	; (8012148 <XMC_USBD_Init+0x238>)
 8011fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fe6:	3378      	adds	r3, #120	; 0x78
 8011fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t *)(XMC_USBD_BASE_ADDRESS +
                                          DWC_DEV_OUT_EP_REG_OFFSET +
                                          ((uint32_t)DWC_EP_REG_OFFSET * i));
  }
  for (i = 0U; i < (uint32_t)XMC_USBD_NUM_TX_FIFOS; i++)
 8011fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fee:	3301      	adds	r3, #1
 8011ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8011ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ff4:	2b06      	cmp	r3, #6
 8011ff6:	d9ef      	bls.n	8011fd8 <XMC_USBD_Init+0xc8>
                                      (i * XMC_USBD_TX_FIFO_OFFSET));
  }
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 8011ff8:	4b53      	ldr	r3, [pc, #332]	; (8012148 <XMC_USBD_Init+0x238>)
 8011ffa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8011ffe:	689b      	ldr	r3, [r3, #8]
 8012000:	61fb      	str	r3, [r7, #28]
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
 8012002:	7f3b      	ldrb	r3, [r7, #28]
 8012004:	f043 0301 	orr.w	r3, r3, #1
 8012008:	773b      	strb	r3, [r7, #28]
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 801200a:	7f3b      	ldrb	r3, [r7, #28]
 801200c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012010:	773b      	strb	r3, [r7, #28]
  if (obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	7b5b      	ldrb	r3, [r3, #13]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d104      	bne.n	8012024 <XMC_USBD_Init+0x114>
  {
    /* Enable dma if needed */
    gahbcfg.b.dmaenable = 1U; /* enable dma if needed */
 801201a:	7f3b      	ldrb	r3, [r7, #28]
 801201c:	f043 0320 	orr.w	r3, r3, #32
 8012020:	773b      	strb	r3, [r7, #28]
 8012022:	e003      	b.n	801202c <XMC_USBD_Init+0x11c>
  }
  else
  {
    gahbcfg.b.dmaenable = 0U;
 8012024:	7f3b      	ldrb	r3, [r7, #28]
 8012026:	f36f 1345 	bfc	r3, #5, #1
 801202a:	773b      	strb	r3, [r7, #28]
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 801202c:	4b46      	ldr	r3, [pc, #280]	; (8012148 <XMC_USBD_Init+0x238>)
 801202e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8012032:	69fa      	ldr	r2, [r7, #28]
 8012034:	609a      	str	r2, [r3, #8]
  /* configure usb details */
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8012036:	4b44      	ldr	r3, [pc, #272]	; (8012148 <XMC_USBD_Init+0x238>)
 8012038:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 801203c:	68db      	ldr	r3, [r3, #12]
 801203e:	61bb      	str	r3, [r7, #24]
  gusbcfg.b.force_dev_mode = 1U; /* force us into device mode */
 8012040:	7efb      	ldrb	r3, [r7, #27]
 8012042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012046:	76fb      	strb	r3, [r7, #27]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 8012048:	7e7b      	ldrb	r3, [r7, #25]
 801204a:	f043 0301 	orr.w	r3, r3, #1
 801204e:	767b      	strb	r3, [r7, #25]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8012050:	4b3d      	ldr	r3, [pc, #244]	; (8012148 <XMC_USBD_Init+0x238>)
 8012052:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8012056:	69ba      	ldr	r2, [r7, #24]
 8012058:	60da      	str	r2, [r3, #12]

  /* Device init */
  /* configure device speed */
  dcfg.d32 = xmc_device.device_register->dcfg;
 801205a:	4b3b      	ldr	r3, [pc, #236]	; (8012148 <XMC_USBD_Init+0x238>)
 801205c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	617b      	str	r3, [r7, #20]
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 8012064:	7d3b      	ldrb	r3, [r7, #20]
 8012066:	f043 0303 	orr.w	r3, r3, #3
 801206a:	753b      	strb	r3, [r7, #20]
  dcfg.b.descdma = 0U;
 801206c:	7dbb      	ldrb	r3, [r7, #22]
 801206e:	f36f 13c7 	bfc	r3, #7, #1
 8012072:	75bb      	strb	r3, [r7, #22]
  xmc_device.device_register->dcfg = dcfg.d32;
 8012074:	4b34      	ldr	r3, [pc, #208]	; (8012148 <XMC_USBD_Init+0x238>)
 8012076:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801207a:	697a      	ldr	r2, [r7, #20]
 801207c:	601a      	str	r2, [r3, #0]
  /* configure device functions */
  dctl.d32 = xmc_device.device_register->dctl;
 801207e:	4b32      	ldr	r3, [pc, #200]	; (8012148 <XMC_USBD_Init+0x238>)
 8012080:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012084:	685b      	ldr	r3, [r3, #4]
 8012086:	613b      	str	r3, [r7, #16]
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 8012088:	7c3b      	ldrb	r3, [r7, #16]
 801208a:	f043 0302 	orr.w	r3, r3, #2
 801208e:	743b      	strb	r3, [r7, #16]
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 8012090:	4b2d      	ldr	r3, [pc, #180]	; (8012148 <XMC_USBD_Init+0x238>)
 8012092:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012096:	693a      	ldr	r2, [r7, #16]
 8012098:	605a      	str	r2, [r3, #4]
  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
 801209a:	2010      	movs	r0, #16
 801209c:	f7ff f81e 	bl	80110dc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 80120a0:	f7ff f85e 	bl	8011160 <XMC_USBD_lFlushRXFifo>
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 80120a4:	4b28      	ldr	r3, [pc, #160]	; (8012148 <XMC_USBD_Init+0x238>)
 80120a6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80120aa:	2200      	movs	r2, #0
 80120ac:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 80120ae:	4b26      	ldr	r3, [pc, #152]	; (8012148 <XMC_USBD_Init+0x238>)
 80120b0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80120b4:	f04f 32ff 	mov.w	r2, #4294967295
 80120b8:	615a      	str	r2, [r3, #20]

  gintmsk.d32 = 0U;
 80120ba:	2300      	movs	r3, #0
 80120bc:	60fb      	str	r3, [r7, #12]
  /* enable common interrupts */
  gintmsk.b.modemismatch = 1U;
 80120be:	7b3b      	ldrb	r3, [r7, #12]
 80120c0:	f043 0302 	orr.w	r3, r3, #2
 80120c4:	733b      	strb	r3, [r7, #12]
  gintmsk.b.otgintr = 1U;
 80120c6:	7b3b      	ldrb	r3, [r7, #12]
 80120c8:	f043 0304 	orr.w	r3, r3, #4
 80120cc:	733b      	strb	r3, [r7, #12]
  gintmsk.b.sessreqintr = 1U;
 80120ce:	7bfb      	ldrb	r3, [r7, #15]
 80120d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120d4:	73fb      	strb	r3, [r7, #15]
  /* enable device interrupts */
  gintmsk.b.usbreset = 1U;
 80120d6:	7b7b      	ldrb	r3, [r7, #13]
 80120d8:	f043 0310 	orr.w	r3, r3, #16
 80120dc:	737b      	strb	r3, [r7, #13]
  gintmsk.b.enumdone = 1U;
 80120de:	7b7b      	ldrb	r3, [r7, #13]
 80120e0:	f043 0320 	orr.w	r3, r3, #32
 80120e4:	737b      	strb	r3, [r7, #13]
  gintmsk.b.erlysuspend = 1U;
 80120e6:	7b7b      	ldrb	r3, [r7, #13]
 80120e8:	f043 0304 	orr.w	r3, r3, #4
 80120ec:	737b      	strb	r3, [r7, #13]
  gintmsk.b.usbsuspend = 1U;
 80120ee:	7b7b      	ldrb	r3, [r7, #13]
 80120f0:	f043 0308 	orr.w	r3, r3, #8
 80120f4:	737b      	strb	r3, [r7, #13]
  gintmsk.b.wkupintr = 1U;
 80120f6:	7bfb      	ldrb	r3, [r7, #15]
 80120f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80120fc:	73fb      	strb	r3, [r7, #15]
  gintmsk.b.sofintr = 1U;
 80120fe:	7b3b      	ldrb	r3, [r7, #12]
 8012100:	f043 0308 	orr.w	r3, r3, #8
 8012104:	733b      	strb	r3, [r7, #12]
  if (obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	7b5b      	ldrb	r3, [r3, #13]
 801210a:	2b01      	cmp	r3, #1
 801210c:	d103      	bne.n	8012116 <XMC_USBD_Init+0x206>
  {
    gintmsk.b.rxstsqlvl = 1U;
 801210e:	7b3b      	ldrb	r3, [r7, #12]
 8012110:	f043 0310 	orr.w	r3, r3, #16
 8012114:	733b      	strb	r3, [r7, #12]
  }
  gintmsk.b.outepintr = 1U;
 8012116:	7bbb      	ldrb	r3, [r7, #14]
 8012118:	f043 0308 	orr.w	r3, r3, #8
 801211c:	73bb      	strb	r3, [r7, #14]
  gintmsk.b.inepintr = 1U;
 801211e:	7bbb      	ldrb	r3, [r7, #14]
 8012120:	f043 0304 	orr.w	r3, r3, #4
 8012124:	73bb      	strb	r3, [r7, #14]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 8012126:	4b08      	ldr	r3, [pc, #32]	; (8012148 <XMC_USBD_Init+0x238>)
 8012128:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 801212c:	68fa      	ldr	r2, [r7, #12]
 801212e:	619a      	str	r2, [r3, #24]
  return XMC_USBD_STATUS_OK;
 8012130:	2300      	movs	r3, #0
}
 8012132:	4618      	mov	r0, r3
 8012134:	3728      	adds	r7, #40	; 0x28
 8012136:	46bd      	mov	sp, r7
 8012138:	bd80      	pop	{r7, pc}
 801213a:	bf00      	nop
 801213c:	1ffe8888 	.word	0x1ffe8888
 8012140:	1ffe8850 	.word	0x1ffe8850
 8012144:	1ffe886c 	.word	0x1ffe886c
 8012148:	1ffe88bc 	.word	0x1ffe88bc

0801214c <XMC_USBD_Uninitialize>:

/**
 * Uninitializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize()
{
 801214c:	b580      	push	{r7, lr}
 801214e:	b082      	sub	sp, #8
 8012150:	af00      	add	r7, sp, #0
  /* Disconnect the device */
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 8012152:	4b0c      	ldr	r3, [pc, #48]	; (8012184 <XMC_USBD_Uninitialize+0x38>)
 8012154:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012158:	685b      	ldr	r3, [r3, #4]
 801215a:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 801215c:	793b      	ldrb	r3, [r7, #4]
 801215e:	f043 0302 	orr.w	r3, r3, #2
 8012162:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8012164:	4b07      	ldr	r3, [pc, #28]	; (8012184 <XMC_USBD_Uninitialize+0x38>)
 8012166:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801216a:	687a      	ldr	r2, [r7, #4]
 801216c:	605a      	str	r2, [r3, #4]
  /* clean up */
  memset((void *)&xmc_device, 0U, sizeof(xmc_device));
 801216e:	4805      	ldr	r0, [pc, #20]	; (8012184 <XMC_USBD_Uninitialize+0x38>)
 8012170:	2100      	movs	r1, #0
 8012172:	f44f 7202 	mov.w	r2, #520	; 0x208
 8012176:	f002 fce6 	bl	8014b46 <memset>
  return XMC_USBD_STATUS_OK;
 801217a:	2300      	movs	r3, #0
}
 801217c:	4618      	mov	r0, r3
 801217e:	3708      	adds	r7, #8
 8012180:	46bd      	mov	sp, r7
 8012182:	bd80      	pop	{r7, pc}
 8012184:	1ffe88bc 	.word	0x1ffe88bc

08012188 <XMC_USBD_DeviceConnect>:

/**
 * Connects the USB device to host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect()
{
 8012188:	b480      	push	{r7}
 801218a:	b083      	sub	sp, #12
 801218c:	af00      	add	r7, sp, #0
  /* Just disable softdisconnect */
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 801218e:	4b0a      	ldr	r3, [pc, #40]	; (80121b8 <XMC_USBD_DeviceConnect+0x30>)
 8012190:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012194:	685b      	ldr	r3, [r3, #4]
 8012196:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 0U;
 8012198:	793b      	ldrb	r3, [r7, #4]
 801219a:	f36f 0341 	bfc	r3, #1, #1
 801219e:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80121a0:	4b05      	ldr	r3, [pc, #20]	; (80121b8 <XMC_USBD_DeviceConnect+0x30>)
 80121a2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80121a6:	687a      	ldr	r2, [r7, #4]
 80121a8:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 80121aa:	2300      	movs	r3, #0
}
 80121ac:	4618      	mov	r0, r3
 80121ae:	370c      	adds	r7, #12
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr
 80121b8:	1ffe88bc 	.word	0x1ffe88bc

080121bc <XMC_USBD_DeviceDisconnect>:

/**
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect()
{
 80121bc:	b480      	push	{r7}
 80121be:	b083      	sub	sp, #12
 80121c0:	af00      	add	r7, sp, #0
  dctl_data_t dctl;
  dctl.d32 = xmc_device.device_register->dctl;
 80121c2:	4b0a      	ldr	r3, [pc, #40]	; (80121ec <XMC_USBD_DeviceDisconnect+0x30>)
 80121c4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80121c8:	685b      	ldr	r3, [r3, #4]
 80121ca:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 80121cc:	793b      	ldrb	r3, [r7, #4]
 80121ce:	f043 0302 	orr.w	r3, r3, #2
 80121d2:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80121d4:	4b05      	ldr	r3, [pc, #20]	; (80121ec <XMC_USBD_DeviceDisconnect+0x30>)
 80121d6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80121da:	687a      	ldr	r2, [r7, #4]
 80121dc:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 80121de:	2300      	movs	r3, #0
}
 80121e0:	4618      	mov	r0, r3
 80121e2:	370c      	adds	r7, #12
 80121e4:	46bd      	mov	sp, r7
 80121e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ea:	4770      	bx	lr
 80121ec:	1ffe88bc 	.word	0x1ffe88bc

080121f0 <XMC_USBD_DeviceGetState>:

/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b084      	sub	sp, #16
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	6078      	str	r0, [r7, #4]
  XMC_USBD_STATE_t state = {0U};
 80121f8:	2300      	movs	r3, #0
 80121fa:	60fb      	str	r3, [r7, #12]
  state.speed = XMC_USBD_SPEED_FULL;
 80121fc:	7b3b      	ldrb	r3, [r7, #12]
 80121fe:	2201      	movs	r2, #1
 8012200:	f362 03c4 	bfi	r3, r2, #3, #2
 8012204:	733b      	strb	r3, [r7, #12]
  state.connected = xmc_device.IsConnected;
 8012206:	4b12      	ldr	r3, [pc, #72]	; (8012250 <XMC_USBD_DeviceGetState+0x60>)
 8012208:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 801220c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8012210:	b2da      	uxtb	r2, r3
 8012212:	7b3b      	ldrb	r3, [r7, #12]
 8012214:	f362 0341 	bfi	r3, r2, #1, #1
 8012218:	733b      	strb	r3, [r7, #12]
  state.active = XMC_USBD_lDeviceActive(obj);
 801221a:	6878      	ldr	r0, [r7, #4]
 801221c:	f7fe fe62 	bl	8010ee4 <XMC_USBD_lDeviceActive>
 8012220:	4603      	mov	r3, r0
 8012222:	f003 0301 	and.w	r3, r3, #1
 8012226:	b2da      	uxtb	r2, r3
 8012228:	7b3b      	ldrb	r3, [r7, #12]
 801222a:	f362 0382 	bfi	r3, r2, #2, #1
 801222e:	733b      	strb	r3, [r7, #12]
  state.powered = xmc_device.IsPowered;
 8012230:	4b07      	ldr	r3, [pc, #28]	; (8012250 <XMC_USBD_DeviceGetState+0x60>)
 8012232:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8012236:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801223a:	b2da      	uxtb	r2, r3
 801223c:	7b3b      	ldrb	r3, [r7, #12]
 801223e:	f362 0300 	bfi	r3, r2, #0, #1
 8012242:	733b      	strb	r3, [r7, #12]
  return state;
 8012244:	68fb      	ldr	r3, [r7, #12]
}
 8012246:	4618      	mov	r0, r3
 8012248:	3710      	adds	r7, #16
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}
 801224e:	bf00      	nop
 8012250:	1ffe88bc 	.word	0x1ffe88bc

08012254 <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b084      	sub	sp, #16
 8012258:	af00      	add	r7, sp, #0
 801225a:	4603      	mov	r3, r0
 801225c:	6039      	str	r1, [r7, #0]
 801225e:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8012260:	79fb      	ldrb	r3, [r7, #7]
 8012262:	f003 030f 	and.w	r3, r3, #15
 8012266:	2234      	movs	r2, #52	; 0x34
 8012268:	fb02 f303 	mul.w	r3, r2, r3
 801226c:	4a1b      	ldr	r2, [pc, #108]	; (80122dc <XMC_USBD_EndpointReadStart+0x88>)
 801226e:	4413      	add	r3, r2
 8012270:	60bb      	str	r3, [r7, #8]
  XMC_USBD_STATUS_t result;

  if (ep->outInUse || !ep->isConfigured)
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	685b      	ldr	r3, [r3, #4]
 8012276:	091b      	lsrs	r3, r3, #4
 8012278:	f003 0301 	and.w	r3, r3, #1
 801227c:	b2db      	uxtb	r3, r3
 801227e:	2b00      	cmp	r3, #0
 8012280:	d106      	bne.n	8012290 <XMC_USBD_EndpointReadStart+0x3c>
 8012282:	68bb      	ldr	r3, [r7, #8]
 8012284:	791b      	ldrb	r3, [r3, #4]
 8012286:	f003 0304 	and.w	r3, r3, #4
 801228a:	b2db      	uxtb	r3, r3
 801228c:	2b00      	cmp	r3, #0
 801228e:	d102      	bne.n	8012296 <XMC_USBD_EndpointReadStart+0x42>
  {
    result = XMC_USBD_STATUS_ERROR;
 8012290:	2301      	movs	r3, #1
 8012292:	73fb      	strb	r3, [r7, #15]
 8012294:	e01c      	b.n	80122d0 <XMC_USBD_EndpointReadStart+0x7c>
  }
  else
  {
    /* short the length to buffer size if needed */
    if (size > ep->outBufferSize)
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	695a      	ldr	r2, [r3, #20]
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	429a      	cmp	r2, r3
 801229e:	d202      	bcs.n	80122a6 <XMC_USBD_EndpointReadStart+0x52>
    {
      size = ep->outBufferSize;
 80122a0:	68bb      	ldr	r3, [r7, #8]
 80122a2:	695b      	ldr	r3, [r3, #20]
 80122a4:	603b      	str	r3, [r7, #0]
    }
    /* set ep values */
    ep->xferTotal = size;
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	683a      	ldr	r2, [r7, #0]
 80122aa:	631a      	str	r2, [r3, #48]	; 0x30
    ep->xferCount = 0U;
 80122ac:	68bb      	ldr	r3, [r7, #8]
 80122ae:	2200      	movs	r2, #0
 80122b0:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferLength = 0U;
 80122b2:	68bb      	ldr	r3, [r7, #8]
 80122b4:	2200      	movs	r2, #0
 80122b6:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferBuffer = ep->outBuffer;
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	68da      	ldr	r2, [r3, #12]
 80122bc:	68bb      	ldr	r3, [r7, #8]
 80122be:	625a      	str	r2, [r3, #36]	; 0x24
    ep->outBytesAvailable = 0U;
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	2200      	movs	r2, #0
 80122c4:	611a      	str	r2, [r3, #16]
    XMC_USBD_lStartReadXfer(ep);
 80122c6:	68b8      	ldr	r0, [r7, #8]
 80122c8:	f7fe ffd2 	bl	8011270 <XMC_USBD_lStartReadXfer>
    result = XMC_USBD_STATUS_OK;
 80122cc:	2300      	movs	r3, #0
 80122ce:	73fb      	strb	r3, [r7, #15]
  }
  return result;
 80122d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80122d2:	4618      	mov	r0, r3
 80122d4:	3710      	adds	r7, #16
 80122d6:	46bd      	mov	sp, r7
 80122d8:	bd80      	pop	{r7, pc}
 80122da:	bf00      	nop
 80122dc:	1ffe88bc 	.word	0x1ffe88bc

080122e0 <XMC_USBD_EndpointRead>:

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num, uint8_t *buffer, uint32_t length)
{
 80122e0:	b580      	push	{r7, lr}
 80122e2:	b086      	sub	sp, #24
 80122e4:	af00      	add	r7, sp, #0
 80122e6:	4603      	mov	r3, r0
 80122e8:	60b9      	str	r1, [r7, #8]
 80122ea:	607a      	str	r2, [r7, #4]
 80122ec:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 80122ee:	7bfb      	ldrb	r3, [r7, #15]
 80122f0:	2234      	movs	r2, #52	; 0x34
 80122f2:	fb02 f303 	mul.w	r3, r2, r3
 80122f6:	4a17      	ldr	r2, [pc, #92]	; (8012354 <XMC_USBD_EndpointRead+0x74>)
 80122f8:	4413      	add	r3, r2
 80122fa:	617b      	str	r3, [r7, #20]
  if (length > ep->outBytesAvailable)
 80122fc:	697b      	ldr	r3, [r7, #20]
 80122fe:	691a      	ldr	r2, [r3, #16]
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	429a      	cmp	r2, r3
 8012304:	d202      	bcs.n	801230c <XMC_USBD_EndpointRead+0x2c>
  {
    length = ep->outBytesAvailable;
 8012306:	697b      	ldr	r3, [r7, #20]
 8012308:	691b      	ldr	r3, [r3, #16]
 801230a:	607b      	str	r3, [r7, #4]
  }
  memcpy(buffer, &ep->outBuffer[ep->outOffset], length);
 801230c:	697b      	ldr	r3, [r7, #20]
 801230e:	68da      	ldr	r2, [r3, #12]
 8012310:	697b      	ldr	r3, [r7, #20]
 8012312:	699b      	ldr	r3, [r3, #24]
 8012314:	4413      	add	r3, r2
 8012316:	68b8      	ldr	r0, [r7, #8]
 8012318:	4619      	mov	r1, r3
 801231a:	687a      	ldr	r2, [r7, #4]
 801231c:	f002 fc08 	bl	8014b30 <memcpy>
  ep->outBytesAvailable -= length;
 8012320:	697b      	ldr	r3, [r7, #20]
 8012322:	691a      	ldr	r2, [r3, #16]
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	1ad2      	subs	r2, r2, r3
 8012328:	697b      	ldr	r3, [r7, #20]
 801232a:	611a      	str	r2, [r3, #16]
  if (ep->outBytesAvailable)
 801232c:	697b      	ldr	r3, [r7, #20]
 801232e:	691b      	ldr	r3, [r3, #16]
 8012330:	2b00      	cmp	r3, #0
 8012332:	d006      	beq.n	8012342 <XMC_USBD_EndpointRead+0x62>
  {
    ep->outOffset += length;
 8012334:	697b      	ldr	r3, [r7, #20]
 8012336:	699a      	ldr	r2, [r3, #24]
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	441a      	add	r2, r3
 801233c:	697b      	ldr	r3, [r7, #20]
 801233e:	619a      	str	r2, [r3, #24]
 8012340:	e002      	b.n	8012348 <XMC_USBD_EndpointRead+0x68>
  }
  else
  {
    ep->outOffset = 0U;
 8012342:	697b      	ldr	r3, [r7, #20]
 8012344:	2200      	movs	r2, #0
 8012346:	619a      	str	r2, [r3, #24]
  }
  return (int32_t)length;
 8012348:	687b      	ldr	r3, [r7, #4]
}
 801234a:	4618      	mov	r0, r3
 801234c:	3718      	adds	r7, #24
 801234e:	46bd      	mov	sp, r7
 8012350:	bd80      	pop	{r7, pc}
 8012352:	bf00      	nop
 8012354:	1ffe88bc 	.word	0x1ffe88bc

08012358 <XMC_USBD_EndpointWrite>:

/**
 * Writes number of bytes in to the USB IN endpoint.
 **/
int32_t XMC_USBD_EndpointWrite(const uint8_t ep_num, const uint8_t *buffer, uint32_t length)
{
 8012358:	b580      	push	{r7, lr}
 801235a:	b086      	sub	sp, #24
 801235c:	af00      	add	r7, sp, #0
 801235e:	4603      	mov	r3, r0
 8012360:	60b9      	str	r1, [r7, #8]
 8012362:	607a      	str	r2, [r7, #4]
 8012364:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8012366:	7bfb      	ldrb	r3, [r7, #15]
 8012368:	f003 030f 	and.w	r3, r3, #15
 801236c:	2234      	movs	r2, #52	; 0x34
 801236e:	fb02 f303 	mul.w	r3, r2, r3
 8012372:	4a22      	ldr	r2, [pc, #136]	; (80123fc <XMC_USBD_EndpointWrite+0xa4>)
 8012374:	4413      	add	r3, r2
 8012376:	613b      	str	r3, [r7, #16]
  int32_t result;
  if (!ep->isConfigured)
 8012378:	693b      	ldr	r3, [r7, #16]
 801237a:	791b      	ldrb	r3, [r3, #4]
 801237c:	f003 0304 	and.w	r3, r3, #4
 8012380:	b2db      	uxtb	r3, r3
 8012382:	2b00      	cmp	r3, #0
 8012384:	d102      	bne.n	801238c <XMC_USBD_EndpointWrite+0x34>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 8012386:	2301      	movs	r3, #1
 8012388:	617b      	str	r3, [r7, #20]
 801238a:	e031      	b.n	80123f0 <XMC_USBD_EndpointWrite+0x98>
  }
  else if (ep->inInUse == 1U)
 801238c:	693b      	ldr	r3, [r7, #16]
 801238e:	685b      	ldr	r3, [r3, #4]
 8012390:	08db      	lsrs	r3, r3, #3
 8012392:	f003 0301 	and.w	r3, r3, #1
 8012396:	b2db      	uxtb	r3, r3
 8012398:	2b01      	cmp	r3, #1
 801239a:	d102      	bne.n	80123a2 <XMC_USBD_EndpointWrite+0x4a>
  {
    result = (int32_t)0;
 801239c:	2300      	movs	r3, #0
 801239e:	617b      	str	r3, [r7, #20]
 80123a0:	e026      	b.n	80123f0 <XMC_USBD_EndpointWrite+0x98>
  }
  else
  {
    if (length > ep->inBufferSize)
 80123a2:	693b      	ldr	r3, [r7, #16]
 80123a4:	6a1a      	ldr	r2, [r3, #32]
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	429a      	cmp	r2, r3
 80123aa:	d202      	bcs.n	80123b2 <XMC_USBD_EndpointWrite+0x5a>
    {
      length = ep->inBufferSize;
 80123ac:	693b      	ldr	r3, [r7, #16]
 80123ae:	6a1b      	ldr	r3, [r3, #32]
 80123b0:	607b      	str	r3, [r7, #4]
    }
    /* copy data into input buffer for DMA and FIFO mode */
    memcpy(ep->inBuffer, (const void *)buffer, length);
 80123b2:	693b      	ldr	r3, [r7, #16]
 80123b4:	69db      	ldr	r3, [r3, #28]
 80123b6:	4618      	mov	r0, r3
 80123b8:	68b9      	ldr	r1, [r7, #8]
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	f002 fbb8 	bl	8014b30 <memcpy>
    ep->xferBuffer = ep->inBuffer;
 80123c0:	693b      	ldr	r3, [r7, #16]
 80123c2:	69da      	ldr	r2, [r3, #28]
 80123c4:	693b      	ldr	r3, [r7, #16]
 80123c6:	625a      	str	r2, [r3, #36]	; 0x24
    ep->xferTotal = length;
 80123c8:	693b      	ldr	r3, [r7, #16]
 80123ca:	687a      	ldr	r2, [r7, #4]
 80123cc:	631a      	str	r2, [r3, #48]	; 0x30
    /* set transfer values */
    ep->xferLength = 0U;
 80123ce:	693b      	ldr	r3, [r7, #16]
 80123d0:	2200      	movs	r2, #0
 80123d2:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferCount = 0U;
 80123d4:	693b      	ldr	r3, [r7, #16]
 80123d6:	2200      	movs	r2, #0
 80123d8:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->inInUse = 1U;
 80123da:	693b      	ldr	r3, [r7, #16]
 80123dc:	685a      	ldr	r2, [r3, #4]
 80123de:	f042 0208 	orr.w	r2, r2, #8
 80123e2:	605a      	str	r2, [r3, #4]
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
 80123e4:	6938      	ldr	r0, [r7, #16]
 80123e6:	f7fe ffff 	bl	80113e8 <XMC_USBD_lStartWriteXfer>
    result = (int32_t)ep->xferTotal;
 80123ea:	693b      	ldr	r3, [r7, #16]
 80123ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80123ee:	617b      	str	r3, [r7, #20]
  }
  return result;
 80123f0:	697b      	ldr	r3, [r7, #20]
}
 80123f2:	4618      	mov	r0, r3
 80123f4:	3718      	adds	r7, #24
 80123f6:	46bd      	mov	sp, r7
 80123f8:	bd80      	pop	{r7, pc}
 80123fa:	bf00      	nop
 80123fc:	1ffe88bc 	.word	0x1ffe88bc

08012400 <XMC_USBD_DeviceSetAddress>:

/**
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address, const XMC_USBD_SET_ADDRESS_STAGE_t stage)
{
 8012400:	b480      	push	{r7}
 8012402:	b085      	sub	sp, #20
 8012404:	af00      	add	r7, sp, #0
 8012406:	4603      	mov	r3, r0
 8012408:	460a      	mov	r2, r1
 801240a:	71fb      	strb	r3, [r7, #7]
 801240c:	4613      	mov	r3, r2
 801240e:	71bb      	strb	r3, [r7, #6]
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 8012410:	4b0d      	ldr	r3, [pc, #52]	; (8012448 <XMC_USBD_DeviceSetAddress+0x48>)
 8012412:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	60fb      	str	r3, [r7, #12]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 801241a:	79bb      	ldrb	r3, [r7, #6]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d10c      	bne.n	801243a <XMC_USBD_DeviceSetAddress+0x3a>
  {
    data.b.devaddr = address;
 8012420:	79fb      	ldrb	r3, [r7, #7]
 8012422:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012426:	b2da      	uxtb	r2, r3
 8012428:	89bb      	ldrh	r3, [r7, #12]
 801242a:	f362 130a 	bfi	r3, r2, #4, #7
 801242e:	81bb      	strh	r3, [r7, #12]
    xmc_device.device_register->dcfg = data.d32;
 8012430:	4b05      	ldr	r3, [pc, #20]	; (8012448 <XMC_USBD_DeviceSetAddress+0x48>)
 8012432:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012436:	68fa      	ldr	r2, [r7, #12]
 8012438:	601a      	str	r2, [r3, #0]
  }
  return XMC_USBD_STATUS_OK;
 801243a:	2300      	movs	r3, #0
}
 801243c:	4618      	mov	r0, r3
 801243e:	3714      	adds	r7, #20
 8012440:	46bd      	mov	sp, r7
 8012442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012446:	4770      	bx	lr
 8012448:	1ffe88bc 	.word	0x1ffe88bc

0801244c <XMC_USBD_EndpointStall>:

/**
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall)
{
 801244c:	b480      	push	{r7}
 801244e:	b085      	sub	sp, #20
 8012450:	af00      	add	r7, sp, #0
 8012452:	4603      	mov	r3, r0
 8012454:	460a      	mov	r2, r1
 8012456:	71fb      	strb	r3, [r7, #7]
 8012458:	4613      	mov	r3, r2
 801245a:	71bb      	strb	r3, [r7, #6]
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 801245c:	79fb      	ldrb	r3, [r7, #7]
 801245e:	f003 030f 	and.w	r3, r3, #15
 8012462:	2234      	movs	r2, #52	; 0x34
 8012464:	fb02 f303 	mul.w	r3, r2, r3
 8012468:	4a4a      	ldr	r2, [pc, #296]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 801246a:	4413      	add	r3, r2
 801246c:	60fb      	str	r3, [r7, #12]
  if (stall)
 801246e:	79bb      	ldrb	r3, [r7, #6]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d040      	beq.n	80124f6 <XMC_USBD_EndpointStall+0xaa>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8012474:	79fb      	ldrb	r3, [r7, #7]
 8012476:	b25b      	sxtb	r3, r3
 8012478:	2b00      	cmp	r3, #0
 801247a:	da1a      	bge.n	80124b2 <XMC_USBD_EndpointStall+0x66>
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	781b      	ldrb	r3, [r3, #0]
 8012480:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012484:	b2db      	uxtb	r3, r3
 8012486:	4a43      	ldr	r2, [pc, #268]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 8012488:	336a      	adds	r3, #106	; 0x6a
 801248a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 8012492:	7abb      	ldrb	r3, [r7, #10]
 8012494:	f043 0320 	orr.w	r3, r3, #32
 8012498:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	781b      	ldrb	r3, [r3, #0]
 801249e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80124a2:	b2db      	uxtb	r3, r3
 80124a4:	4a3b      	ldr	r2, [pc, #236]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 80124a6:	336a      	adds	r3, #106	; 0x6a
 80124a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80124ac:	68ba      	ldr	r2, [r7, #8]
 80124ae:	601a      	str	r2, [r3, #0]
 80124b0:	e01b      	b.n	80124ea <XMC_USBD_EndpointStall+0x9e>
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	781b      	ldrb	r3, [r3, #0]
 80124b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80124ba:	b2db      	uxtb	r3, r3
 80124bc:	4a35      	ldr	r2, [pc, #212]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 80124be:	3370      	adds	r3, #112	; 0x70
 80124c0:	009b      	lsls	r3, r3, #2
 80124c2:	4413      	add	r3, r2
 80124c4:	685b      	ldr	r3, [r3, #4]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 80124ca:	7abb      	ldrb	r3, [r7, #10]
 80124cc:	f043 0320 	orr.w	r3, r3, #32
 80124d0:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	781b      	ldrb	r3, [r3, #0]
 80124d6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80124da:	b2db      	uxtb	r3, r3
 80124dc:	4a2d      	ldr	r2, [pc, #180]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 80124de:	3370      	adds	r3, #112	; 0x70
 80124e0:	009b      	lsls	r3, r3, #2
 80124e2:	4413      	add	r3, r2
 80124e4:	685b      	ldr	r3, [r3, #4]
 80124e6:	68ba      	ldr	r2, [r7, #8]
 80124e8:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 1U;
 80124ea:	68fa      	ldr	r2, [r7, #12]
 80124ec:	7913      	ldrb	r3, [r2, #4]
 80124ee:	f043 0320 	orr.w	r3, r3, #32
 80124f2:	7113      	strb	r3, [r2, #4]
 80124f4:	e047      	b.n	8012586 <XMC_USBD_EndpointStall+0x13a>
  }
  else
  {
    /* just clear stall bit */
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 80124f6:	79fb      	ldrb	r3, [r7, #7]
 80124f8:	b25b      	sxtb	r3, r3
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	da1e      	bge.n	801253c <XMC_USBD_EndpointStall+0xf0>
    {
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	781b      	ldrb	r3, [r3, #0]
 8012502:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012506:	b2db      	uxtb	r3, r3
 8012508:	4a22      	ldr	r2, [pc, #136]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 801250a:	336a      	adds	r3, #106	; 0x6a
 801250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	60bb      	str	r3, [r7, #8]
      data.b.stall = 0U;
 8012514:	7abb      	ldrb	r3, [r7, #10]
 8012516:	f36f 1345 	bfc	r3, #5, #1
 801251a:	72bb      	strb	r3, [r7, #10]
      data.b.setd0pid = 1U; /* reset pid to 0 */
 801251c:	7afb      	ldrb	r3, [r7, #11]
 801251e:	f043 0310 	orr.w	r3, r3, #16
 8012522:	72fb      	strb	r3, [r7, #11]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	781b      	ldrb	r3, [r3, #0]
 8012528:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801252c:	b2db      	uxtb	r3, r3
 801252e:	4a19      	ldr	r2, [pc, #100]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 8012530:	336a      	adds	r3, #106	; 0x6a
 8012532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012536:	68ba      	ldr	r2, [r7, #8]
 8012538:	601a      	str	r2, [r3, #0]
 801253a:	e01f      	b.n	801257c <XMC_USBD_EndpointStall+0x130>
    }
    else
    {
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	781b      	ldrb	r3, [r3, #0]
 8012540:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012544:	b2db      	uxtb	r3, r3
 8012546:	4a13      	ldr	r2, [pc, #76]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 8012548:	3370      	adds	r3, #112	; 0x70
 801254a:	009b      	lsls	r3, r3, #2
 801254c:	4413      	add	r3, r2
 801254e:	685b      	ldr	r3, [r3, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	60bb      	str	r3, [r7, #8]
      data.b.stall = 0U;
 8012554:	7abb      	ldrb	r3, [r7, #10]
 8012556:	f36f 1345 	bfc	r3, #5, #1
 801255a:	72bb      	strb	r3, [r7, #10]
      data.b.setd0pid = 1U; /* reset pid to 0 */
 801255c:	7afb      	ldrb	r3, [r7, #11]
 801255e:	f043 0310 	orr.w	r3, r3, #16
 8012562:	72fb      	strb	r3, [r7, #11]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	781b      	ldrb	r3, [r3, #0]
 8012568:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801256c:	b2db      	uxtb	r3, r3
 801256e:	4a09      	ldr	r2, [pc, #36]	; (8012594 <XMC_USBD_EndpointStall+0x148>)
 8012570:	3370      	adds	r3, #112	; 0x70
 8012572:	009b      	lsls	r3, r3, #2
 8012574:	4413      	add	r3, r2
 8012576:	685b      	ldr	r3, [r3, #4]
 8012578:	68ba      	ldr	r2, [r7, #8]
 801257a:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 0U;
 801257c:	68fa      	ldr	r2, [r7, #12]
 801257e:	7913      	ldrb	r3, [r2, #4]
 8012580:	f36f 1345 	bfc	r3, #5, #1
 8012584:	7113      	strb	r3, [r2, #4]
  }
  return XMC_USBD_STATUS_OK;
 8012586:	2300      	movs	r3, #0
}
 8012588:	4618      	mov	r0, r3
 801258a:	3714      	adds	r7, #20
 801258c:	46bd      	mov	sp, r7
 801258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012592:	4770      	bx	lr
 8012594:	1ffe88bc 	.word	0x1ffe88bc

08012598 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr)
{
 8012598:	b480      	push	{r7}
 801259a:	b085      	sub	sp, #20
 801259c:	af00      	add	r7, sp, #0
 801259e:	4603      	mov	r3, r0
 80125a0:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80125a2:	79fb      	ldrb	r3, [r7, #7]
 80125a4:	f003 030f 	and.w	r3, r3, #15
 80125a8:	2234      	movs	r2, #52	; 0x34
 80125aa:	fb02 f303 	mul.w	r3, r2, r3
 80125ae:	4a1b      	ldr	r2, [pc, #108]	; (801261c <XMC_USBD_EndpointAbort+0x84>)
 80125b0:	4413      	add	r3, r2
 80125b2:	60fb      	str	r3, [r7, #12]
  if (ep->address_u.address_st.direction)
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	781b      	ldrb	r3, [r3, #0]
 80125b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80125bc:	b2db      	uxtb	r3, r3
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d004      	beq.n	80125cc <XMC_USBD_EndpointAbort+0x34>
  {
    ep->inInUse = 0U;
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	685a      	ldr	r2, [r3, #4]
 80125c6:	f022 0208 	bic.w	r2, r2, #8
 80125ca:	605a      	str	r2, [r3, #4]
  }
  if (!ep->address_u.address_st.direction)
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80125d4:	b2db      	uxtb	r3, r3
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d104      	bne.n	80125e4 <XMC_USBD_EndpointAbort+0x4c>
  {
    ep->outInUse = 0U;
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	685a      	ldr	r2, [r3, #4]
 80125de:	f022 0210 	bic.w	r2, r2, #16
 80125e2:	605a      	str	r2, [r3, #4]
  }
  ep->isStalled = 0U;
 80125e4:	68fa      	ldr	r2, [r7, #12]
 80125e6:	7913      	ldrb	r3, [r2, #4]
 80125e8:	f36f 1345 	bfc	r3, #5, #1
 80125ec:	7113      	strb	r3, [r2, #4]
  ep->outBytesAvailable = 0U;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	2200      	movs	r2, #0
 80125f2:	611a      	str	r2, [r3, #16]
  ep->outOffset = 0U;
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	2200      	movs	r2, #0
 80125f8:	619a      	str	r2, [r3, #24]
  ep->xferLength = 0U;
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	2200      	movs	r2, #0
 80125fe:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0U;
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	2200      	movs	r2, #0
 8012604:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferTotal = 0U;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	2200      	movs	r2, #0
 801260a:	631a      	str	r2, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
 801260c:	2300      	movs	r3, #0
}
 801260e:	4618      	mov	r0, r3
 8012610:	3714      	adds	r7, #20
 8012612:	46bd      	mov	sp, r7
 8012614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012618:	4770      	bx	lr
 801261a:	bf00      	nop
 801261c:	1ffe88bc 	.word	0x1ffe88bc

08012620 <XMC_USBD_EndpointConfigure>:
 * Configures the given endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointConfigure(const uint8_t ep_addr,
    const XMC_USBD_ENDPOINT_TYPE_t ep_type,
    const uint16_t ep_max_packet_size)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b086      	sub	sp, #24
 8012624:	af00      	add	r7, sp, #0
 8012626:	4603      	mov	r3, r0
 8012628:	71fb      	strb	r3, [r7, #7]
 801262a:	460b      	mov	r3, r1
 801262c:	71bb      	strb	r3, [r7, #6]
 801262e:	4613      	mov	r3, r2
 8012630:	80bb      	strh	r3, [r7, #4]
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8012632:	4b98      	ldr	r3, [pc, #608]	; (8012894 <XMC_USBD_EndpointConfigure+0x274>)
 8012634:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012638:	69db      	ldr	r3, [r3, #28]
 801263a:	613b      	str	r3, [r7, #16]
  ep = &xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 801263c:	79fb      	ldrb	r3, [r7, #7]
 801263e:	f003 030f 	and.w	r3, r3, #15
 8012642:	2234      	movs	r2, #52	; 0x34
 8012644:	fb02 f303 	mul.w	r3, r2, r3
 8012648:	4a92      	ldr	r2, [pc, #584]	; (8012894 <XMC_USBD_EndpointConfigure+0x274>)
 801264a:	4413      	add	r3, r2
 801264c:	617b      	str	r3, [r7, #20]
  memset((void *)ep, 0x0U, sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 801264e:	6978      	ldr	r0, [r7, #20]
 8012650:	2100      	movs	r1, #0
 8012652:	2234      	movs	r2, #52	; 0x34
 8012654:	f002 fa77 	bl	8014b46 <memset>
  /* do ep configuration */
  ep->address_u.address = ep_addr;
 8012658:	697b      	ldr	r3, [r7, #20]
 801265a:	79fa      	ldrb	r2, [r7, #7]
 801265c:	701a      	strb	r2, [r3, #0]
  ep->isConfigured = 1U;
 801265e:	697a      	ldr	r2, [r7, #20]
 8012660:	7913      	ldrb	r3, [r2, #4]
 8012662:	f043 0304 	orr.w	r3, r3, #4
 8012666:	7113      	strb	r3, [r2, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 8012668:	88bb      	ldrh	r3, [r7, #4]
 801266a:	b2db      	uxtb	r3, r3
 801266c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012670:	b2d9      	uxtb	r1, r3
 8012672:	697a      	ldr	r2, [r7, #20]
 8012674:	6853      	ldr	r3, [r2, #4]
 8012676:	f361 23d1 	bfi	r3, r1, #11, #7
 801267a:	6053      	str	r3, [r2, #4]
  if (ep->address_u.address != 0U)
 801267c:	697b      	ldr	r3, [r7, #20]
 801267e:	781b      	ldrb	r3, [r3, #0]
 8012680:	2b00      	cmp	r3, #0
 8012682:	d007      	beq.n	8012694 <XMC_USBD_EndpointConfigure+0x74>
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
 8012684:	697a      	ldr	r2, [r7, #20]
 8012686:	6893      	ldr	r3, [r2, #8]
 8012688:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 801268c:	f361 0312 	bfi	r3, r1, #0, #19
 8012690:	6093      	str	r3, [r2, #8]
 8012692:	e005      	b.n	80126a0 <XMC_USBD_EndpointConfigure+0x80>
  }
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 8012694:	697a      	ldr	r2, [r7, #20]
 8012696:	6893      	ldr	r3, [r2, #8]
 8012698:	2140      	movs	r1, #64	; 0x40
 801269a:	f361 0312 	bfi	r3, r1, #0, #19
 801269e:	6093      	str	r3, [r2, #8]
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 80126a0:	697b      	ldr	r3, [r7, #20]
 80126a2:	781b      	ldrb	r3, [r3, #0]
 80126a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126a8:	b2db      	uxtb	r3, r3
 80126aa:	021b      	lsls	r3, r3, #8
 80126ac:	4a7a      	ldr	r2, [pc, #488]	; (8012898 <XMC_USBD_EndpointConfigure+0x278>)
 80126ae:	441a      	add	r2, r3
 80126b0:	697b      	ldr	r3, [r7, #20]
 80126b2:	61da      	str	r2, [r3, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 80126b4:	697b      	ldr	r3, [r7, #20]
 80126b6:	781b      	ldrb	r3, [r3, #0]
 80126b8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126bc:	b2db      	uxtb	r3, r3
 80126be:	021b      	lsls	r3, r3, #8
 80126c0:	4a76      	ldr	r2, [pc, #472]	; (801289c <XMC_USBD_EndpointConfigure+0x27c>)
 80126c2:	441a      	add	r2, r3
 80126c4:	697b      	ldr	r3, [r7, #20]
 80126c6:	60da      	str	r2, [r3, #12]
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 80126c8:	697b      	ldr	r3, [r7, #20]
 80126ca:	781b      	ldrb	r3, [r3, #0]
 80126cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126d0:	b2db      	uxtb	r3, r3
 80126d2:	461a      	mov	r2, r3
 80126d4:	4b72      	ldr	r3, [pc, #456]	; (80128a0 <XMC_USBD_EndpointConfigure+0x280>)
 80126d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	621a      	str	r2, [r3, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	781b      	ldrb	r3, [r3, #0]
 80126e2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126e6:	b2db      	uxtb	r3, r3
 80126e8:	461a      	mov	r2, r3
 80126ea:	4b6e      	ldr	r3, [pc, #440]	; (80128a4 <XMC_USBD_EndpointConfigure+0x284>)
 80126ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80126f0:	697b      	ldr	r3, [r7, #20]
 80126f2:	615a      	str	r2, [r3, #20]
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80126f4:	697b      	ldr	r3, [r7, #20]
 80126f6:	781b      	ldrb	r3, [r3, #0]
 80126f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80126fc:	b2db      	uxtb	r3, r3
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d102      	bne.n	8012708 <XMC_USBD_EndpointConfigure+0xe8>
 8012702:	79bb      	ldrb	r3, [r7, #6]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d17a      	bne.n	80127fe <XMC_USBD_EndpointConfigure+0x1de>
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8012708:	697b      	ldr	r3, [r7, #20]
 801270a:	781b      	ldrb	r3, [r3, #0]
 801270c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012710:	b2db      	uxtb	r3, r3
 8012712:	4a60      	ldr	r2, [pc, #384]	; (8012894 <XMC_USBD_EndpointConfigure+0x274>)
 8012714:	336a      	adds	r3, #106	; 0x6a
 8012716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	60fb      	str	r3, [r7, #12]
    /*enable endpoint */
    data.b.usbactep = 1U;
 801271e:	7b7b      	ldrb	r3, [r7, #13]
 8012720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012724:	737b      	strb	r3, [r7, #13]
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
 8012726:	79bb      	ldrb	r3, [r7, #6]
 8012728:	f003 0303 	and.w	r3, r3, #3
 801272c:	b2da      	uxtb	r2, r3
 801272e:	7bbb      	ldrb	r3, [r7, #14]
 8012730:	f362 0383 	bfi	r3, r2, #2, #2
 8012734:	73bb      	strb	r3, [r7, #14]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8012736:	79bb      	ldrb	r3, [r7, #6]
 8012738:	2b00      	cmp	r3, #0
 801273a:	d124      	bne.n	8012786 <XMC_USBD_EndpointConfigure+0x166>
    {
      switch (ep_max_packet_size)
 801273c:	88bb      	ldrh	r3, [r7, #4]
 801273e:	2b10      	cmp	r3, #16
 8012740:	d014      	beq.n	801276c <XMC_USBD_EndpointConfigure+0x14c>
 8012742:	2b10      	cmp	r3, #16
 8012744:	dc02      	bgt.n	801274c <XMC_USBD_EndpointConfigure+0x12c>
 8012746:	2b08      	cmp	r3, #8
 8012748:	d016      	beq.n	8012778 <XMC_USBD_EndpointConfigure+0x158>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 801274a:	e01b      	b.n	8012784 <XMC_USBD_EndpointConfigure+0x164>
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
 801274c:	2b20      	cmp	r3, #32
 801274e:	d007      	beq.n	8012760 <XMC_USBD_EndpointConfigure+0x140>
 8012750:	2b40      	cmp	r3, #64	; 0x40
 8012752:	d000      	beq.n	8012756 <XMC_USBD_EndpointConfigure+0x136>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8012754:	e016      	b.n	8012784 <XMC_USBD_EndpointConfigure+0x164>
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
      {
        case (64U):
          data.b.mps = 0x0U;
 8012756:	89bb      	ldrh	r3, [r7, #12]
 8012758:	f36f 030a 	bfc	r3, #0, #11
 801275c:	81bb      	strh	r3, [r7, #12]
          break;
 801275e:	e011      	b.n	8012784 <XMC_USBD_EndpointConfigure+0x164>
        case (32U):
          data.b.mps = 0x1U;
 8012760:	89bb      	ldrh	r3, [r7, #12]
 8012762:	2201      	movs	r2, #1
 8012764:	f362 030a 	bfi	r3, r2, #0, #11
 8012768:	81bb      	strh	r3, [r7, #12]
          break;
 801276a:	e00b      	b.n	8012784 <XMC_USBD_EndpointConfigure+0x164>
        case (16U):
          data.b.mps = 0x2U;
 801276c:	89bb      	ldrh	r3, [r7, #12]
 801276e:	2202      	movs	r2, #2
 8012770:	f362 030a 	bfi	r3, r2, #0, #11
 8012774:	81bb      	strh	r3, [r7, #12]
          break;
 8012776:	e005      	b.n	8012784 <XMC_USBD_EndpointConfigure+0x164>
        case (8U):
          data.b.mps = 0x3U;
 8012778:	89bb      	ldrh	r3, [r7, #12]
 801277a:	2203      	movs	r2, #3
 801277c:	f362 030a 	bfi	r3, r2, #0, #11
 8012780:	81bb      	strh	r3, [r7, #12]
          break;
 8012782:	bf00      	nop
 8012784:	e007      	b.n	8012796 <XMC_USBD_EndpointConfigure+0x176>
          break;
      }
    }
    else
    {
      data.b.mps = ep_max_packet_size;
 8012786:	88bb      	ldrh	r3, [r7, #4]
 8012788:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801278c:	b29a      	uxth	r2, r3
 801278e:	89bb      	ldrh	r3, [r7, #12]
 8012790:	f362 030a 	bfi	r3, r2, #0, #11
 8012794:	81bb      	strh	r3, [r7, #12]
    }
    /* set first data0 pid */
    data.b.setd0pid = 1U;
 8012796:	7bfb      	ldrb	r3, [r7, #15]
 8012798:	f043 0310 	orr.w	r3, r3, #16
 801279c:	73fb      	strb	r3, [r7, #15]
    /* clear stall */
    data.b.stall = 0U;
 801279e:	7bbb      	ldrb	r3, [r7, #14]
 80127a0:	f36f 1345 	bfc	r3, #5, #1
 80127a4:	73bb      	strb	r3, [r7, #14]
    /* set tx fifo */
    ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 80127a6:	f7fe fd0f 	bl	80111c8 <XMC_USBD_lAssignTXFifo>
 80127aa:	4603      	mov	r3, r0
 80127ac:	f003 030f 	and.w	r3, r3, #15
 80127b0:	b2d9      	uxtb	r1, r3
 80127b2:	697a      	ldr	r2, [r7, #20]
 80127b4:	8893      	ldrh	r3, [r2, #4]
 80127b6:	f361 1389 	bfi	r3, r1, #6, #4
 80127ba:	8093      	strh	r3, [r2, #4]
    data.b.txfnum = ep->txFifoNum;
 80127bc:	697b      	ldr	r3, [r7, #20]
 80127be:	889b      	ldrh	r3, [r3, #4]
 80127c0:	f3c3 1383 	ubfx	r3, r3, #6, #4
 80127c4:	b2da      	uxtb	r2, r3
 80127c6:	89fb      	ldrh	r3, [r7, #14]
 80127c8:	f362 1389 	bfi	r3, r2, #6, #4
 80127cc:	81fb      	strh	r3, [r7, #14]
    xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 80127ce:	697b      	ldr	r3, [r7, #20]
 80127d0:	781b      	ldrb	r3, [r3, #0]
 80127d2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80127d6:	b2db      	uxtb	r3, r3
 80127d8:	4a2e      	ldr	r2, [pc, #184]	; (8012894 <XMC_USBD_EndpointConfigure+0x274>)
 80127da:	336a      	adds	r3, #106	; 0x6a
 80127dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80127e0:	68fa      	ldr	r2, [r7, #12]
 80127e2:	601a      	str	r2, [r3, #0]
    daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 80127e4:	8a3a      	ldrh	r2, [r7, #16]
 80127e6:	697b      	ldr	r3, [r7, #20]
 80127e8:	781b      	ldrb	r3, [r3, #0]
 80127ea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80127ee:	b2db      	uxtb	r3, r3
 80127f0:	4619      	mov	r1, r3
 80127f2:	2301      	movs	r3, #1
 80127f4:	408b      	lsls	r3, r1
 80127f6:	b29b      	uxth	r3, r3
 80127f8:	4313      	orrs	r3, r2
 80127fa:	b29b      	uxth	r3, r3
 80127fc:	823b      	strh	r3, [r7, #16]
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80127fe:	697b      	ldr	r3, [r7, #20]
 8012800:	781b      	ldrb	r3, [r3, #0]
 8012802:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012806:	b2db      	uxtb	r3, r3
 8012808:	2b00      	cmp	r3, #0
 801280a:	d002      	beq.n	8012812 <XMC_USBD_EndpointConfigure+0x1f2>
 801280c:	79bb      	ldrb	r3, [r7, #6]
 801280e:	2b00      	cmp	r3, #0
 8012810:	d173      	bne.n	80128fa <XMC_USBD_EndpointConfigure+0x2da>
  {
    /* is out */
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8012812:	697b      	ldr	r3, [r7, #20]
 8012814:	781b      	ldrb	r3, [r3, #0]
 8012816:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801281a:	b2db      	uxtb	r3, r3
 801281c:	4a1d      	ldr	r2, [pc, #116]	; (8012894 <XMC_USBD_EndpointConfigure+0x274>)
 801281e:	3370      	adds	r3, #112	; 0x70
 8012820:	009b      	lsls	r3, r3, #2
 8012822:	4413      	add	r3, r2
 8012824:	685b      	ldr	r3, [r3, #4]
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	60bb      	str	r3, [r7, #8]
    /*enable endpoint */
    data.b.usbactep = 1U;
 801282a:	7a7b      	ldrb	r3, [r7, #9]
 801282c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012830:	727b      	strb	r3, [r7, #9]
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
 8012832:	79bb      	ldrb	r3, [r7, #6]
 8012834:	f003 0303 	and.w	r3, r3, #3
 8012838:	b2da      	uxtb	r2, r3
 801283a:	7abb      	ldrb	r3, [r7, #10]
 801283c:	f362 0383 	bfi	r3, r2, #2, #2
 8012840:	72bb      	strb	r3, [r7, #10]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8012842:	79bb      	ldrb	r3, [r7, #6]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d12f      	bne.n	80128a8 <XMC_USBD_EndpointConfigure+0x288>
    {
      switch (ep_max_packet_size)
 8012848:	88bb      	ldrh	r3, [r7, #4]
 801284a:	2b10      	cmp	r3, #16
 801284c:	d014      	beq.n	8012878 <XMC_USBD_EndpointConfigure+0x258>
 801284e:	2b10      	cmp	r3, #16
 8012850:	dc02      	bgt.n	8012858 <XMC_USBD_EndpointConfigure+0x238>
 8012852:	2b08      	cmp	r3, #8
 8012854:	d016      	beq.n	8012884 <XMC_USBD_EndpointConfigure+0x264>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8012856:	e01b      	b.n	8012890 <XMC_USBD_EndpointConfigure+0x270>
    /* set ep type */
    data.b.eptype = (uint8_t)ep_type;
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
 8012858:	2b20      	cmp	r3, #32
 801285a:	d007      	beq.n	801286c <XMC_USBD_EndpointConfigure+0x24c>
 801285c:	2b40      	cmp	r3, #64	; 0x40
 801285e:	d000      	beq.n	8012862 <XMC_USBD_EndpointConfigure+0x242>
          break;
        case (8U):
          data.b.mps = 0x3U;
          break;
        default:
          break;
 8012860:	e016      	b.n	8012890 <XMC_USBD_EndpointConfigure+0x270>
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
    {
      switch (ep_max_packet_size)
      {
        case (64U):
          data.b.mps = 0x0U;
 8012862:	893b      	ldrh	r3, [r7, #8]
 8012864:	f36f 030a 	bfc	r3, #0, #11
 8012868:	813b      	strh	r3, [r7, #8]
          break;
 801286a:	e011      	b.n	8012890 <XMC_USBD_EndpointConfigure+0x270>
        case (32U):
          data.b.mps = 0x1U;
 801286c:	893b      	ldrh	r3, [r7, #8]
 801286e:	2201      	movs	r2, #1
 8012870:	f362 030a 	bfi	r3, r2, #0, #11
 8012874:	813b      	strh	r3, [r7, #8]
          break;
 8012876:	e00b      	b.n	8012890 <XMC_USBD_EndpointConfigure+0x270>
        case (16U):
          data.b.mps = 0x2U;
 8012878:	893b      	ldrh	r3, [r7, #8]
 801287a:	2202      	movs	r2, #2
 801287c:	f362 030a 	bfi	r3, r2, #0, #11
 8012880:	813b      	strh	r3, [r7, #8]
          break;
 8012882:	e005      	b.n	8012890 <XMC_USBD_EndpointConfigure+0x270>
        case (8U):
          data.b.mps = 0x3U;
 8012884:	893b      	ldrh	r3, [r7, #8]
 8012886:	2203      	movs	r2, #3
 8012888:	f362 030a 	bfi	r3, r2, #0, #11
 801288c:	813b      	strh	r3, [r7, #8]
          break;
 801288e:	bf00      	nop
 8012890:	e012      	b.n	80128b8 <XMC_USBD_EndpointConfigure+0x298>
 8012892:	bf00      	nop
 8012894:	1ffe88bc 	.word	0x1ffe88bc
 8012898:	20000700 	.word	0x20000700
 801289c:	20000000 	.word	0x20000000
 80128a0:	1ffe886c 	.word	0x1ffe886c
 80128a4:	1ffe8850 	.word	0x1ffe8850
          break;
      }
    }
    else
    {
      data.b.mps = ep_max_packet_size;
 80128a8:	88bb      	ldrh	r3, [r7, #4]
 80128aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80128ae:	b29a      	uxth	r2, r3
 80128b0:	893b      	ldrh	r3, [r7, #8]
 80128b2:	f362 030a 	bfi	r3, r2, #0, #11
 80128b6:	813b      	strh	r3, [r7, #8]
    }
    /* set first data0 pid */
    data.b.setd0pid = 1U;
 80128b8:	7afb      	ldrb	r3, [r7, #11]
 80128ba:	f043 0310 	orr.w	r3, r3, #16
 80128be:	72fb      	strb	r3, [r7, #11]
    /* clear stall */
    data.b.stall = (uint8_t) 0U;
 80128c0:	7abb      	ldrb	r3, [r7, #10]
 80128c2:	f36f 1345 	bfc	r3, #5, #1
 80128c6:	72bb      	strb	r3, [r7, #10]
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 80128c8:	697b      	ldr	r3, [r7, #20]
 80128ca:	781b      	ldrb	r3, [r3, #0]
 80128cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80128d0:	b2db      	uxtb	r3, r3
 80128d2:	4a0f      	ldr	r2, [pc, #60]	; (8012910 <XMC_USBD_EndpointConfigure+0x2f0>)
 80128d4:	3370      	adds	r3, #112	; 0x70
 80128d6:	009b      	lsls	r3, r3, #2
 80128d8:	4413      	add	r3, r2
 80128da:	685b      	ldr	r3, [r3, #4]
 80128dc:	68ba      	ldr	r2, [r7, #8]
 80128de:	601a      	str	r2, [r3, #0]
    daintmsk.ep.out |= (uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 80128e0:	8a7a      	ldrh	r2, [r7, #18]
 80128e2:	697b      	ldr	r3, [r7, #20]
 80128e4:	781b      	ldrb	r3, [r3, #0]
 80128e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	4619      	mov	r1, r3
 80128ee:	2301      	movs	r3, #1
 80128f0:	408b      	lsls	r3, r1
 80128f2:	b29b      	uxth	r3, r3
 80128f4:	4313      	orrs	r3, r2
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	827b      	strh	r3, [r7, #18]
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 80128fa:	4b05      	ldr	r3, [pc, #20]	; (8012910 <XMC_USBD_EndpointConfigure+0x2f0>)
 80128fc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012900:	693a      	ldr	r2, [r7, #16]
 8012902:	61da      	str	r2, [r3, #28]
  return XMC_USBD_STATUS_OK;
 8012904:	2300      	movs	r3, #0
}
 8012906:	4618      	mov	r0, r3
 8012908:	3718      	adds	r7, #24
 801290a:	46bd      	mov	sp, r7
 801290c:	bd80      	pop	{r7, pc}
 801290e:	bf00      	nop
 8012910:	1ffe88bc 	.word	0x1ffe88bc

08012914 <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr)
{
 8012914:	b580      	push	{r7, lr}
 8012916:	b088      	sub	sp, #32
 8012918:	af00      	add	r7, sp, #0
 801291a:	4603      	mov	r3, r0
 801291c:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 801291e:	79fb      	ldrb	r3, [r7, #7]
 8012920:	f003 030f 	and.w	r3, r3, #15
 8012924:	2234      	movs	r2, #52	; 0x34
 8012926:	fb02 f303 	mul.w	r3, r2, r3
 801292a:	4a54      	ldr	r2, [pc, #336]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 801292c:	4413      	add	r3, r2
 801292e:	61bb      	str	r3, [r7, #24]
  depctl_data_t data;
  daint_data_t daintmsk;
  XMC_USBD_STATUS_t result;
  uint32_t number_temp;
  data.d32 = 0U;
 8012930:	2300      	movs	r3, #0
 8012932:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8012934:	4b51      	ldr	r3, [pc, #324]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8012936:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 801293a:	69db      	ldr	r3, [r3, #28]
 801293c:	60fb      	str	r3, [r7, #12]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 801293e:	69bb      	ldr	r3, [r7, #24]
 8012940:	781b      	ldrb	r3, [r3, #0]
 8012942:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012946:	b2db      	uxtb	r3, r3
 8012948:	461a      	mov	r2, r3
 801294a:	2301      	movs	r3, #1
 801294c:	4093      	lsls	r3, r2
 801294e:	617b      	str	r3, [r7, #20]
  /* if not configured return an error */
  if (!ep->isConfigured)
 8012950:	69bb      	ldr	r3, [r7, #24]
 8012952:	791b      	ldrb	r3, [r3, #4]
 8012954:	f003 0304 	and.w	r3, r3, #4
 8012958:	b2db      	uxtb	r3, r3
 801295a:	2b00      	cmp	r3, #0
 801295c:	d102      	bne.n	8012964 <XMC_USBD_EndpointUnconfigure+0x50>
  {
    result = XMC_USBD_STATUS_ERROR;
 801295e:	2301      	movs	r3, #1
 8012960:	77fb      	strb	r3, [r7, #31]
 8012962:	e085      	b.n	8012a70 <XMC_USBD_EndpointUnconfigure+0x15c>
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 8012964:	7c7b      	ldrb	r3, [r7, #17]
 8012966:	f36f 13c7 	bfc	r3, #7, #1
 801296a:	747b      	strb	r3, [r7, #17]
    data.b.epdis =  1U;
 801296c:	7cfb      	ldrb	r3, [r7, #19]
 801296e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012972:	74fb      	strb	r3, [r7, #19]
    data.b.snak =  1U;
 8012974:	7cfb      	ldrb	r3, [r7, #19]
 8012976:	f043 0308 	orr.w	r3, r3, #8
 801297a:	74fb      	strb	r3, [r7, #19]
    data.b.stall =  0U;
 801297c:	7cbb      	ldrb	r3, [r7, #18]
 801297e:	f36f 1345 	bfc	r3, #5, #1
 8012982:	74bb      	strb	r3, [r7, #18]
    ep->isConfigured =  0U;
 8012984:	69ba      	ldr	r2, [r7, #24]
 8012986:	7913      	ldrb	r3, [r2, #4]
 8012988:	f36f 0382 	bfc	r3, #2, #1
 801298c:	7113      	strb	r3, [r2, #4]
    ep->isStalled =  0U;
 801298e:	69ba      	ldr	r2, [r7, #24]
 8012990:	7913      	ldrb	r3, [r2, #4]
 8012992:	f36f 1345 	bfc	r3, #5, #1
 8012996:	7113      	strb	r3, [r2, #4]
    ep->outInUse =  0U;
 8012998:	69bb      	ldr	r3, [r7, #24]
 801299a:	685a      	ldr	r2, [r3, #4]
 801299c:	f022 0210 	bic.w	r2, r2, #16
 80129a0:	605a      	str	r2, [r3, #4]
    ep->inInUse =  0U;
 80129a2:	69bb      	ldr	r3, [r7, #24]
 80129a4:	685a      	ldr	r2, [r3, #4]
 80129a6:	f022 0208 	bic.w	r2, r2, #8
 80129aa:	605a      	str	r2, [r3, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80129ac:	69bb      	ldr	r3, [r7, #24]
 80129ae:	781b      	ldrb	r3, [r3, #0]
 80129b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80129b4:	b2db      	uxtb	r3, r3
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d106      	bne.n	80129c8 <XMC_USBD_EndpointUnconfigure+0xb4>
 80129ba:	69bb      	ldr	r3, [r7, #24]
 80129bc:	791b      	ldrb	r3, [r3, #4]
 80129be:	f003 0303 	and.w	r3, r3, #3
 80129c2:	b2db      	uxtb	r3, r3
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d112      	bne.n	80129ee <XMC_USBD_EndpointUnconfigure+0xda>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80129c8:	69bb      	ldr	r3, [r7, #24]
 80129ca:	781b      	ldrb	r3, [r3, #0]
 80129cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80129d0:	b2db      	uxtb	r3, r3
 80129d2:	4a2a      	ldr	r2, [pc, #168]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 80129d4:	336a      	adds	r3, #106	; 0x6a
 80129d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80129da:	693a      	ldr	r2, [r7, #16]
 80129dc:	601a      	str	r2, [r3, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 80129de:	89ba      	ldrh	r2, [r7, #12]
 80129e0:	697b      	ldr	r3, [r7, #20]
 80129e2:	b29b      	uxth	r3, r3
 80129e4:	43db      	mvns	r3, r3
 80129e6:	b29b      	uxth	r3, r3
 80129e8:	4013      	ands	r3, r2
 80129ea:	b29b      	uxth	r3, r3
 80129ec:	81bb      	strh	r3, [r7, #12]
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80129ee:	69bb      	ldr	r3, [r7, #24]
 80129f0:	781b      	ldrb	r3, [r3, #0]
 80129f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80129f6:	b2db      	uxtb	r3, r3
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d006      	beq.n	8012a0a <XMC_USBD_EndpointUnconfigure+0xf6>
 80129fc:	69bb      	ldr	r3, [r7, #24]
 80129fe:	791b      	ldrb	r3, [r3, #4]
 8012a00:	f003 0303 	and.w	r3, r3, #3
 8012a04:	b2db      	uxtb	r3, r3
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d123      	bne.n	8012a52 <XMC_USBD_EndpointUnconfigure+0x13e>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8012a0a:	69bb      	ldr	r3, [r7, #24]
 8012a0c:	781b      	ldrb	r3, [r3, #0]
 8012a0e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012a12:	b2db      	uxtb	r3, r3
 8012a14:	4a19      	ldr	r2, [pc, #100]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8012a16:	3370      	adds	r3, #112	; 0x70
 8012a18:	009b      	lsls	r3, r3, #2
 8012a1a:	4413      	add	r3, r2
 8012a1c:	685b      	ldr	r3, [r3, #4]
 8012a1e:	693a      	ldr	r2, [r7, #16]
 8012a20:	601a      	str	r2, [r3, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 8012a22:	89fa      	ldrh	r2, [r7, #14]
 8012a24:	697b      	ldr	r3, [r7, #20]
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	43db      	mvns	r3, r3
 8012a2a:	b29b      	uxth	r3, r3
 8012a2c:	4013      	ands	r3, r2
 8012a2e:	b29b      	uxth	r3, r3
 8012a30:	81fb      	strh	r3, [r7, #14]
      if (usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8012a32:	4b13      	ldr	r3, [pc, #76]	; (8012a80 <XMC_USBD_EndpointUnconfigure+0x16c>)
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	7b5b      	ldrb	r3, [r3, #13]
 8012a38:	2b01      	cmp	r3, #1
 8012a3a:	d10a      	bne.n	8012a52 <XMC_USBD_EndpointUnconfigure+0x13e>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 8012a3c:	4b0f      	ldr	r3, [pc, #60]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8012a3e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012a42:	4a0e      	ldr	r2, [pc, #56]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8012a44:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8012a48:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8012a4a:	697a      	ldr	r2, [r7, #20]
 8012a4c:	43d2      	mvns	r2, r2
 8012a4e:	400a      	ands	r2, r1
 8012a50:	635a      	str	r2, [r3, #52]	; 0x34
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 8012a52:	4b0a      	ldr	r3, [pc, #40]	; (8012a7c <XMC_USBD_EndpointUnconfigure+0x168>)
 8012a54:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012a58:	68fa      	ldr	r2, [r7, #12]
 8012a5a:	61da      	str	r2, [r3, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8012a5c:	69bb      	ldr	r3, [r7, #24]
 8012a5e:	889b      	ldrh	r3, [r3, #4]
 8012a60:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8012a64:	b2db      	uxtb	r3, r3
 8012a66:	4618      	mov	r0, r3
 8012a68:	f7fe fbe6 	bl	8011238 <XMC_USBD_lUnassignFifo>
    result = XMC_USBD_STATUS_OK;
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	77fb      	strb	r3, [r7, #31]
  }
  return result;
 8012a70:	7ffb      	ldrb	r3, [r7, #31]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	3720      	adds	r7, #32
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}
 8012a7a:	bf00      	nop
 8012a7c:	1ffe88bc 	.word	0x1ffe88bc
 8012a80:	1ffe8888 	.word	0x1ffe8888

08012a84 <XMC_USBD_GetFrameNumber>:

/**
 * Gets the current USB frame number
 **/
uint16_t XMC_USBD_GetFrameNumber(void)
{
 8012a84:	b480      	push	{r7}
 8012a86:	b083      	sub	sp, #12
 8012a88:	af00      	add	r7, sp, #0
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 8012a8a:	4b08      	ldr	r3, [pc, #32]	; (8012aac <XMC_USBD_GetFrameNumber+0x28>)
 8012a8c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8012a90:	689b      	ldr	r3, [r3, #8]
 8012a92:	603b      	str	r3, [r7, #0]
  result = (uint16_t)dsts.b.soffn;
 8012a94:	683b      	ldr	r3, [r7, #0]
 8012a96:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8012a9a:	b29b      	uxth	r3, r3
 8012a9c:	80fb      	strh	r3, [r7, #6]
  return result;
 8012a9e:	88fb      	ldrh	r3, [r7, #6]
}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	370c      	adds	r7, #12
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aaa:	4770      	bx	lr
 8012aac:	1ffe88bc 	.word	0x1ffe88bc

08012ab0 <XMC_USBD_IsEnumDone>:
 * Gets the USB speed enumeration completion status.
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
 8012ab0:	b480      	push	{r7}
 8012ab2:	af00      	add	r7, sp, #0
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 8012ab4:	4b0b      	ldr	r3, [pc, #44]	; (8012ae4 <XMC_USBD_IsEnumDone+0x34>)
 8012ab6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8012aba:	f003 0301 	and.w	r3, r3, #1
 8012abe:	b2db      	uxtb	r3, r3
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d009      	beq.n	8012ad8 <XMC_USBD_IsEnumDone+0x28>
 8012ac4:	4b07      	ldr	r3, [pc, #28]	; (8012ae4 <XMC_USBD_IsEnumDone+0x34>)
 8012ac6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8012aca:	f003 0304 	and.w	r3, r3, #4
 8012ace:	b2db      	uxtb	r3, r3
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d001      	beq.n	8012ad8 <XMC_USBD_IsEnumDone+0x28>
 8012ad4:	2301      	movs	r3, #1
 8012ad6:	e000      	b.n	8012ada <XMC_USBD_IsEnumDone+0x2a>
 8012ad8:	2300      	movs	r3, #0
}
 8012ada:	4618      	mov	r0, r3
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr
 8012ae4:	1ffe88bc 	.word	0x1ffe88bc

08012ae8 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8012ae8:	b480      	push	{r7}
 8012aea:	af00      	add	r7, sp, #0
 8012aec:	46bd      	mov	sp, r7
 8012aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af2:	4770      	bx	lr

08012af4 <USBD_VCOM_Event_GetDescriptor>:
 *   host.
 */
uint16_t USBD_VCOM_Event_GetDescriptor(const uint16_t w_value,
                                    const uint16_t w_index,
                                    const void** const descriptor_address)
{
 8012af4:	b480      	push	{r7}
 8012af6:	b085      	sub	sp, #20
 8012af8:	af00      	add	r7, sp, #0
 8012afa:	4603      	mov	r3, r0
 8012afc:	603a      	str	r2, [r7, #0]
 8012afe:	80fb      	strh	r3, [r7, #6]
 8012b00:	460b      	mov	r3, r1
 8012b02:	80bb      	strh	r3, [r7, #4]
	const uint8_t  descriptor_type   = (w_value >> 8);
 8012b04:	88fb      	ldrh	r3, [r7, #6]
 8012b06:	0a1b      	lsrs	r3, r3, #8
 8012b08:	b29b      	uxth	r3, r3
 8012b0a:	727b      	strb	r3, [r7, #9]
	const uint8_t  descriptor_number = (w_value & 0xFF);
 8012b0c:	88fb      	ldrh	r3, [r7, #6]
 8012b0e:	723b      	strb	r3, [r7, #8]
	const void* address = NULL;
 8012b10:	2300      	movs	r3, #0
 8012b12:	60fb      	str	r3, [r7, #12]
	uint16_t    size    = NO_DESCRIPTOR;
 8012b14:	2300      	movs	r3, #0
 8012b16:	817b      	strh	r3, [r7, #10]

	switch (descriptor_type)
 8012b18:	7a7b      	ldrb	r3, [r7, #9]
 8012b1a:	2b02      	cmp	r3, #2
 8012b1c:	d008      	beq.n	8012b30 <USBD_VCOM_Event_GetDescriptor+0x3c>
 8012b1e:	2b03      	cmp	r3, #3
 8012b20:	d00b      	beq.n	8012b3a <USBD_VCOM_Event_GetDescriptor+0x46>
 8012b22:	2b01      	cmp	r3, #1
 8012b24:	d121      	bne.n	8012b6a <USBD_VCOM_Event_GetDescriptor+0x76>
	{
		case DTYPE_Device:
			address = &device_descriptor;
 8012b26:	4b16      	ldr	r3, [pc, #88]	; (8012b80 <USBD_VCOM_Event_GetDescriptor+0x8c>)
 8012b28:	60fb      	str	r3, [r7, #12]
			size    = sizeof(USB_Descriptor_Device_t);
 8012b2a:	2312      	movs	r3, #18
 8012b2c:	817b      	strh	r3, [r7, #10]
			break;
 8012b2e:	e01c      	b.n	8012b6a <USBD_VCOM_Event_GetDescriptor+0x76>
		case DTYPE_Configuration:
			address = &configuration_descriptor;
 8012b30:	4b14      	ldr	r3, [pc, #80]	; (8012b84 <USBD_VCOM_Event_GetDescriptor+0x90>)
 8012b32:	60fb      	str	r3, [r7, #12]
			size    = sizeof(USB_Descriptor_Configuration_t);
 8012b34:	233e      	movs	r3, #62	; 0x3e
 8012b36:	817b      	strh	r3, [r7, #10]
			break;
 8012b38:	e017      	b.n	8012b6a <USBD_VCOM_Event_GetDescriptor+0x76>
		case DTYPE_String:
			switch (descriptor_number)
 8012b3a:	7a3b      	ldrb	r3, [r7, #8]
 8012b3c:	2b01      	cmp	r3, #1
 8012b3e:	d009      	beq.n	8012b54 <USBD_VCOM_Event_GetDescriptor+0x60>
 8012b40:	2b02      	cmp	r3, #2
 8012b42:	d00c      	beq.n	8012b5e <USBD_VCOM_Event_GetDescriptor+0x6a>
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d000      	beq.n	8012b4a <USBD_VCOM_Event_GetDescriptor+0x56>
				case 0x02:
					address = &product_string;
					size    = product_string.Header.Size;
					break;
			}
			break;
 8012b48:	e00e      	b.n	8012b68 <USBD_VCOM_Event_GetDescriptor+0x74>
			break;
		case DTYPE_String:
			switch (descriptor_number)
			{
				case 0x00:
					address = &language_string;
 8012b4a:	4b0f      	ldr	r3, [pc, #60]	; (8012b88 <USBD_VCOM_Event_GetDescriptor+0x94>)
 8012b4c:	60fb      	str	r3, [r7, #12]
					size    = language_string.Header.Size;
 8012b4e:	2304      	movs	r3, #4
 8012b50:	817b      	strh	r3, [r7, #10]
					break;
 8012b52:	e009      	b.n	8012b68 <USBD_VCOM_Event_GetDescriptor+0x74>
				case 0x01:
					address = &manufacturer_string;
 8012b54:	4b0d      	ldr	r3, [pc, #52]	; (8012b8c <USBD_VCOM_Event_GetDescriptor+0x98>)
 8012b56:	60fb      	str	r3, [r7, #12]
					size    = manufacturer_string.Header.Size;
 8012b58:	2312      	movs	r3, #18
 8012b5a:	817b      	strh	r3, [r7, #10]
					break;
 8012b5c:	e004      	b.n	8012b68 <USBD_VCOM_Event_GetDescriptor+0x74>
				case 0x02:
					address = &product_string;
 8012b5e:	4b0c      	ldr	r3, [pc, #48]	; (8012b90 <USBD_VCOM_Event_GetDescriptor+0x9c>)
 8012b60:	60fb      	str	r3, [r7, #12]
					size    = product_string.Header.Size;
 8012b62:	2310      	movs	r3, #16
 8012b64:	817b      	strh	r3, [r7, #10]
					break;
 8012b66:	bf00      	nop
			}
			break;
 8012b68:	bf00      	nop
	}

	(void)w_index;
	*descriptor_address = address;
 8012b6a:	683b      	ldr	r3, [r7, #0]
 8012b6c:	68fa      	ldr	r2, [r7, #12]
 8012b6e:	601a      	str	r2, [r3, #0]
	return size;
 8012b70:	897b      	ldrh	r3, [r7, #10]
}
 8012b72:	4618      	mov	r0, r3
 8012b74:	3714      	adds	r7, #20
 8012b76:	46bd      	mov	sp, r7
 8012b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7c:	4770      	bx	lr
 8012b7e:	bf00      	nop
 8012b80:	08014ba8 	.word	0x08014ba8
 8012b84:	08014bbc 	.word	0x08014bbc
 8012b88:	08014bfc 	.word	0x08014bfc
 8012b8c:	08014c64 	.word	0x08014c64
 8012b90:	08014ccc 	.word	0x08014ccc

08012b94 <Endpoint_SelectEndpoint>:
	 *
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address);
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
 8012b94:	b480      	push	{r7}
 8012b96:	b083      	sub	sp, #12
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	4603      	mov	r3, r0
 8012b9c:	71fb      	strb	r3, [r7, #7]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8012b9e:	79fb      	ldrb	r3, [r7, #7]
 8012ba0:	f003 030f 	and.w	r3, r3, #15
 8012ba4:	b2da      	uxtb	r2, r3
 8012ba6:	4b07      	ldr	r3, [pc, #28]	; (8012bc4 <Endpoint_SelectEndpoint+0x30>)
 8012ba8:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8012bac:	79fb      	ldrb	r3, [r7, #7]
 8012bae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012bb2:	b2da      	uxtb	r2, r3
 8012bb4:	4b03      	ldr	r3, [pc, #12]	; (8012bc4 <Endpoint_SelectEndpoint+0x30>)
 8012bb6:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8012bba:	370c      	adds	r7, #12
 8012bbc:	46bd      	mov	sp, r7
 8012bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc2:	4770      	bx	lr
 8012bc4:	1ffe8db4 	.word	0x1ffe8db4

08012bc8 <Endpoint_IsSETUPReceived>:
	 *  \return Boolean \c true if the selected endpoint has received a SETUP
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void);
	static inline bool Endpoint_IsSETUPReceived(void)
	{
 8012bc8:	b480      	push	{r7}
 8012bca:	af00      	add	r7, sp, #0
		return device.IsSetupRecieved;
 8012bcc:	4b08      	ldr	r3, [pc, #32]	; (8012bf0 <Endpoint_IsSETUPReceived+0x28>)
 8012bce:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8012bd2:	b2db      	uxtb	r3, r3
 8012bd4:	085b      	lsrs	r3, r3, #1
 8012bd6:	f003 0301 	and.w	r3, r3, #1
 8012bda:	b2db      	uxtb	r3, r3
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	bf14      	ite	ne
 8012be0:	2301      	movne	r3, #1
 8012be2:	2300      	moveq	r3, #0
 8012be4:	b2db      	uxtb	r3, r3
	}
 8012be6:	4618      	mov	r0, r3
 8012be8:	46bd      	mov	sp, r7
 8012bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bee:	4770      	bx	lr
 8012bf0:	1ffe8db4 	.word	0x1ffe8db4

08012bf4 <Endpoint_ClearSETUP>:
	 *
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void);
	static inline void Endpoint_ClearSETUP(void)
	{
 8012bf4:	b480      	push	{r7}
 8012bf6:	af00      	add	r7, sp, #0
		device.IsSetupRecieved = 0;
 8012bf8:	4b05      	ldr	r3, [pc, #20]	; (8012c10 <Endpoint_ClearSETUP+0x1c>)
 8012bfa:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8012bfe:	f022 0202 	bic.w	r2, r2, #2
 8012c02:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	}
 8012c06:	46bd      	mov	sp, r7
 8012c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0c:	4770      	bx	lr
 8012c0e:	bf00      	nop
 8012c10:	1ffe8db4 	.word	0x1ffe8db4

08012c14 <Endpoint_ClearStatusStage>:
	/** Nothing done in this function
	 *
	 */
	static inline void Endpoint_ClearStatusStage(void);
	static inline void Endpoint_ClearStatusStage(void)
	{
 8012c14:	b480      	push	{r7}
 8012c16:	af00      	add	r7, sp, #0

	}
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1e:	4770      	bx	lr

08012c20 <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 8012c20:	b480      	push	{r7}
 8012c22:	b083      	sub	sp, #12
 8012c24:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8012c26:	4b13      	ldr	r3, [pc, #76]	; (8012c74 <Endpoint_IsINReady+0x54>)
 8012c28:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8012c2c:	461a      	mov	r2, r3
 8012c2e:	232c      	movs	r3, #44	; 0x2c
 8012c30:	fb03 f302 	mul.w	r3, r3, r2
 8012c34:	4a0f      	ldr	r2, [pc, #60]	; (8012c74 <Endpoint_IsINReady+0x54>)
 8012c36:	4413      	add	r3, r2
 8012c38:	3304      	adds	r3, #4
 8012c3a:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	685b      	ldr	r3, [r3, #4]
 8012c40:	091b      	lsrs	r3, r3, #4
 8012c42:	f003 0301 	and.w	r3, r3, #1
 8012c46:	b2db      	uxtb	r3, r3
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d109      	bne.n	8012c60 <Endpoint_IsINReady+0x40>
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	685b      	ldr	r3, [r3, #4]
 8012c50:	085b      	lsrs	r3, r3, #1
 8012c52:	f003 0301 	and.w	r3, r3, #1
 8012c56:	b2db      	uxtb	r3, r3
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d001      	beq.n	8012c60 <Endpoint_IsINReady+0x40>
 8012c5c:	2301      	movs	r3, #1
 8012c5e:	e000      	b.n	8012c62 <Endpoint_IsINReady+0x42>
 8012c60:	2300      	movs	r3, #0
 8012c62:	f003 0301 	and.w	r3, r3, #1
 8012c66:	b2db      	uxtb	r3, r3
	}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	370c      	adds	r7, #12
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c72:	4770      	bx	lr
 8012c74:	1ffe8db4 	.word	0x1ffe8db4

08012c78 <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 8012c78:	b480      	push	{r7}
 8012c7a:	b083      	sub	sp, #12
 8012c7c:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8012c7e:	4b0e      	ldr	r3, [pc, #56]	; (8012cb8 <Endpoint_IsOUTReceived+0x40>)
 8012c80:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8012c84:	461a      	mov	r2, r3
 8012c86:	232c      	movs	r3, #44	; 0x2c
 8012c88:	fb03 f302 	mul.w	r3, r3, r2
 8012c8c:	4a0a      	ldr	r2, [pc, #40]	; (8012cb8 <Endpoint_IsOUTReceived+0x40>)
 8012c8e:	4413      	add	r3, r2
 8012c90:	3304      	adds	r3, #4
 8012c92:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	685b      	ldr	r3, [r3, #4]
 8012c98:	095b      	lsrs	r3, r3, #5
 8012c9a:	f003 0301 	and.w	r3, r3, #1
 8012c9e:	b2db      	uxtb	r3, r3
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	bf14      	ite	ne
 8012ca4:	2301      	movne	r3, #1
 8012ca6:	2300      	moveq	r3, #0
 8012ca8:	b2db      	uxtb	r3, r3
	}
 8012caa:	4618      	mov	r0, r3
 8012cac:	370c      	adds	r7, #12
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb4:	4770      	bx	lr
 8012cb6:	bf00      	nop
 8012cb8:	1ffe8db4 	.word	0x1ffe8db4

08012cbc <Endpoint_BytesInEndpoint>:
	 *  \return Total number of bytes in the currently selected Endpoint's FIFO
	 *  buffer.
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void);
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
 8012cbc:	b480      	push	{r7}
 8012cbe:	b083      	sub	sp, #12
 8012cc0:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8012cc2:	4b0f      	ldr	r3, [pc, #60]	; (8012d00 <Endpoint_BytesInEndpoint+0x44>)
 8012cc4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8012cc8:	461a      	mov	r2, r3
 8012cca:	232c      	movs	r3, #44	; 0x2c
 8012ccc:	fb03 f302 	mul.w	r3, r3, r2
 8012cd0:	4a0b      	ldr	r2, [pc, #44]	; (8012d00 <Endpoint_BytesInEndpoint+0x44>)
 8012cd2:	4413      	add	r3, r2
 8012cd4:	3304      	adds	r3, #4
 8012cd6:	607b      	str	r3, [r7, #4]
		if (ep->Direction)
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	781b      	ldrb	r3, [r3, #0]
 8012cdc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012ce0:	b2db      	uxtb	r3, r3
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d003      	beq.n	8012cee <Endpoint_BytesInEndpoint+0x32>
			return (uint16_t)(ep->InBytesAvailable);
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	699b      	ldr	r3, [r3, #24]
 8012cea:	b29b      	uxth	r3, r3
 8012cec:	e002      	b.n	8012cf4 <Endpoint_BytesInEndpoint+0x38>
		else
			return (uint16_t)(ep->OutBytesAvailable);
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	689b      	ldr	r3, [r3, #8]
 8012cf2:	b29b      	uxth	r3, r3
	}
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	370c      	adds	r7, #12
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfe:	4770      	bx	lr
 8012d00:	1ffe8db4 	.word	0x1ffe8db4

08012d04 <CDC_Device_ProcessControlRequest>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b082      	sub	sp, #8
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 8012d0c:	f7ff ff5c 	bl	8012bc8 <Endpoint_IsSETUPReceived>
 8012d10:	4603      	mov	r3, r0
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	f000 80ae 	beq.w	8012e74 <CDC_Device_ProcessControlRequest+0x170>
 8012d18:	4b58      	ldr	r3, [pc, #352]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012d1a:	889b      	ldrh	r3, [r3, #4]
 8012d1c:	b29a      	uxth	r2, r3
			CDCInterfaceInfo->Config.ControlInterfaceNumber))
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	7c9b      	ldrb	r3, [r3, #18]
 * API IMPLEMENTATION
 **********************************************************************************************************************/
void CDC_Device_ProcessControlRequest(
					USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
	if ((Endpoint_IsSETUPReceived() != 0) && (USB_ControlRequest.wIndex ==
 8012d22:	b29b      	uxth	r3, r3
 8012d24:	429a      	cmp	r2, r3
 8012d26:	f040 80a5 	bne.w	8012e74 <CDC_Device_ProcessControlRequest+0x170>
			CDCInterfaceInfo->Config.ControlInterfaceNumber))
	{

		switch (USB_ControlRequest.bRequest)
 8012d2a:	4b54      	ldr	r3, [pc, #336]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012d2c:	785b      	ldrb	r3, [r3, #1]
 8012d2e:	b2db      	uxtb	r3, r3
 8012d30:	3b20      	subs	r3, #32
 8012d32:	2b03      	cmp	r3, #3
 8012d34:	f200 809e 	bhi.w	8012e74 <CDC_Device_ProcessControlRequest+0x170>
 8012d38:	a201      	add	r2, pc, #4	; (adr r2, 8012d40 <CDC_Device_ProcessControlRequest+0x3c>)
 8012d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d3e:	bf00      	nop
 8012d40:	08012da5 	.word	0x08012da5
 8012d44:	08012d51 	.word	0x08012d51
 8012d48:	08012e17 	.word	0x08012e17
 8012d4c:	08012e47 	.word	0x08012e47
		{
			case CDC_REQ_GetLineEncoding:
				if ((REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8012d50:	4b4a      	ldr	r3, [pc, #296]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012d52:	781b      	ldrb	r3, [r3, #0]
 8012d54:	b2db      	uxtb	r3, r3
 8012d56:	2ba1      	cmp	r3, #161	; 0xa1
 8012d58:	d123      	bne.n	8012da2 <CDC_Device_ProcessControlRequest+0x9e>
				{
					Endpoint_ClearSETUP();
 8012d5a:	f7ff ff4b 	bl	8012bf4 <Endpoint_ClearSETUP>

					while (!(Endpoint_IsINReady()));
 8012d5e:	bf00      	nop
 8012d60:	f7ff ff5e 	bl	8012c20 <Endpoint_IsINReady>
 8012d64:	4603      	mov	r3, r0
 8012d66:	f083 0301 	eor.w	r3, r3, #1
 8012d6a:	b2db      	uxtb	r3, r3
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d1f7      	bne.n	8012d60 <CDC_Device_ProcessControlRequest+0x5c>

					Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	699b      	ldr	r3, [r3, #24]
 8012d74:	4618      	mov	r0, r3
 8012d76:	f000 fd31 	bl	80137dc <Endpoint_Write_32_LE>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	7f1b      	ldrb	r3, [r3, #28]
 8012d7e:	4618      	mov	r0, r3
 8012d80:	f000 fcc0 	bl	8013704 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	7f5b      	ldrb	r3, [r3, #29]
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f000 fcbb 	bl	8013704 <Endpoint_Write_8>
					Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	7f9b      	ldrb	r3, [r3, #30]
 8012d92:	4618      	mov	r0, r3
 8012d94:	f000 fcb6 	bl	8013704 <Endpoint_Write_8>

					Endpoint_ClearIN();
 8012d98:	f000 fc30 	bl	80135fc <Endpoint_ClearIN>
					Endpoint_ClearStatusStage();
 8012d9c:	f7ff ff3a 	bl	8012c14 <Endpoint_ClearStatusStage>
				}

				break;
 8012da0:	e068      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
 8012da2:	e067      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8012da4:	4b35      	ldr	r3, [pc, #212]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012da6:	781b      	ldrb	r3, [r3, #0]
 8012da8:	b2db      	uxtb	r3, r3
 8012daa:	2b21      	cmp	r3, #33	; 0x21
 8012dac:	d132      	bne.n	8012e14 <CDC_Device_ProcessControlRequest+0x110>
				{
					Endpoint_ClearSETUP();
 8012dae:	f7ff ff21 	bl	8012bf4 <Endpoint_ClearSETUP>

					while (!(Endpoint_IsOUTReceived()))
 8012db2:	e005      	b.n	8012dc0 <CDC_Device_ProcessControlRequest+0xbc>
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
 8012db4:	4b32      	ldr	r3, [pc, #200]	; (8012e80 <CDC_Device_ProcessControlRequest+0x17c>)
 8012db6:	781b      	ldrb	r3, [r3, #0]
 8012db8:	b2db      	uxtb	r3, r3
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d100      	bne.n	8012dc0 <CDC_Device_ProcessControlRequest+0xbc>
						  return;
 8012dbe:	e059      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetLineEncoding:
				if ((REQDIR_HOSTTODEVICE |REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
				{
					Endpoint_ClearSETUP();

					while (!(Endpoint_IsOUTReceived()))
 8012dc0:	f7ff ff5a 	bl	8012c78 <Endpoint_IsOUTReceived>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	f083 0301 	eor.w	r3, r3, #1
 8012dca:	b2db      	uxtb	r3, r3
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d1f1      	bne.n	8012db4 <CDC_Device_ProcessControlRequest+0xb0>
					{
						if (USB_DeviceState == DEVICE_STATE_Unattached)
						  return;
					}

					CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 8012dd0:	f000 fd38 	bl	8013844 <Endpoint_Read_32_LE>
 8012dd4:	4602      	mov	r2, r0
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	619a      	str	r2, [r3, #24]
					CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 8012dda:	f000 fcc7 	bl	801376c <Endpoint_Read_8>
 8012dde:	4603      	mov	r3, r0
 8012de0:	461a      	mov	r2, r3
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	771a      	strb	r2, [r3, #28]
					CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 8012de6:	f000 fcc1 	bl	801376c <Endpoint_Read_8>
 8012dea:	4603      	mov	r3, r0
 8012dec:	461a      	mov	r2, r3
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	775a      	strb	r2, [r3, #29]
					CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 8012df2:	f000 fcbb 	bl	801376c <Endpoint_Read_8>
 8012df6:	4603      	mov	r3, r0
 8012df8:	461a      	mov	r2, r3
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	779a      	strb	r2, [r3, #30]

					//Endpoint_ClearOUT();
					Endpoint_ClearStatusStage();
 8012dfe:	f7ff ff09 	bl	8012c14 <Endpoint_ClearStatusStage>

					if(0 != cdc_class_events.LineEncodingChanged)
 8012e02:	4b20      	ldr	r3, [pc, #128]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d004      	beq.n	8012e14 <CDC_Device_ProcessControlRequest+0x110>
					{
						cdc_class_events.LineEncodingChanged(CDCInterfaceInfo);
 8012e0a:	4b1e      	ldr	r3, [pc, #120]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	6878      	ldr	r0, [r7, #4]
 8012e10:	4798      	blx	r3
					}

				}

				break;
 8012e12:	e02f      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
 8012e14:	e02e      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SetControlLineState:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8012e16:	4b19      	ldr	r3, [pc, #100]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	b2db      	uxtb	r3, r3
 8012e1c:	2b21      	cmp	r3, #33	; 0x21
 8012e1e:	d111      	bne.n	8012e44 <CDC_Device_ProcessControlRequest+0x140>
				{
					Endpoint_ClearSETUP();
 8012e20:	f7ff fee8 	bl	8012bf4 <Endpoint_ClearSETUP>
					Endpoint_ClearStatusStage();
 8012e24:	f7ff fef6 	bl	8012c14 <Endpoint_ClearStatusStage>

					CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8012e28:	4b14      	ldr	r3, [pc, #80]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012e2a:	885b      	ldrh	r3, [r3, #2]
 8012e2c:	b29a      	uxth	r2, r3
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	829a      	strh	r2, [r3, #20]

					if(0 != cdc_class_events.ControLineStateChanged)
 8012e32:	4b14      	ldr	r3, [pc, #80]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e34:	685b      	ldr	r3, [r3, #4]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d004      	beq.n	8012e44 <CDC_Device_ProcessControlRequest+0x140>
					{
						cdc_class_events.ControLineStateChanged(CDCInterfaceInfo);
 8012e3a:	4b12      	ldr	r3, [pc, #72]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e3c:	685b      	ldr	r3, [r3, #4]
 8012e3e:	6878      	ldr	r0, [r7, #4]
 8012e40:	4798      	blx	r3
					}

				}

				break;
 8012e42:	e017      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
 8012e44:	e016      	b.n	8012e74 <CDC_Device_ProcessControlRequest+0x170>
			case CDC_REQ_SendBreak:
				if ((REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE) == USB_ControlRequest.bmRequestType)
 8012e46:	4b0d      	ldr	r3, [pc, #52]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	b2db      	uxtb	r3, r3
 8012e4c:	2b21      	cmp	r3, #33	; 0x21
 8012e4e:	d110      	bne.n	8012e72 <CDC_Device_ProcessControlRequest+0x16e>
				{
					Endpoint_ClearSETUP();
 8012e50:	f7ff fed0 	bl	8012bf4 <Endpoint_ClearSETUP>
					Endpoint_ClearStatusStage();
 8012e54:	f7ff fede 	bl	8012c14 <Endpoint_ClearStatusStage>

					if(0 != cdc_class_events.Device_BreakSent)
 8012e58:	4b0a      	ldr	r3, [pc, #40]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e5a:	689b      	ldr	r3, [r3, #8]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d008      	beq.n	8012e72 <CDC_Device_ProcessControlRequest+0x16e>
					{
						cdc_class_events.Device_BreakSent(CDCInterfaceInfo,	(uint8_t)USB_ControlRequest.wValue);
 8012e60:	4b08      	ldr	r3, [pc, #32]	; (8012e84 <CDC_Device_ProcessControlRequest+0x180>)
 8012e62:	689b      	ldr	r3, [r3, #8]
 8012e64:	4a05      	ldr	r2, [pc, #20]	; (8012e7c <CDC_Device_ProcessControlRequest+0x178>)
 8012e66:	8852      	ldrh	r2, [r2, #2]
 8012e68:	b292      	uxth	r2, r2
 8012e6a:	b2d2      	uxtb	r2, r2
 8012e6c:	6878      	ldr	r0, [r7, #4]
 8012e6e:	4611      	mov	r1, r2
 8012e70:	4798      	blx	r3
					}

				}

				break;
 8012e72:	bf00      	nop
		}
	}
}
 8012e74:	3708      	adds	r7, #8
 8012e76:	46bd      	mov	sp, r7
 8012e78:	bd80      	pop	{r7, pc}
 8012e7a:	bf00      	nop
 8012e7c:	1ffe8bac 	.word	0x1ffe8bac
 8012e80:	1ffe8ba9 	.word	0x1ffe8ba9
 8012e84:	1ffe8828 	.word	0x1ffe8828

08012e88 <CDC_Device_ConfigureEndpoints>:




bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b084      	sub	sp, #16
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
	bool status = true;
 8012e90:	2301      	movs	r3, #1
 8012e92:	73fb      	strb	r3, [r7, #15]
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	3314      	adds	r3, #20
 8012e98:	4618      	mov	r0, r3
 8012e9a:	2100      	movs	r1, #0
 8012e9c:	220c      	movs	r2, #12
 8012e9e:	f001 fe52 	bl	8014b46 <memset>

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	2202      	movs	r2, #2
 8012ea6:	711a      	strb	r2, [r3, #4]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	2202      	movs	r2, #2
 8012eac:	729a      	strb	r2, [r3, #10]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	2203      	movs	r2, #3
 8012eb2:	741a      	strb	r2, [r3, #16]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	2101      	movs	r1, #1
 8012eba:	f000 fcfb 	bl	80138b4 <Endpoint_ConfigureEndpointTable>
 8012ebe:	4603      	mov	r3, r0
 8012ec0:	f083 0301 	eor.w	r3, r3, #1
 8012ec4:	b2db      	uxtb	r3, r3
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d001      	beq.n	8012ece <CDC_Device_ConfigureEndpoints+0x46>
	{
		status = false;
 8012eca:	2300      	movs	r3, #0
 8012ecc:	73fb      	strb	r3, [r7, #15]
	}

	if (!(Endpoint_ConfigureEndpointTable(
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	3306      	adds	r3, #6
	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	2101      	movs	r1, #1
 8012ed6:	f000 fced 	bl	80138b4 <Endpoint_ConfigureEndpointTable>
 8012eda:	4603      	mov	r3, r0
 8012edc:	f083 0301 	eor.w	r3, r3, #1
 8012ee0:	b2db      	uxtb	r3, r3
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d001      	beq.n	8012eea <CDC_Device_ConfigureEndpoints+0x62>
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	73fb      	strb	r3, [r7, #15]
	}

	if (!(Endpoint_ConfigureEndpointTable(
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	330c      	adds	r3, #12
							&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
	{
		status = false;
	}

	if (!(Endpoint_ConfigureEndpointTable(
 8012eee:	4618      	mov	r0, r3
 8012ef0:	2101      	movs	r1, #1
 8012ef2:	f000 fcdf 	bl	80138b4 <Endpoint_ConfigureEndpointTable>
 8012ef6:	4603      	mov	r3, r0
 8012ef8:	f083 0301 	eor.w	r3, r3, #1
 8012efc:	b2db      	uxtb	r3, r3
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d001      	beq.n	8012f06 <CDC_Device_ConfigureEndpoints+0x7e>
						&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
	{
		status = false;
 8012f02:	2300      	movs	r3, #0
 8012f04:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8012f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f08:	4618      	mov	r0, r3
 8012f0a:	3710      	adds	r7, #16
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}

08012f10 <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b082      	sub	sp, #8
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8012f18:	4b0c      	ldr	r3, [pc, #48]	; (8012f4c <CDC_Device_USBTask+0x3c>)
 8012f1a:	781b      	ldrb	r3, [r3, #0]
 8012f1c:	b2db      	uxtb	r3, r3
 8012f1e:	2b04      	cmp	r3, #4
 8012f20:	d110      	bne.n	8012f44 <CDC_Device_USBTask+0x34>
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	699b      	ldr	r3, [r3, #24]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d00c      	beq.n	8012f44 <CDC_Device_USBTask+0x34>
	{
		#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	781b      	ldrb	r3, [r3, #0]
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7ff fe30 	bl	8012b94 <Endpoint_SelectEndpoint>

		if (Endpoint_IsINReady())
 8012f34:	f7ff fe74 	bl	8012c20 <Endpoint_IsINReady>
 8012f38:	4603      	mov	r3, r0
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d002      	beq.n	8012f44 <CDC_Device_USBTask+0x34>
		{
		  CDC_Device_Flush(CDCInterfaceInfo);
 8012f3e:	6878      	ldr	r0, [r7, #4]
 8012f40:	f000 f832 	bl	8012fa8 <CDC_Device_Flush>
		}
		#endif
	}
}
 8012f44:	3708      	adds	r7, #8
 8012f46:	46bd      	mov	sp, r7
 8012f48:	bd80      	pop	{r7, pc}
 8012f4a:	bf00      	nop
 8012f4c:	1ffe8ba9 	.word	0x1ffe8ba9

08012f50 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo, const char* const String)
{
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b084      	sub	sp, #16
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	73fb      	strb	r3, [r7, #15]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8012f5e:	4b11      	ldr	r3, [pc, #68]	; (8012fa4 <CDC_Device_SendString+0x54>)
 8012f60:	781b      	ldrb	r3, [r3, #0]
 8012f62:	b2db      	uxtb	r3, r3
 8012f64:	2b04      	cmp	r3, #4
 8012f66:	d115      	bne.n	8012f94 <CDC_Device_SendString+0x44>
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	699b      	ldr	r3, [r3, #24]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d011      	beq.n	8012f94 <CDC_Device_SendString+0x44>
	{

		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	781b      	ldrb	r3, [r3, #0]
 8012f74:	4618      	mov	r0, r3
 8012f76:	f7ff fe0d 	bl	8012b94 <Endpoint_SelectEndpoint>
		status = Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8012f7a:	6838      	ldr	r0, [r7, #0]
 8012f7c:	f001 fdeb 	bl	8014b56 <strlen>
 8012f80:	4603      	mov	r3, r0
 8012f82:	b29b      	uxth	r3, r3
 8012f84:	6838      	ldr	r0, [r7, #0]
 8012f86:	4619      	mov	r1, r3
 8012f88:	2200      	movs	r2, #0
 8012f8a:	f000 f995 	bl	80132b8 <Endpoint_Write_Stream_LE>
 8012f8e:	4603      	mov	r3, r0
 8012f90:	73fb      	strb	r3, [r7, #15]
 8012f92:	e001      	b.n	8012f98 <CDC_Device_SendString+0x48>
	}
	else
	{
		status = ENDPOINT_RWSTREAM_DeviceDisconnected;
 8012f94:	2302      	movs	r3, #2
 8012f96:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8012f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	3710      	adds	r7, #16
 8012f9e:	46bd      	mov	sp, r7
 8012fa0:	bd80      	pop	{r7, pc}
 8012fa2:	bf00      	nop
 8012fa4:	1ffe8ba9 	.word	0x1ffe8ba9

08012fa8 <CDC_Device_Flush>:
	return status;

}

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8012fa8:	b580      	push	{r7, lr}
 8012faa:	b084      	sub	sp, #16
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	73fb      	strb	r3, [r7, #15]
	if ((USB_DeviceState == DEVICE_STATE_Configured) &&	(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS != 0))
 8012fb4:	4b0f      	ldr	r3, [pc, #60]	; (8012ff4 <CDC_Device_Flush+0x4c>)
 8012fb6:	781b      	ldrb	r3, [r3, #0]
 8012fb8:	b2db      	uxtb	r3, r3
 8012fba:	2b04      	cmp	r3, #4
 8012fbc:	d112      	bne.n	8012fe4 <CDC_Device_Flush+0x3c>
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	699b      	ldr	r3, [r3, #24]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d00e      	beq.n	8012fe4 <CDC_Device_Flush+0x3c>
	{
		Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	781b      	ldrb	r3, [r3, #0]
 8012fca:	4618      	mov	r0, r3
 8012fcc:	f7ff fde2 	bl	8012b94 <Endpoint_SelectEndpoint>

		if (Endpoint_BytesInEndpoint())
 8012fd0:	f7ff fe74 	bl	8012cbc <Endpoint_BytesInEndpoint>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d001      	beq.n	8012fde <CDC_Device_Flush+0x36>
		{
			Endpoint_ClearIN();
 8012fda:	f000 fb0f 	bl	80135fc <Endpoint_ClearIN>
		}

		status = ENDPOINT_READYWAIT_NoError;
 8012fde:	2300      	movs	r3, #0
 8012fe0:	73fb      	strb	r3, [r7, #15]
 8012fe2:	e001      	b.n	8012fe8 <CDC_Device_Flush+0x40>
	}
	else
	{
		status = ENDPOINT_RWSTREAM_DeviceDisconnected;
 8012fe4:	2302      	movs	r3, #2
 8012fe6:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8012fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fea:	4618      	mov	r0, r3
 8012fec:	3710      	adds	r7, #16
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	bd80      	pop	{r7, pc}
 8012ff2:	bf00      	nop
 8012ff4:	1ffe8ba9 	.word	0x1ffe8ba9

08012ff8 <USBD_VCOM_Init>:
}


/*The function initializes the USB core layer and register USB event call backs. */
USBD_VCOM_STATUS_t USBD_VCOM_Init(USBD_VCOM_t *vcom_handle)
{
 8012ff8:	b580      	push	{r7, lr}
 8012ffa:	b084      	sub	sp, #16
 8012ffc:	af00      	add	r7, sp, #0
 8012ffe:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 8013000:	2300      	movs	r3, #0
 8013002:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("USBD_VCOM_Init: vcom_handle not valid", (vcom_handle != NULL));

  /*Initialize CDC interface*/
  USBD_VCOM_cdc_interface.Config.ControlInterfaceNumber = 0U;
 8013004:	4b1f      	ldr	r3, [pc, #124]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013006:	2200      	movs	r2, #0
 8013008:	749a      	strb	r2, [r3, #18]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Address = (ENDPOINT_DIR_IN | CDC_TX_EPNUM);
 801300a:	4b1e      	ldr	r3, [pc, #120]	; (8013084 <USBD_VCOM_Init+0x8c>)
 801300c:	2282      	movs	r2, #130	; 0x82
 801300e:	701a      	strb	r2, [r3, #0]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Size = CDC_TXRX_EPSIZE;
 8013010:	4b1c      	ldr	r3, [pc, #112]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013012:	2240      	movs	r2, #64	; 0x40
 8013014:	805a      	strh	r2, [r3, #2]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 8013016:	4b1b      	ldr	r3, [pc, #108]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013018:	2202      	movs	r2, #2
 801301a:	711a      	strb	r2, [r3, #4]
  USBD_VCOM_cdc_interface.Config.DataINEndpoint.Banks = 0U;
 801301c:	4b19      	ldr	r3, [pc, #100]	; (8013084 <USBD_VCOM_Init+0x8c>)
 801301e:	2200      	movs	r2, #0
 8013020:	715a      	strb	r2, [r3, #5]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Address = CDC_RX_EPNUM;
 8013022:	4b18      	ldr	r3, [pc, #96]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013024:	2203      	movs	r2, #3
 8013026:	719a      	strb	r2, [r3, #6]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Size = CDC_TXRX_EPSIZE;
 8013028:	4b16      	ldr	r3, [pc, #88]	; (8013084 <USBD_VCOM_Init+0x8c>)
 801302a:	2240      	movs	r2, #64	; 0x40
 801302c:	811a      	strh	r2, [r3, #8]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Type = (uint8_t)EP_TYPE_BULK;
 801302e:	4b15      	ldr	r3, [pc, #84]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013030:	2202      	movs	r2, #2
 8013032:	729a      	strb	r2, [r3, #10]
  USBD_VCOM_cdc_interface.Config.DataOUTEndpoint.Banks = 0U;
 8013034:	4b13      	ldr	r3, [pc, #76]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013036:	2200      	movs	r2, #0
 8013038:	72da      	strb	r2, [r3, #11]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Address = (ENDPOINT_DIR_IN | CDC_NOTIFICATION_EPNUM);
 801303a:	4b12      	ldr	r3, [pc, #72]	; (8013084 <USBD_VCOM_Init+0x8c>)
 801303c:	2281      	movs	r2, #129	; 0x81
 801303e:	731a      	strb	r2, [r3, #12]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Size = CDC_NOTIFICATION_EPSIZE;
 8013040:	4b10      	ldr	r3, [pc, #64]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013042:	2208      	movs	r2, #8
 8013044:	81da      	strh	r2, [r3, #14]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Type = (uint8_t)EP_TYPE_INTERRUPT;
 8013046:	4b0f      	ldr	r3, [pc, #60]	; (8013084 <USBD_VCOM_Init+0x8c>)
 8013048:	2203      	movs	r2, #3
 801304a:	741a      	strb	r2, [r3, #16]
  USBD_VCOM_cdc_interface.Config.NotificationEndpoint.Banks = 0U;
 801304c:	4b0d      	ldr	r3, [pc, #52]	; (8013084 <USBD_VCOM_Init+0x8c>)
 801304e:	2200      	movs	r2, #0
 8013050:	745a      	strb	r2, [r3, #17]

  /*Register the required USB events*/
  if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Register_USBEvent_CB(&usbd_vcom_events))
 8013052:	480d      	ldr	r0, [pc, #52]	; (8013088 <USBD_VCOM_Init+0x90>)
 8013054:	f000 f854 	bl	8013100 <USBD_VCOM_Register_USBEvent_CB>
 8013058:	4603      	mov	r3, r0
 801305a:	2b00      	cmp	r3, #0
 801305c:	d10a      	bne.n	8013074 <USBD_VCOM_Init+0x7c>
  {
    if (USBD_VCOM_STATUS_SUCCESS != (USBD_VCOM_STATUS_t)USBD_Init(USBD_handle))
 801305e:	4b0b      	ldr	r3, [pc, #44]	; (801308c <USBD_VCOM_Init+0x94>)
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	4618      	mov	r0, r3
 8013064:	f000 fd94 	bl	8013b90 <USBD_Init>
 8013068:	4603      	mov	r3, r0
 801306a:	2b00      	cmp	r3, #0
 801306c:	d004      	beq.n	8013078 <USBD_VCOM_Init+0x80>
    {
      status = USBD_VCOM_STATUS_FAILURE;
 801306e:	2301      	movs	r3, #1
 8013070:	73fb      	strb	r3, [r7, #15]
 8013072:	e001      	b.n	8013078 <USBD_VCOM_Init+0x80>
    }
  }
  else
  {
    status = USBD_VCOM_STATUS_FAILURE;
 8013074:	2301      	movs	r3, #1
 8013076:	73fb      	strb	r3, [r7, #15]
  }
  /*Remove the compilation warning*/
  (void)vcom_handle;

  return status;
 8013078:	7bfb      	ldrb	r3, [r7, #15]
}
 801307a:	4618      	mov	r0, r3
 801307c:	3710      	adds	r7, #16
 801307e:	46bd      	mov	sp, r7
 8013080:	bd80      	pop	{r7, pc}
 8013082:	bf00      	nop
 8013084:	1ffe8b88 	.word	0x1ffe8b88
 8013088:	1ffe8800 	.word	0x1ffe8800
 801308c:	1ffe884c 	.word	0x1ffe884c

08013090 <USBD_VCOM_IsEnumDone>:

/*The function check if the enumeration has been done already. */
uint32_t USBD_VCOM_IsEnumDone(void)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	af00      	add	r7, sp, #0
  return (uint32_t)(USBD_IsEnumDone() && (USB_DeviceState == (uint8_t)DEVICE_STATE_Configured));
 8013094:	f000 fe1a 	bl	8013ccc <USBD_IsEnumDone>
 8013098:	4603      	mov	r3, r0
 801309a:	2b00      	cmp	r3, #0
 801309c:	d006      	beq.n	80130ac <USBD_VCOM_IsEnumDone+0x1c>
 801309e:	4b05      	ldr	r3, [pc, #20]	; (80130b4 <USBD_VCOM_IsEnumDone+0x24>)
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	b2db      	uxtb	r3, r3
 80130a4:	2b04      	cmp	r3, #4
 80130a6:	d101      	bne.n	80130ac <USBD_VCOM_IsEnumDone+0x1c>
 80130a8:	2301      	movs	r3, #1
 80130aa:	e000      	b.n	80130ae <USBD_VCOM_IsEnumDone+0x1e>
 80130ac:	2300      	movs	r3, #0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	bd80      	pop	{r7, pc}
 80130b2:	bf00      	nop
 80130b4:	1ffe8ba9 	.word	0x1ffe8ba9

080130b8 <USBD_VCOM_SendString>:
  return status;
}

/* This function sends string data to the USB host. */
USBD_VCOM_STATUS_t USBD_VCOM_SendString(const int8_t* const data_string)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 80130c0:	2300      	movs	r3, #0
 80130c2:	73fb      	strb	r3, [r7, #15]

  if (data_string != NULL)
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d011      	beq.n	80130ee <USBD_VCOM_SendString+0x36>
  {
    /* Send string to the host */
    if ((uint8_t)ENDPOINT_RWSTREAM_NoError != CDC_Device_SendString(&USBD_VCOM_cdc_interface, (const char*)data_string))
 80130ca:	480c      	ldr	r0, [pc, #48]	; (80130fc <USBD_VCOM_SendString+0x44>)
 80130cc:	6879      	ldr	r1, [r7, #4]
 80130ce:	f7ff ff3f 	bl	8012f50 <CDC_Device_SendString>
 80130d2:	4603      	mov	r3, r0
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d001      	beq.n	80130dc <USBD_VCOM_SendString+0x24>
    {
      status = USBD_VCOM_STATUS_CDC_ERROR;
 80130d8:	2306      	movs	r3, #6
 80130da:	73fb      	strb	r3, [r7, #15]
    }
    if ((uint8_t)ENDPOINT_READYWAIT_NoError != CDC_Device_Flush(&USBD_VCOM_cdc_interface))
 80130dc:	4807      	ldr	r0, [pc, #28]	; (80130fc <USBD_VCOM_SendString+0x44>)
 80130de:	f7ff ff63 	bl	8012fa8 <CDC_Device_Flush>
 80130e2:	4603      	mov	r3, r0
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d004      	beq.n	80130f2 <USBD_VCOM_SendString+0x3a>
    {
      status = USBD_VCOM_STATUS_CDC_ERROR;
 80130e8:	2306      	movs	r3, #6
 80130ea:	73fb      	strb	r3, [r7, #15]
 80130ec:	e001      	b.n	80130f2 <USBD_VCOM_SendString+0x3a>
    }
  }
  else
  {
    status = USBD_VCOM_STATUS_CDC_ERROR;
 80130ee:	2306      	movs	r3, #6
 80130f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80130f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80130f4:	4618      	mov	r0, r3
 80130f6:	3710      	adds	r7, #16
 80130f8:	46bd      	mov	sp, r7
 80130fa:	bd80      	pop	{r7, pc}
 80130fc:	1ffe8b88 	.word	0x1ffe8b88

08013100 <USBD_VCOM_Register_USBEvent_CB>:
/**
 * Register the USB event call backs.
 * Call this API before calling USBD_Init
 **/
USBD_VCOM_STATUS_t USBD_VCOM_Register_USBEvent_CB(USBD_Event_CB_t *event_callback)
{
 8013100:	b480      	push	{r7}
 8013102:	b085      	sub	sp, #20
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
  USBD_VCOM_STATUS_t status = USBD_VCOM_STATUS_SUCCESS;
 8013108:	2300      	movs	r3, #0
 801310a:	73fb      	strb	r3, [r7, #15]

  /*Register USB event call backs*/
  if (event_callback != NULL)
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d03c      	beq.n	801318c <USBD_VCOM_Register_USBEvent_CB+0x8c>
  {
    /*NULL checks for the event callbacks are done in the low level APP USBD*/
    USBD_handle->event_cb->set_address = event_callback->set_address;
 8013112:	4b23      	ldr	r3, [pc, #140]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	691b      	ldr	r3, [r3, #16]
 8013118:	687a      	ldr	r2, [r7, #4]
 801311a:	6912      	ldr	r2, [r2, #16]
 801311c:	611a      	str	r2, [r3, #16]
    USBD_handle->event_cb->config_changed = event_callback->config_changed;
 801311e:	4b20      	ldr	r3, [pc, #128]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	691b      	ldr	r3, [r3, #16]
 8013124:	687a      	ldr	r2, [r7, #4]
 8013126:	6892      	ldr	r2, [r2, #8]
 8013128:	609a      	str	r2, [r3, #8]
    USBD_handle->event_cb->connect = event_callback->connect;
 801312a:	4b1d      	ldr	r3, [pc, #116]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 801312c:	681b      	ldr	r3, [r3, #0]
 801312e:	691b      	ldr	r3, [r3, #16]
 8013130:	687a      	ldr	r2, [r7, #4]
 8013132:	6812      	ldr	r2, [r2, #0]
 8013134:	601a      	str	r2, [r3, #0]
    USBD_handle->event_cb->control_request = event_callback->control_request;
 8013136:	4b1a      	ldr	r3, [pc, #104]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	691b      	ldr	r3, [r3, #16]
 801313c:	687a      	ldr	r2, [r7, #4]
 801313e:	68d2      	ldr	r2, [r2, #12]
 8013140:	60da      	str	r2, [r3, #12]
    USBD_handle->event_cb->disconnect = event_callback->disconnect;
 8013142:	4b17      	ldr	r3, [pc, #92]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	691b      	ldr	r3, [r3, #16]
 8013148:	687a      	ldr	r2, [r7, #4]
 801314a:	6852      	ldr	r2, [r2, #4]
 801314c:	605a      	str	r2, [r3, #4]
    USBD_handle->event_cb->get_descriptor = event_callback->get_descriptor;
 801314e:	4b14      	ldr	r3, [pc, #80]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013150:	681b      	ldr	r3, [r3, #0]
 8013152:	691b      	ldr	r3, [r3, #16]
 8013154:	687a      	ldr	r2, [r7, #4]
 8013156:	6952      	ldr	r2, [r2, #20]
 8013158:	615a      	str	r2, [r3, #20]
    USBD_handle->event_cb->suspend = event_callback->suspend;
 801315a:	4b11      	ldr	r3, [pc, #68]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	691b      	ldr	r3, [r3, #16]
 8013160:	687a      	ldr	r2, [r7, #4]
 8013162:	69d2      	ldr	r2, [r2, #28]
 8013164:	61da      	str	r2, [r3, #28]
    USBD_handle->event_cb->wakeup = event_callback->wakeup;
 8013166:	4b0e      	ldr	r3, [pc, #56]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	691b      	ldr	r3, [r3, #16]
 801316c:	687a      	ldr	r2, [r7, #4]
 801316e:	6992      	ldr	r2, [r2, #24]
 8013170:	619a      	str	r2, [r3, #24]
    USBD_handle->event_cb->start_of_frame = event_callback->start_of_frame;
 8013172:	4b0b      	ldr	r3, [pc, #44]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	691b      	ldr	r3, [r3, #16]
 8013178:	687a      	ldr	r2, [r7, #4]
 801317a:	6a12      	ldr	r2, [r2, #32]
 801317c:	621a      	str	r2, [r3, #32]
    USBD_handle->event_cb->reset = event_callback->reset;
 801317e:	4b08      	ldr	r3, [pc, #32]	; (80131a0 <USBD_VCOM_Register_USBEvent_CB+0xa0>)
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	691b      	ldr	r3, [r3, #16]
 8013184:	687a      	ldr	r2, [r7, #4]
 8013186:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8013188:	625a      	str	r2, [r3, #36]	; 0x24
 801318a:	e001      	b.n	8013190 <USBD_VCOM_Register_USBEvent_CB+0x90>
  }
  else
  {
    status = USBD_VCOM_STATUS_FAILURE;
 801318c:	2301      	movs	r3, #1
 801318e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013190:	7bfb      	ldrb	r3, [r7, #15]

}
 8013192:	4618      	mov	r0, r3
 8013194:	3714      	adds	r7, #20
 8013196:	46bd      	mov	sp, r7
 8013198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319c:	4770      	bx	lr
 801319e:	bf00      	nop
 80131a0:	1ffe884c 	.word	0x1ffe884c

080131a4 <USBD_VCOM_Event_ConfigurationChanged>:

/* Event handler for the USB Configuration Changed event. */
void USBD_VCOM_Event_ConfigurationChanged(void)
{
 80131a4:	b580      	push	{r7, lr}
 80131a6:	af00      	add	r7, sp, #0
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_NOTIFICATION_EPNUM), notification_ep_buf, 
 80131a8:	2081      	movs	r0, #129	; 0x81
 80131aa:	490f      	ldr	r1, [pc, #60]	; (80131e8 <USBD_VCOM_Event_ConfigurationChanged+0x44>)
 80131ac:	2240      	movs	r2, #64	; 0x40
 80131ae:	f000 fd99 	bl	8013ce4 <USBD_SetEndpointBuffer>
  (uint16_t)USB_FS_MAXPKT_SIZE);
  USBD_SetEndpointBuffer(((uint8_t)CDC_IN_EP_MASK|(uint8_t)CDC_TX_EPNUM), tx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80131b2:	2082      	movs	r0, #130	; 0x82
 80131b4:	490d      	ldr	r1, [pc, #52]	; (80131ec <USBD_VCOM_Event_ConfigurationChanged+0x48>)
 80131b6:	2240      	movs	r2, #64	; 0x40
 80131b8:	f000 fd94 	bl	8013ce4 <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer((CDC_RX_EPNUM), rx_ep_buf, (uint16_t)USB_FS_MAXPKT_SIZE);
 80131bc:	2003      	movs	r0, #3
 80131be:	490c      	ldr	r1, [pc, #48]	; (80131f0 <USBD_VCOM_Event_ConfigurationChanged+0x4c>)
 80131c0:	2240      	movs	r2, #64	; 0x40
 80131c2:	f000 fd8f 	bl	8013ce4 <USBD_SetEndpointBuffer>
  if (true == CDC_Device_ConfigureEndpoints(&USBD_VCOM_cdc_interface))
 80131c6:	480b      	ldr	r0, [pc, #44]	; (80131f4 <USBD_VCOM_Event_ConfigurationChanged+0x50>)
 80131c8:	f7ff fe5e 	bl	8012e88 <CDC_Device_ConfigureEndpoints>
 80131cc:	4603      	mov	r3, r0
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d009      	beq.n	80131e6 <USBD_VCOM_Event_ConfigurationChanged+0x42>
  {
    device.IsConfigured = 1U;
 80131d2:	4a09      	ldr	r2, [pc, #36]	; (80131f8 <USBD_VCOM_Event_ConfigurationChanged+0x54>)
 80131d4:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80131d8:	f043 0301 	orr.w	r3, r3, #1
 80131dc:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
    USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 80131e0:	4b06      	ldr	r3, [pc, #24]	; (80131fc <USBD_VCOM_Event_ConfigurationChanged+0x58>)
 80131e2:	2204      	movs	r2, #4
 80131e4:	701a      	strb	r2, [r3, #0]
  }
}
 80131e6:	bd80      	pop	{r7, pc}
 80131e8:	1ffe8b08 	.word	0x1ffe8b08
 80131ec:	1ffe8ac4 	.word	0x1ffe8ac4
 80131f0:	1ffe8b48 	.word	0x1ffe8b48
 80131f4:	1ffe8b88 	.word	0x1ffe8b88
 80131f8:	1ffe8db4 	.word	0x1ffe8db4
 80131fc:	1ffe8ba9 	.word	0x1ffe8ba9

08013200 <USBD_VCOM_Event_ControlRequest>:

/* Event handler for the USB Control Request reception event. */
void USBD_VCOM_Event_ControlRequest(void)
{
 8013200:	b580      	push	{r7, lr}
 8013202:	af00      	add	r7, sp, #0
  CDC_Device_ProcessControlRequest(&USBD_VCOM_cdc_interface);
 8013204:	4801      	ldr	r0, [pc, #4]	; (801320c <USBD_VCOM_Event_ControlRequest+0xc>)
 8013206:	f7ff fd7d 	bl	8012d04 <CDC_Device_ProcessControlRequest>
}
 801320a:	bd80      	pop	{r7, pc}
 801320c:	1ffe8b88 	.word	0x1ffe8b88

08013210 <USBD_VCOM_Event_Reset>:

/* Event handler for the USB reset event. */
void USBD_VCOM_Event_Reset(void)
{
 8013210:	b580      	push	{r7, lr}
 8013212:	af00      	add	r7, sp, #0
  /*For self powered devices, reinitialize USB*/
  if (device.IsConfigured)
 8013214:	4b0c      	ldr	r3, [pc, #48]	; (8013248 <USBD_VCOM_Event_Reset+0x38>)
 8013216:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 801321a:	f003 0301 	and.w	r3, r3, #1
 801321e:	b2db      	uxtb	r3, r3
 8013220:	2b00      	cmp	r3, #0
 8013222:	d010      	beq.n	8013246 <USBD_VCOM_Event_Reset+0x36>
  {
    device.IsConfigured = 0U;
 8013224:	4a08      	ldr	r2, [pc, #32]	; (8013248 <USBD_VCOM_Event_Reset+0x38>)
 8013226:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 801322a:	f36f 0300 	bfc	r3, #0, #1
 801322e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
    if (USBD_VCOM_STATUS_SUCCESS == USBD_VCOM_Init(USBD_VCOM_handle))
 8013232:	4b06      	ldr	r3, [pc, #24]	; (801324c <USBD_VCOM_Event_Reset+0x3c>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	4618      	mov	r0, r3
 8013238:	f7ff fede 	bl	8012ff8 <USBD_VCOM_Init>
 801323c:	4603      	mov	r3, r0
 801323e:	2b00      	cmp	r3, #0
 8013240:	d101      	bne.n	8013246 <USBD_VCOM_Event_Reset+0x36>
    {
      if (USBD_VCOM_STATUS_SUCCESS != USBD_VCOM_Connect())
 8013242:	f000 f831 	bl	80132a8 <USBD_VCOM_Connect>
      {
      }
    }
  }
}
 8013246:	bd80      	pop	{r7, pc}
 8013248:	1ffe8db4 	.word	0x1ffe8db4
 801324c:	1ffe8834 	.word	0x1ffe8834

08013250 <USBD_VCOM_CDCClass_Event_LineEncodingChanged>:
/*CDC class driver event for a line encoding change on a CDC interface. This event fires each time the host
 * requests a line encoding change (containing the serial parity, baud and other configuration information). The new
 * line encoding settings are available in the LineEncoding structure inside the CDC interface structure passed
 * as a parameter.*/
void USBD_VCOM_CDCClass_Event_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
 8013250:	b480      	push	{r7}
 8013252:	b083      	sub	sp, #12
 8013254:	af00      	add	r7, sp, #0
 8013256:	6078      	str	r0, [r7, #4]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate
   * the event. */
  cdc_event_flags.line_encoding_event_flag = 1U;
 8013258:	4b03      	ldr	r3, [pc, #12]	; (8013268 <USBD_VCOM_CDCClass_Event_LineEncodingChanged+0x18>)
 801325a:	2201      	movs	r2, #1
 801325c:	701a      	strb	r2, [r3, #0]
  (void)cdc_interface_info;

}
 801325e:	370c      	adds	r7, #12
 8013260:	46bd      	mov	sp, r7
 8013262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013266:	4770      	bx	lr
 8013268:	1ffe8b04 	.word	0x1ffe8b04

0801326c <USBD_VCOM_CDCClass_Event_ControlLineStateChanged>:
/*CDC class driver event for a control line state change on a CDC interface. This event fires
 * each time the host requests a control line state change (containing the virtual serial control
 * line states, such as DTR).The new control line states are available in the ControlLineStates.HostToDevice
 * value inside the CDC interface structure passed as a parameter. */
void USBD_VCOM_CDCClass_Event_ControlLineStateChanged(USB_ClassInfo_CDC_Device_t* const cdc_interface_info)
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.control_line_state_change_event_flag = 1U;
 8013274:	4b03      	ldr	r3, [pc, #12]	; (8013284 <USBD_VCOM_CDCClass_Event_ControlLineStateChanged+0x18>)
 8013276:	2201      	movs	r2, #1
 8013278:	705a      	strb	r2, [r3, #1]
  (void)cdc_interface_info;

}
 801327a:	370c      	adds	r7, #12
 801327c:	46bd      	mov	sp, r7
 801327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013282:	4770      	bx	lr
 8013284:	1ffe8b04 	.word	0x1ffe8b04

08013288 <USBD_VCOM_CDCClass_Event_BreakSent>:

/*CDC class driver event for a send break request sent to the device from the host.
 * This is generally used to separate data or to indicate a special condition to the receiving device.*/
void USBD_VCOM_CDCClass_Event_BreakSent(USB_ClassInfo_CDC_Device_t* const cdc_interface_info,	const uint8_t duration)
{
 8013288:	b480      	push	{r7}
 801328a:	b083      	sub	sp, #12
 801328c:	af00      	add	r7, sp, #0
 801328e:	6078      	str	r0, [r7, #4]
 8013290:	460b      	mov	r3, r1
 8013292:	70fb      	strb	r3, [r7, #3]
  /*set here the global volatile flag(which can be polled from the top level application) to indicate the event */
  cdc_event_flags.break_event_flag = 1U;
 8013294:	4b03      	ldr	r3, [pc, #12]	; (80132a4 <USBD_VCOM_CDCClass_Event_BreakSent+0x1c>)
 8013296:	2201      	movs	r2, #1
 8013298:	709a      	strb	r2, [r3, #2]
  (void)cdc_interface_info;
  (void)duration;

}
 801329a:	370c      	adds	r7, #12
 801329c:	46bd      	mov	sp, r7
 801329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a2:	4770      	bx	lr
 80132a4:	1ffe8b04 	.word	0x1ffe8b04

080132a8 <USBD_VCOM_Connect>:

/*The API to connect the VCOM device to USB host*/
USBD_VCOM_STATUS_t USBD_VCOM_Connect(void)
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	af00      	add	r7, sp, #0
  return (USBD_VCOM_STATUS_t)USBD_Connect();
 80132ac:	f000 fd02 	bl	8013cb4 <USBD_Connect>
 80132b0:	4603      	mov	r3, r0
}
 80132b2:	4618      	mov	r0, r3
 80132b4:	bd80      	pop	{r7, pc}
 80132b6:	bf00      	nop

080132b8 <Endpoint_Write_Stream_LE>:
/*Flag to indicate the zlp to be sent or not*/
volatile uint8_t zlp_flag = 0;

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length,
											uint16_t *const BytesProcessed)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b088      	sub	sp, #32
 80132bc:	af00      	add	r7, sp, #0
 80132be:	60f8      	str	r0, [r7, #12]
 80132c0:	460b      	mov	r3, r1
 80132c2:	607a      	str	r2, [r7, #4]
 80132c4:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80132c6:	4b3e      	ldr	r3, [pc, #248]	; (80133c0 <Endpoint_Write_Stream_LE+0x108>)
 80132c8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80132cc:	461a      	mov	r2, r3
 80132ce:	232c      	movs	r3, #44	; 0x2c
 80132d0:	fb03 f302 	mul.w	r3, r3, r2
 80132d4:	4a3a      	ldr	r2, [pc, #232]	; (80133c0 <Endpoint_Write_Stream_LE+0x108>)
 80132d6:	4413      	add	r3, r2
 80132d8:	3304      	adds	r3, #4
 80132da:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80132dc:	2300      	movs	r3, #0
 80132de:	83fb      	strh	r3, [r7, #30]
	uint16_t BytesTransfered = 0;
 80132e0:	2300      	movs	r3, #0
 80132e2:	83bb      	strh	r3, [r7, #28]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) 
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d007      	beq.n	80132fa <Endpoint_Write_Stream_LE+0x42>
	{
		Length -= *BytesProcessed;
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	881b      	ldrh	r3, [r3, #0]
 80132ee:	897a      	ldrh	r2, [r7, #10]
 80132f0:	1ad3      	subs	r3, r2, r3
 80132f2:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	881b      	ldrh	r3, [r3, #0]
 80132f8:	83bb      	strh	r3, [r7, #28]
	}

	while (Length) 
 80132fa:	e058      	b.n	80133ae <Endpoint_Write_Stream_LE+0xf6>
	{
		if (ep->InInUse)
 80132fc:	69bb      	ldr	r3, [r7, #24]
 80132fe:	685b      	ldr	r3, [r3, #4]
 8013300:	091b      	lsrs	r3, r3, #4
 8013302:	f003 0301 	and.w	r3, r3, #1
 8013306:	b2db      	uxtb	r3, r3
 8013308:	2b00      	cmp	r3, #0
 801330a:	d000      	beq.n	801330e <Endpoint_Write_Stream_LE+0x56>
		{
			continue;
 801330c:	e04f      	b.n	80133ae <Endpoint_Write_Stream_LE+0xf6>
		}
		if (Endpoint_IsReadWriteAllowed()) 
 801330e:	f000 f9c7 	bl	80136a0 <Endpoint_IsReadWriteAllowed>
 8013312:	4603      	mov	r3, r0
 8013314:	2b00      	cmp	r3, #0
 8013316:	d02f      	beq.n	8013378 <Endpoint_Write_Stream_LE+0xc0>
		{
			if((ep->InBufferLength - ep->InBytesAvailable)  > Length)
 8013318:	69bb      	ldr	r3, [r7, #24]
 801331a:	6a1a      	ldr	r2, [r3, #32]
 801331c:	69bb      	ldr	r3, [r7, #24]
 801331e:	699b      	ldr	r3, [r3, #24]
 8013320:	1ad2      	subs	r2, r2, r3
 8013322:	897b      	ldrh	r3, [r7, #10]
 8013324:	429a      	cmp	r2, r3
 8013326:	d902      	bls.n	801332e <Endpoint_Write_Stream_LE+0x76>
			{
				Bytes = Length;
 8013328:	897b      	ldrh	r3, [r7, #10]
 801332a:	83fb      	strh	r3, [r7, #30]
 801332c:	e007      	b.n	801333e <Endpoint_Write_Stream_LE+0x86>
			}
			else
			{
				Bytes = (ep->InBufferLength - ep->InBytesAvailable);
 801332e:	69bb      	ldr	r3, [r7, #24]
 8013330:	6a1b      	ldr	r3, [r3, #32]
 8013332:	b29a      	uxth	r2, r3
 8013334:	69bb      	ldr	r3, [r7, #24]
 8013336:	699b      	ldr	r3, [r3, #24]
 8013338:	b29b      	uxth	r3, r3
 801333a:	1ad3      	subs	r3, r2, r3
 801333c:	83fb      	strh	r3, [r7, #30]
			}
			memcpy(ep->InBuffer + ep->InBytesAvailable,(uint8_t*)Buffer + BytesTransfered,Bytes);
 801333e:	69bb      	ldr	r3, [r7, #24]
 8013340:	69da      	ldr	r2, [r3, #28]
 8013342:	69bb      	ldr	r3, [r7, #24]
 8013344:	699b      	ldr	r3, [r3, #24]
 8013346:	18d1      	adds	r1, r2, r3
 8013348:	8bbb      	ldrh	r3, [r7, #28]
 801334a:	68fa      	ldr	r2, [r7, #12]
 801334c:	441a      	add	r2, r3
 801334e:	8bfb      	ldrh	r3, [r7, #30]
 8013350:	4608      	mov	r0, r1
 8013352:	4611      	mov	r1, r2
 8013354:	461a      	mov	r2, r3
 8013356:	f001 fbeb 	bl	8014b30 <memcpy>
			ep->InBytesAvailable += Bytes;
 801335a:	69bb      	ldr	r3, [r7, #24]
 801335c:	699a      	ldr	r2, [r3, #24]
 801335e:	8bfb      	ldrh	r3, [r7, #30]
 8013360:	441a      	add	r2, r3
 8013362:	69bb      	ldr	r3, [r7, #24]
 8013364:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 8013366:	8bba      	ldrh	r2, [r7, #28]
 8013368:	8bfb      	ldrh	r3, [r7, #30]
 801336a:	4413      	add	r3, r2
 801336c:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 801336e:	897a      	ldrh	r2, [r7, #10]
 8013370:	8bfb      	ldrh	r3, [r7, #30]
 8013372:	1ad3      	subs	r3, r2, r3
 8013374:	817b      	strh	r3, [r7, #10]
 8013376:	e01a      	b.n	80133ae <Endpoint_Write_Stream_LE+0xf6>
		}
		else 
		{
			Endpoint_ClearIN();
 8013378:	f000 f940 	bl	80135fc <Endpoint_ClearIN>
			if(Length < ep->MaxPacketSize)
 801337c:	897b      	ldrh	r3, [r7, #10]
 801337e:	69ba      	ldr	r2, [r7, #24]
 8013380:	8892      	ldrh	r2, [r2, #4]
 8013382:	f3c2 1286 	ubfx	r2, r2, #6, #7
 8013386:	b2d2      	uxtb	r2, r2
 8013388:	4293      	cmp	r3, r2
 801338a:	da07      	bge.n	801339c <Endpoint_Write_Stream_LE+0xe4>
			{
				if (BytesProcessed!=NULL) 
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d004      	beq.n	801339c <Endpoint_Write_Stream_LE+0xe4>
				{
					*BytesProcessed = BytesTransfered;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	8bba      	ldrh	r2, [r7, #28]
 8013396:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8013398:	2305      	movs	r3, #5
 801339a:	e00c      	b.n	80133b6 <Endpoint_Write_Stream_LE+0xfe>
				}
			}

			ErrorCode = Endpoint_WaitUntilReady();
 801339c:	f000 f8e6 	bl	801356c <Endpoint_WaitUntilReady>
 80133a0:	4603      	mov	r3, r0
 80133a2:	75fb      	strb	r3, [r7, #23]
			if (ErrorCode) 
 80133a4:	7dfb      	ldrb	r3, [r7, #23]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d001      	beq.n	80133ae <Endpoint_Write_Stream_LE+0xf6>
			{
				return ErrorCode;
 80133aa:	7dfb      	ldrb	r3, [r7, #23]
 80133ac:	e003      	b.n	80133b6 <Endpoint_Write_Stream_LE+0xfe>
	{
		Length -= *BytesProcessed;
		BytesTransfered = *BytesProcessed;
	}

	while (Length) 
 80133ae:	897b      	ldrh	r3, [r7, #10]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d1a3      	bne.n	80132fc <Endpoint_Write_Stream_LE+0x44>
				return ErrorCode;
			}
		}
	}
	
	return ENDPOINT_RWSTREAM_NoError;
 80133b4:	2300      	movs	r3, #0
}
 80133b6:	4618      	mov	r0, r3
 80133b8:	3720      	adds	r7, #32
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}
 80133be:	bf00      	nop
 80133c0:	1ffe8db4 	.word	0x1ffe8db4

080133c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80133c4:	b480      	push	{r7}
 80133c6:	b083      	sub	sp, #12
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	4603      	mov	r3, r0
 80133cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80133ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	db0b      	blt.n	80133ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80133d6:	4908      	ldr	r1, [pc, #32]	; (80133f8 <__NVIC_EnableIRQ+0x34>)
 80133d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80133dc:	095b      	lsrs	r3, r3, #5
 80133de:	79fa      	ldrb	r2, [r7, #7]
 80133e0:	f002 021f 	and.w	r2, r2, #31
 80133e4:	2001      	movs	r0, #1
 80133e6:	fa00 f202 	lsl.w	r2, r0, r2
 80133ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80133ee:	370c      	adds	r7, #12
 80133f0:	46bd      	mov	sp, r7
 80133f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f6:	4770      	bx	lr
 80133f8:	e000e100 	.word	0xe000e100

080133fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80133fc:	b480      	push	{r7}
 80133fe:	b083      	sub	sp, #12
 8013400:	af00      	add	r7, sp, #0
 8013402:	4603      	mov	r3, r0
 8013404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801340a:	2b00      	cmp	r3, #0
 801340c:	db10      	blt.n	8013430 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801340e:	490b      	ldr	r1, [pc, #44]	; (801343c <__NVIC_DisableIRQ+0x40>)
 8013410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013414:	095b      	lsrs	r3, r3, #5
 8013416:	79fa      	ldrb	r2, [r7, #7]
 8013418:	f002 021f 	and.w	r2, r2, #31
 801341c:	2001      	movs	r0, #1
 801341e:	fa00 f202 	lsl.w	r2, r0, r2
 8013422:	3320      	adds	r3, #32
 8013424:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8013428:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 801342c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8013430:	370c      	adds	r7, #12
 8013432:	46bd      	mov	sp, r7
 8013434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013438:	4770      	bx	lr
 801343a:	bf00      	nop
 801343c:	e000e100 	.word	0xe000e100

08013440 <Endpoint_IsINReady>:
	 *  \return Boolean \c true if the current endpoint is ready for an IN
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void);
	static inline bool Endpoint_IsINReady(void)
	{
 8013440:	b480      	push	{r7}
 8013442:	b083      	sub	sp, #12
 8013444:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8013446:	4b13      	ldr	r3, [pc, #76]	; (8013494 <Endpoint_IsINReady+0x54>)
 8013448:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 801344c:	461a      	mov	r2, r3
 801344e:	232c      	movs	r3, #44	; 0x2c
 8013450:	fb03 f302 	mul.w	r3, r3, r2
 8013454:	4a0f      	ldr	r2, [pc, #60]	; (8013494 <Endpoint_IsINReady+0x54>)
 8013456:	4413      	add	r3, r2
 8013458:	3304      	adds	r3, #4
 801345a:	607b      	str	r3, [r7, #4]
		return ep->InInUse == 0 && ep->IsEnabled;
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	685b      	ldr	r3, [r3, #4]
 8013460:	091b      	lsrs	r3, r3, #4
 8013462:	f003 0301 	and.w	r3, r3, #1
 8013466:	b2db      	uxtb	r3, r3
 8013468:	2b00      	cmp	r3, #0
 801346a:	d109      	bne.n	8013480 <Endpoint_IsINReady+0x40>
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	685b      	ldr	r3, [r3, #4]
 8013470:	085b      	lsrs	r3, r3, #1
 8013472:	f003 0301 	and.w	r3, r3, #1
 8013476:	b2db      	uxtb	r3, r3
 8013478:	2b00      	cmp	r3, #0
 801347a:	d001      	beq.n	8013480 <Endpoint_IsINReady+0x40>
 801347c:	2301      	movs	r3, #1
 801347e:	e000      	b.n	8013482 <Endpoint_IsINReady+0x42>
 8013480:	2300      	movs	r3, #0
 8013482:	f003 0301 	and.w	r3, r3, #1
 8013486:	b2db      	uxtb	r3, r3
	}
 8013488:	4618      	mov	r0, r3
 801348a:	370c      	adds	r7, #12
 801348c:	46bd      	mov	sp, r7
 801348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013492:	4770      	bx	lr
 8013494:	1ffe8db4 	.word	0x1ffe8db4

08013498 <Endpoint_IsOUTReceived>:
	 *  \return Boolean \c true if current endpoint is has received an OUT
	 *  packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void);
	static inline bool Endpoint_IsOUTReceived(void)
	{
 8013498:	b480      	push	{r7}
 801349a:	b083      	sub	sp, #12
 801349c:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 801349e:	4b0e      	ldr	r3, [pc, #56]	; (80134d8 <Endpoint_IsOUTReceived+0x40>)
 80134a0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80134a4:	461a      	mov	r2, r3
 80134a6:	232c      	movs	r3, #44	; 0x2c
 80134a8:	fb03 f302 	mul.w	r3, r3, r2
 80134ac:	4a0a      	ldr	r2, [pc, #40]	; (80134d8 <Endpoint_IsOUTReceived+0x40>)
 80134ae:	4413      	add	r3, r2
 80134b0:	3304      	adds	r3, #4
 80134b2:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	685b      	ldr	r3, [r3, #4]
 80134b8:	095b      	lsrs	r3, r3, #5
 80134ba:	f003 0301 	and.w	r3, r3, #1
 80134be:	b2db      	uxtb	r3, r3
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	bf14      	ite	ne
 80134c4:	2301      	movne	r3, #1
 80134c6:	2300      	moveq	r3, #0
 80134c8:	b2db      	uxtb	r3, r3
	}
 80134ca:	4618      	mov	r0, r3
 80134cc:	370c      	adds	r7, #12
 80134ce:	46bd      	mov	sp, r7
 80134d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d4:	4770      	bx	lr
 80134d6:	bf00      	nop
 80134d8:	1ffe8db4 	.word	0x1ffe8db4

080134dc <Endpoint_GetEndpointDirection>:
	 *  \return The currently selected endpoint's direction, as a
	 *  \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void);
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
 80134dc:	b480      	push	{r7}
 80134de:	b083      	sub	sp, #12
 80134e0:	af00      	add	r7, sp, #0
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80134e2:	4b0b      	ldr	r3, [pc, #44]	; (8013510 <Endpoint_GetEndpointDirection+0x34>)
 80134e4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80134e8:	461a      	mov	r2, r3
 80134ea:	232c      	movs	r3, #44	; 0x2c
 80134ec:	fb03 f302 	mul.w	r3, r3, r2
 80134f0:	4a07      	ldr	r2, [pc, #28]	; (8013510 <Endpoint_GetEndpointDirection+0x34>)
 80134f2:	4413      	add	r3, r2
 80134f4:	3304      	adds	r3, #4
 80134f6:	607b      	str	r3, [r7, #4]
		return ep->Address & ENDPOINT_DIR_MASK;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	781b      	ldrb	r3, [r3, #0]
 80134fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8013500:	b2db      	uxtb	r3, r3
	}
 8013502:	4618      	mov	r0, r3
 8013504:	370c      	adds	r7, #12
 8013506:	46bd      	mov	sp, r7
 8013508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350c:	4770      	bx	lr
 801350e:	bf00      	nop
 8013510:	1ffe8db4 	.word	0x1ffe8db4

08013514 <Endpoint_IsStalled>:
	 *  \return Boolean \c true if the currently selected endpoint is stalled,
	 *  \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void);
	static inline bool Endpoint_IsStalled(void)
	{
 8013514:	b480      	push	{r7}
 8013516:	b083      	sub	sp, #12
 8013518:	af00      	add	r7, sp, #0
		bool status = false;
 801351a:	2300      	movs	r3, #0
 801351c:	71fb      	strb	r3, [r7, #7]
		if(device.Endpoints[device.CurrentEndpoint].IsHalted == 1)
 801351e:	4b0c      	ldr	r3, [pc, #48]	; (8013550 <Endpoint_IsStalled+0x3c>)
 8013520:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8013524:	4619      	mov	r1, r3
 8013526:	4a0a      	ldr	r2, [pc, #40]	; (8013550 <Endpoint_IsStalled+0x3c>)
 8013528:	232c      	movs	r3, #44	; 0x2c
 801352a:	fb03 f301 	mul.w	r3, r3, r1
 801352e:	4413      	add	r3, r2
 8013530:	689b      	ldr	r3, [r3, #8]
 8013532:	089b      	lsrs	r3, r3, #2
 8013534:	f003 0301 	and.w	r3, r3, #1
 8013538:	b2db      	uxtb	r3, r3
 801353a:	2b01      	cmp	r3, #1
 801353c:	d101      	bne.n	8013542 <Endpoint_IsStalled+0x2e>
		{
			status = true;
 801353e:	2301      	movs	r3, #1
 8013540:	71fb      	strb	r3, [r7, #7]
		}
		return status;
 8013542:	79fb      	ldrb	r3, [r7, #7]
	}
 8013544:	4618      	mov	r0, r3
 8013546:	370c      	adds	r7, #12
 8013548:	46bd      	mov	sp, r7
 801354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801354e:	4770      	bx	lr
 8013550:	1ffe8db4 	.word	0x1ffe8db4

08013554 <USB_Device_GetFrameNumber>:
 *  the frame number is incremented by one.
 *
 *  \return Current USB frame number from the USB controller.
 */
static inline uint16_t USB_Device_GetFrameNumber(void);
static inline uint16_t USB_Device_GetFrameNumber() {
 8013554:	b580      	push	{r7, lr}
 8013556:	af00      	add	r7, sp, #0
	return device.Driver->GetFrameNumber();
 8013558:	4b03      	ldr	r3, [pc, #12]	; (8013568 <USB_Device_GetFrameNumber+0x14>)
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801355e:	4798      	blx	r3
 8013560:	4603      	mov	r3, r0
}
 8013562:	4618      	mov	r0, r3
 8013564:	bd80      	pop	{r7, pc}
 8013566:	bf00      	nop
 8013568:	1ffe8db4 	.word	0x1ffe8db4

0801356c <Endpoint_WaitUntilReady>:

#define USB_STREAM_TIMEOUT_MS 100


uint8_t Endpoint_WaitUntilReady(void)
{
 801356c:	b580      	push	{r7, lr}
 801356e:	b082      	sub	sp, #8
 8013570:	af00      	add	r7, sp, #0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 8013572:	2364      	movs	r3, #100	; 0x64
 8013574:	71fb      	strb	r3, [r7, #7]
	#else
	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
	#endif

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 8013576:	f7ff ffed 	bl	8013554 <USB_Device_GetFrameNumber>
 801357a:	4603      	mov	r3, r0
 801357c:	80bb      	strh	r3, [r7, #4]

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 801357e:	f7ff ffad 	bl	80134dc <Endpoint_GetEndpointDirection>
 8013582:	4603      	mov	r3, r0
 8013584:	2b80      	cmp	r3, #128	; 0x80
 8013586:	d106      	bne.n	8013596 <Endpoint_WaitUntilReady+0x2a>
		{
			if (Endpoint_IsINReady())
 8013588:	f7ff ff5a 	bl	8013440 <Endpoint_IsINReady>
 801358c:	4603      	mov	r3, r0
 801358e:	2b00      	cmp	r3, #0
 8013590:	d008      	beq.n	80135a4 <Endpoint_WaitUntilReady+0x38>
			{
			  return ENDPOINT_READYWAIT_NoError;
 8013592:	2300      	movs	r3, #0
 8013594:	e02c      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
			}
		}
		else
		{
			if (Endpoint_IsOUTReceived())
 8013596:	f7ff ff7f 	bl	8013498 <Endpoint_IsOUTReceived>
 801359a:	4603      	mov	r3, r0
 801359c:	2b00      	cmp	r3, #0
 801359e:	d001      	beq.n	80135a4 <Endpoint_WaitUntilReady+0x38>
			{
			  return ENDPOINT_READYWAIT_NoError;
 80135a0:	2300      	movs	r3, #0
 80135a2:	e025      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
			}
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 80135a4:	4b14      	ldr	r3, [pc, #80]	; (80135f8 <Endpoint_WaitUntilReady+0x8c>)
 80135a6:	781b      	ldrb	r3, [r3, #0]
 80135a8:	70fb      	strb	r3, [r7, #3]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 80135aa:	78fb      	ldrb	r3, [r7, #3]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d101      	bne.n	80135b4 <Endpoint_WaitUntilReady+0x48>
		{
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 80135b0:	2302      	movs	r3, #2
 80135b2:	e01d      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
		}
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 80135b4:	78fb      	ldrb	r3, [r7, #3]
 80135b6:	2b05      	cmp	r3, #5
 80135b8:	d101      	bne.n	80135be <Endpoint_WaitUntilReady+0x52>
		{
		  return ENDPOINT_READYWAIT_BusSuspended;
 80135ba:	2303      	movs	r3, #3
 80135bc:	e018      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
		}
		else if (Endpoint_IsStalled())
 80135be:	f7ff ffa9 	bl	8013514 <Endpoint_IsStalled>
 80135c2:	4603      	mov	r3, r0
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d001      	beq.n	80135cc <Endpoint_WaitUntilReady+0x60>
		{
		  return ENDPOINT_READYWAIT_EndpointStalled;
 80135c8:	2301      	movs	r3, #1
 80135ca:	e011      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
		}

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 80135cc:	f7ff ffc2 	bl	8013554 <USB_Device_GetFrameNumber>
 80135d0:	4603      	mov	r3, r0
 80135d2:	803b      	strh	r3, [r7, #0]

		if (CurrentFrameNumber != PreviousFrameNumber)
 80135d4:	883a      	ldrh	r2, [r7, #0]
 80135d6:	88bb      	ldrh	r3, [r7, #4]
 80135d8:	429a      	cmp	r2, r3
 80135da:	d008      	beq.n	80135ee <Endpoint_WaitUntilReady+0x82>
		{
			PreviousFrameNumber = CurrentFrameNumber;
 80135dc:	883b      	ldrh	r3, [r7, #0]
 80135de:	80bb      	strh	r3, [r7, #4]

			if (!(TimeoutMSRem--))
 80135e0:	79fb      	ldrb	r3, [r7, #7]
 80135e2:	1e5a      	subs	r2, r3, #1
 80135e4:	71fa      	strb	r2, [r7, #7]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d101      	bne.n	80135ee <Endpoint_WaitUntilReady+0x82>
			{
			  return ENDPOINT_READYWAIT_Timeout;
 80135ea:	2304      	movs	r3, #4
 80135ec:	e000      	b.n	80135f0 <Endpoint_WaitUntilReady+0x84>
			}
		}
	}
 80135ee:	e7c6      	b.n	801357e <Endpoint_WaitUntilReady+0x12>
}
 80135f0:	4618      	mov	r0, r3
 80135f2:	3708      	adds	r7, #8
 80135f4:	46bd      	mov	sp, r7
 80135f6:	bd80      	pop	{r7, pc}
 80135f8:	1ffe8ba9 	.word	0x1ffe8ba9

080135fc <Endpoint_ClearIN>:
		device.Driver->EndpointReadStart(ep->Address,ep->OutBufferLength);
	}
}

void Endpoint_ClearIN(void)
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b082      	sub	sp, #8
 8013600:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8013602:	4b26      	ldr	r3, [pc, #152]	; (801369c <Endpoint_ClearIN+0xa0>)
 8013604:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8013608:	461a      	mov	r2, r3
 801360a:	232c      	movs	r3, #44	; 0x2c
 801360c:	fb03 f302 	mul.w	r3, r3, r2
 8013610:	4a22      	ldr	r2, [pc, #136]	; (801369c <Endpoint_ClearIN+0xa0>)
 8013612:	4413      	add	r3, r2
 8013614:	3304      	adds	r3, #4
 8013616:	607b      	str	r3, [r7, #4]
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	685b      	ldr	r3, [r3, #4]
 801361c:	091b      	lsrs	r3, r3, #4
 801361e:	f003 0301 	and.w	r3, r3, #1
 8013622:	b2db      	uxtb	r3, r3
 8013624:	2b01      	cmp	r3, #1
 8013626:	d007      	beq.n	8013638 <Endpoint_ClearIN+0x3c>
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	685b      	ldr	r3, [r3, #4]
 801362c:	085b      	lsrs	r3, r3, #1
 801362e:	f003 0301 	and.w	r3, r3, #1
 8013632:	b2db      	uxtb	r3, r3
 8013634:	2b00      	cmp	r3, #0
 8013636:	d100      	bne.n	801363a <Endpoint_ClearIN+0x3e>
		return;
 8013638:	e02c      	b.n	8013694 <Endpoint_ClearIN+0x98>
	ep->InInUse = true;
 801363a:	687a      	ldr	r2, [r7, #4]
 801363c:	8893      	ldrh	r3, [r2, #4]
 801363e:	f043 0310 	orr.w	r3, r3, #16
 8013642:	8093      	strh	r3, [r2, #4]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	69da      	ldr	r2, [r3, #28]
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	699a      	ldr	r2, [r3, #24]
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	625a      	str	r2, [r3, #36]	; 0x24
	ep->InBytesAvailable = 0;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	2200      	movs	r2, #0
 8013658:	619a      	str	r2, [r3, #24]
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
 801365a:	206b      	movs	r0, #107	; 0x6b
 801365c:	f7ff fece 	bl	80133fc <__NVIC_DisableIRQ>
	data_count = device.Driver->EndpointWrite(ep->Address,
 8013660:	4b0e      	ldr	r3, [pc, #56]	; (801369c <Endpoint_ClearIN+0xa0>)
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013666:	687a      	ldr	r2, [r7, #4]
 8013668:	7810      	ldrb	r0, [r2, #0]
			ep->InDataBuffer,ep->InDataLeft);
 801366a:	687a      	ldr	r2, [r7, #4]
 801366c:	6a91      	ldr	r1, [r2, #40]	; 0x28
	ep->InDataBuffer = ep->InBuffer;
	ep->InDataLeft = ep->InBytesAvailable;
	ep->InBytesAvailable = 0;
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
	data_count = device.Driver->EndpointWrite(ep->Address,
 801366e:	687a      	ldr	r2, [r7, #4]
 8013670:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8013672:	4798      	blx	r3
 8013674:	6038      	str	r0, [r7, #0]
			ep->InDataBuffer,ep->InDataLeft);
	ep->InDataBuffer += data_count;
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	441a      	add	r2, r3
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft -= data_count;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013686:	683b      	ldr	r3, [r7, #0]
 8013688:	1ad2      	subs	r2, r2, r3
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(USB0_0_IRQn);
 801368e:	206b      	movs	r0, #107	; 0x6b
 8013690:	f7ff fe98 	bl	80133c4 <__NVIC_EnableIRQ>

}
 8013694:	3708      	adds	r7, #8
 8013696:	46bd      	mov	sp, r7
 8013698:	bd80      	pop	{r7, pc}
 801369a:	bf00      	nop
 801369c:	1ffe8db4 	.word	0x1ffe8db4

080136a0 <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed() {
 80136a0:	b480      	push	{r7}
 80136a2:	b083      	sub	sp, #12
 80136a4:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80136a6:	4b16      	ldr	r3, [pc, #88]	; (8013700 <Endpoint_IsReadWriteAllowed+0x60>)
 80136a8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80136ac:	461a      	mov	r2, r3
 80136ae:	232c      	movs	r3, #44	; 0x2c
 80136b0:	fb03 f302 	mul.w	r3, r3, r2
 80136b4:	4a12      	ldr	r2, [pc, #72]	; (8013700 <Endpoint_IsReadWriteAllowed+0x60>)
 80136b6:	4413      	add	r3, r2
 80136b8:	3304      	adds	r3, #4
 80136ba:	603b      	str	r3, [r7, #0]
	bool Retval = false;
 80136bc:	2300      	movs	r3, #0
 80136be:	71fb      	strb	r3, [r7, #7]

	if(EndPoint->Direction)
 80136c0:	683b      	ldr	r3, [r7, #0]
 80136c2:	781b      	ldrb	r3, [r3, #0]
 80136c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80136c8:	b2db      	uxtb	r3, r3
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d009      	beq.n	80136e2 <Endpoint_IsReadWriteAllowed+0x42>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 80136ce:	683b      	ldr	r3, [r7, #0]
 80136d0:	699a      	ldr	r2, [r3, #24]
 80136d2:	683b      	ldr	r3, [r7, #0]
 80136d4:	6a1b      	ldr	r3, [r3, #32]
 80136d6:	429a      	cmp	r2, r3
 80136d8:	bf34      	ite	cc
 80136da:	2301      	movcc	r3, #1
 80136dc:	2300      	movcs	r3, #0
 80136de:	71fb      	strb	r3, [r7, #7]
 80136e0:	e006      	b.n	80136f0 <Endpoint_IsReadWriteAllowed+0x50>
														? true : false;
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	689b      	ldr	r3, [r3, #8]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	bf14      	ite	ne
 80136ea:	2301      	movne	r3, #1
 80136ec:	2300      	moveq	r3, #0
 80136ee:	71fb      	strb	r3, [r7, #7]
	}
	return Retval;
 80136f0:	79fb      	ldrb	r3, [r7, #7]
}
 80136f2:	4618      	mov	r0, r3
 80136f4:	370c      	adds	r7, #12
 80136f6:	46bd      	mov	sp, r7
 80136f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fc:	4770      	bx	lr
 80136fe:	bf00      	nop
 8013700:	1ffe8db4 	.word	0x1ffe8db4

08013704 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 8013704:	b480      	push	{r7}
 8013706:	b085      	sub	sp, #20
 8013708:	af00      	add	r7, sp, #0
 801370a:	4603      	mov	r3, r0
 801370c:	71fb      	strb	r3, [r7, #7]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 801370e:	4b16      	ldr	r3, [pc, #88]	; (8013768 <Endpoint_Write_8+0x64>)
 8013710:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8013714:	461a      	mov	r2, r3
 8013716:	232c      	movs	r3, #44	; 0x2c
 8013718:	fb03 f302 	mul.w	r3, r3, r2
 801371c:	4a12      	ldr	r2, [pc, #72]	; (8013768 <Endpoint_Write_8+0x64>)
 801371e:	4413      	add	r3, r2
 8013720:	3304      	adds	r3, #4
 8013722:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 8013724:	2300      	movs	r3, #0
 8013726:	73fb      	strb	r3, [r7, #15]

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 8013728:	68bb      	ldr	r3, [r7, #8]
 801372a:	699a      	ldr	r2, [r3, #24]
 801372c:	68bb      	ldr	r3, [r7, #8]
 801372e:	6a1b      	ldr	r3, [r3, #32]
 8013730:	429a      	cmp	r2, r3
 8013732:	d20d      	bcs.n	8013750 <Endpoint_Write_8+0x4c>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8013734:	68bb      	ldr	r3, [r7, #8]
 8013736:	69da      	ldr	r2, [r3, #28]
 8013738:	68bb      	ldr	r3, [r7, #8]
 801373a:	699b      	ldr	r3, [r3, #24]
 801373c:	4413      	add	r3, r2
 801373e:	79fa      	ldrb	r2, [r7, #7]
 8013740:	701a      	strb	r2, [r3, #0]
	      EndPoint->InBytesAvailable++;
 8013742:	68bb      	ldr	r3, [r7, #8]
 8013744:	699b      	ldr	r3, [r3, #24]
 8013746:	1c5a      	adds	r2, r3, #1
 8013748:	68bb      	ldr	r3, [r7, #8]
 801374a:	619a      	str	r2, [r3, #24]

	      Success = true;
 801374c:	2301      	movs	r3, #1
 801374e:	73fb      	strb	r3, [r7, #15]
	    }
	  }while(!Success);
 8013750:	7bfb      	ldrb	r3, [r7, #15]
 8013752:	f083 0301 	eor.w	r3, r3, #1
 8013756:	b2db      	uxtb	r3, r3
 8013758:	2b00      	cmp	r3, #0
 801375a:	d1e5      	bne.n	8013728 <Endpoint_Write_8+0x24>
}
 801375c:	3714      	adds	r7, #20
 801375e:	46bd      	mov	sp, r7
 8013760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013764:	4770      	bx	lr
 8013766:	bf00      	nop
 8013768:	1ffe8db4 	.word	0x1ffe8db4

0801376c <Endpoint_Read_8>:

uint8_t Endpoint_Read_8() {
 801376c:	b480      	push	{r7}
 801376e:	b083      	sub	sp, #12
 8013770:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8013772:	4b19      	ldr	r3, [pc, #100]	; (80137d8 <Endpoint_Read_8+0x6c>)
 8013774:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8013778:	461a      	mov	r2, r3
 801377a:	232c      	movs	r3, #44	; 0x2c
 801377c:	fb03 f302 	mul.w	r3, r3, r2
 8013780:	4a15      	ldr	r2, [pc, #84]	; (80137d8 <Endpoint_Read_8+0x6c>)
 8013782:	4413      	add	r3, r2
 8013784:	3304      	adds	r3, #4
 8013786:	603b      	str	r3, [r7, #0]
	bool Success = false;
 8013788:	2300      	movs	r3, #0
 801378a:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 801378c:	2300      	movs	r3, #0
 801378e:	71bb      	strb	r3, [r7, #6]

	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 8013790:	683b      	ldr	r3, [r7, #0]
 8013792:	689b      	ldr	r3, [r3, #8]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d012      	beq.n	80137be <Endpoint_Read_8+0x52>
		{
		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8013798:	683b      	ldr	r3, [r7, #0]
 801379a:	691a      	ldr	r2, [r3, #16]
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	68db      	ldr	r3, [r3, #12]
 80137a0:	4413      	add	r3, r2
 80137a2:	781b      	ldrb	r3, [r3, #0]
 80137a4:	71bb      	strb	r3, [r7, #6]
		  EndPoint->OutOffset++;
 80137a6:	683b      	ldr	r3, [r7, #0]
 80137a8:	68db      	ldr	r3, [r3, #12]
 80137aa:	1c5a      	adds	r2, r3, #1
 80137ac:	683b      	ldr	r3, [r7, #0]
 80137ae:	60da      	str	r2, [r3, #12]
		  EndPoint->OutBytesAvailable--;
 80137b0:	683b      	ldr	r3, [r7, #0]
 80137b2:	689b      	ldr	r3, [r3, #8]
 80137b4:	1e5a      	subs	r2, r3, #1
 80137b6:	683b      	ldr	r3, [r7, #0]
 80137b8:	609a      	str	r2, [r3, #8]

		  Success = true;
 80137ba:	2301      	movs	r3, #1
 80137bc:	71fb      	strb	r3, [r7, #7]
		}
	  }while(!Success);
 80137be:	79fb      	ldrb	r3, [r7, #7]
 80137c0:	f083 0301 	eor.w	r3, r3, #1
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d1e2      	bne.n	8013790 <Endpoint_Read_8+0x24>
	 return data;
 80137ca:	79bb      	ldrb	r3, [r7, #6]
}
 80137cc:	4618      	mov	r0, r3
 80137ce:	370c      	adds	r7, #12
 80137d0:	46bd      	mov	sp, r7
 80137d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137d6:	4770      	bx	lr
 80137d8:	1ffe8db4 	.word	0x1ffe8db4

080137dc <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 80137dc:	b480      	push	{r7}
 80137de:	b085      	sub	sp, #20
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	6078      	str	r0, [r7, #4]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80137e4:	4b16      	ldr	r3, [pc, #88]	; (8013840 <Endpoint_Write_32_LE+0x64>)
 80137e6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80137ea:	461a      	mov	r2, r3
 80137ec:	232c      	movs	r3, #44	; 0x2c
 80137ee:	fb03 f302 	mul.w	r3, r3, r2
 80137f2:	4a13      	ldr	r2, [pc, #76]	; (8013840 <Endpoint_Write_32_LE+0x64>)
 80137f4:	4413      	add	r3, r2
 80137f6:	3304      	adds	r3, #4
 80137f8:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 80137fa:	2300      	movs	r3, #0
 80137fc:	73fb      	strb	r3, [r7, #15]

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 80137fe:	68bb      	ldr	r3, [r7, #8]
 8013800:	699a      	ldr	r2, [r3, #24]
 8013802:	68bb      	ldr	r3, [r7, #8]
 8013804:	6a1b      	ldr	r3, [r3, #32]
 8013806:	3b03      	subs	r3, #3
 8013808:	429a      	cmp	r2, r3
 801380a:	d20d      	bcs.n	8013828 <Endpoint_Write_32_LE+0x4c>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) =
 801380c:	68bb      	ldr	r3, [r7, #8]
 801380e:	69da      	ldr	r2, [r3, #28]
 8013810:	68bb      	ldr	r3, [r7, #8]
 8013812:	699b      	ldr	r3, [r3, #24]
 8013814:	4413      	add	r3, r2
 8013816:	687a      	ldr	r2, [r7, #4]
 8013818:	601a      	str	r2, [r3, #0]
																		Data;
			EndPoint->InBytesAvailable+=4;
 801381a:	68bb      	ldr	r3, [r7, #8]
 801381c:	699b      	ldr	r3, [r3, #24]
 801381e:	1d1a      	adds	r2, r3, #4
 8013820:	68bb      	ldr	r3, [r7, #8]
 8013822:	619a      	str	r2, [r3, #24]

			Success = true;
 8013824:	2301      	movs	r3, #1
 8013826:	73fb      	strb	r3, [r7, #15]
		}
	}while(!Success);
 8013828:	7bfb      	ldrb	r3, [r7, #15]
 801382a:	f083 0301 	eor.w	r3, r3, #1
 801382e:	b2db      	uxtb	r3, r3
 8013830:	2b00      	cmp	r3, #0
 8013832:	d1e4      	bne.n	80137fe <Endpoint_Write_32_LE+0x22>
}
 8013834:	3714      	adds	r7, #20
 8013836:	46bd      	mov	sp, r7
 8013838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801383c:	4770      	bx	lr
 801383e:	bf00      	nop
 8013840:	1ffe8db4 	.word	0x1ffe8db4

08013844 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE() {
 8013844:	b480      	push	{r7}
 8013846:	b085      	sub	sp, #20
 8013848:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 801384a:	4b19      	ldr	r3, [pc, #100]	; (80138b0 <Endpoint_Read_32_LE+0x6c>)
 801384c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8013850:	461a      	mov	r2, r3
 8013852:	232c      	movs	r3, #44	; 0x2c
 8013854:	fb03 f302 	mul.w	r3, r3, r2
 8013858:	4a15      	ldr	r2, [pc, #84]	; (80138b0 <Endpoint_Read_32_LE+0x6c>)
 801385a:	4413      	add	r3, r2
 801385c:	3304      	adds	r3, #4
 801385e:	607b      	str	r3, [r7, #4]
	bool Success = false;
 8013860:	2300      	movs	r3, #0
 8013862:	73fb      	strb	r3, [r7, #15]
	uint32_t data = 0;
 8013864:	2300      	movs	r3, #0
 8013866:	60bb      	str	r3, [r7, #8]

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	689b      	ldr	r3, [r3, #8]
 801386c:	2b03      	cmp	r3, #3
 801386e:	d912      	bls.n	8013896 <Endpoint_Read_32_LE+0x52>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	691a      	ldr	r2, [r3, #16]
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	68db      	ldr	r3, [r3, #12]
 8013878:	4413      	add	r3, r2
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	60bb      	str	r3, [r7, #8]
			EndPoint->OutOffset+=4;
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	68db      	ldr	r3, [r3, #12]
 8013882:	1d1a      	adds	r2, r3, #4
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	60da      	str	r2, [r3, #12]
			EndPoint->OutBytesAvailable-=4;
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	689b      	ldr	r3, [r3, #8]
 801388c:	1f1a      	subs	r2, r3, #4
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	609a      	str	r2, [r3, #8]

			Success = true;
 8013892:	2301      	movs	r3, #1
 8013894:	73fb      	strb	r3, [r7, #15]
		}
	} while(!Success);
 8013896:	7bfb      	ldrb	r3, [r7, #15]
 8013898:	f083 0301 	eor.w	r3, r3, #1
 801389c:	b2db      	uxtb	r3, r3
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d1e2      	bne.n	8013868 <Endpoint_Read_32_LE+0x24>
	return data;
 80138a2:	68bb      	ldr	r3, [r7, #8]
}
 80138a4:	4618      	mov	r0, r3
 80138a6:	3714      	adds	r7, #20
 80138a8:	46bd      	mov	sp, r7
 80138aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ae:	4770      	bx	lr
 80138b0:	1ffe8db4 	.word	0x1ffe8db4

080138b4 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 80138b4:	b590      	push	{r4, r7, lr}
 80138b6:	b085      	sub	sp, #20
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]
 80138bc:	460b      	mov	r3, r1
 80138be:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80138c0:	2300      	movs	r3, #0
 80138c2:	73fb      	strb	r3, [r7, #15]
 80138c4:	e092      	b.n	80139ec <Endpoint_ConfigureEndpointTable+0x138>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 80138c6:	7bfa      	ldrb	r2, [r7, #15]
 80138c8:	4613      	mov	r3, r2
 80138ca:	005b      	lsls	r3, r3, #1
 80138cc:	4413      	add	r3, r2
 80138ce:	005b      	lsls	r3, r3, #1
 80138d0:	461a      	mov	r2, r3
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	4413      	add	r3, r2
 80138d6:	781b      	ldrb	r3, [r3, #0]
 80138d8:	f003 030f 	and.w	r3, r3, #15
 80138dc:	73bb      	strb	r3, [r7, #14]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 80138de:	4b48      	ldr	r3, [pc, #288]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	69dc      	ldr	r4, [r3, #28]
 80138e4:	7bfa      	ldrb	r2, [r7, #15]
 80138e6:	4613      	mov	r3, r2
 80138e8:	005b      	lsls	r3, r3, #1
 80138ea:	4413      	add	r3, r2
 80138ec:	005b      	lsls	r3, r3, #1
 80138ee:	461a      	mov	r2, r3
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	4413      	add	r3, r2
 80138f4:	7818      	ldrb	r0, [r3, #0]
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
 80138f6:	7bfa      	ldrb	r2, [r7, #15]
 80138f8:	4613      	mov	r3, r2
 80138fa:	005b      	lsls	r3, r3, #1
 80138fc:	4413      	add	r3, r2
 80138fe:	005b      	lsls	r3, r3, #1
 8013900:	461a      	mov	r2, r3
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	4413      	add	r3, r2
 8013906:	7919      	ldrb	r1, [r3, #4]
 8013908:	7bfa      	ldrb	r2, [r7, #15]
 801390a:	4613      	mov	r3, r2
 801390c:	005b      	lsls	r3, r3, #1
 801390e:	4413      	add	r3, r2
 8013910:	005b      	lsls	r3, r3, #1
 8013912:	461a      	mov	r2, r3
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	4413      	add	r3, r2
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address,
 8013918:	885b      	ldrh	r3, [r3, #2]
 801391a:	461a      	mov	r2, r3
 801391c:	47a0      	blx	r4
 801391e:	4603      	mov	r3, r0
 8013920:	2b00      	cmp	r3, #0
 8013922:	d001      	beq.n	8013928 <Endpoint_ConfigureEndpointTable+0x74>
				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
																XMC_USBD_STATUS_OK)
			return false;
 8013924:	2300      	movs	r3, #0
 8013926:	e067      	b.n	80139f8 <Endpoint_ConfigureEndpointTable+0x144>
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 8013928:	7bb9      	ldrb	r1, [r7, #14]
 801392a:	7bfa      	ldrb	r2, [r7, #15]
 801392c:	4613      	mov	r3, r2
 801392e:	005b      	lsls	r3, r3, #1
 8013930:	4413      	add	r3, r2
 8013932:	005b      	lsls	r3, r3, #1
 8013934:	461a      	mov	r2, r3
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	4413      	add	r3, r2
 801393a:	7818      	ldrb	r0, [r3, #0]
 801393c:	4a30      	ldr	r2, [pc, #192]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 801393e:	232c      	movs	r3, #44	; 0x2c
 8013940:	fb03 f301 	mul.w	r3, r3, r1
 8013944:	4413      	add	r3, r2
 8013946:	4602      	mov	r2, r0
 8013948:	711a      	strb	r2, [r3, #4]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 801394a:	7bb8      	ldrb	r0, [r7, #14]
 801394c:	7bfa      	ldrb	r2, [r7, #15]
 801394e:	4613      	mov	r3, r2
 8013950:	005b      	lsls	r3, r3, #1
 8013952:	4413      	add	r3, r2
 8013954:	005b      	lsls	r3, r3, #1
 8013956:	461a      	mov	r2, r3
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	4413      	add	r3, r2
 801395c:	885b      	ldrh	r3, [r3, #2]
 801395e:	b2db      	uxtb	r3, r3
 8013960:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013964:	b2d9      	uxtb	r1, r3
 8013966:	4a26      	ldr	r2, [pc, #152]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 8013968:	232c      	movs	r3, #44	; 0x2c
 801396a:	fb03 f300 	mul.w	r3, r3, r0
 801396e:	441a      	add	r2, r3
 8013970:	8913      	ldrh	r3, [r2, #8]
 8013972:	f361 138c 	bfi	r3, r1, #6, #7
 8013976:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
 8013978:	7bbb      	ldrb	r3, [r7, #14]
 801397a:	4a21      	ldr	r2, [pc, #132]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 801397c:	212c      	movs	r1, #44	; 0x2c
 801397e:	fb01 f303 	mul.w	r3, r1, r3
 8013982:	441a      	add	r2, r3
 8013984:	7a13      	ldrb	r3, [r2, #8]
 8013986:	f043 0301 	orr.w	r3, r3, #1
 801398a:	7213      	strb	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
 801398c:	7bbb      	ldrb	r3, [r7, #14]
 801398e:	4a1c      	ldr	r2, [pc, #112]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 8013990:	212c      	movs	r1, #44	; 0x2c
 8013992:	fb01 f303 	mul.w	r3, r1, r3
 8013996:	441a      	add	r2, r3
 8013998:	8913      	ldrh	r3, [r2, #8]
 801399a:	f043 0302 	orr.w	r3, r3, #2
 801399e:	8113      	strh	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 80139a0:	7bfa      	ldrb	r2, [r7, #15]
 80139a2:	4613      	mov	r3, r2
 80139a4:	005b      	lsls	r3, r3, #1
 80139a6:	4413      	add	r3, r2
 80139a8:	005b      	lsls	r3, r3, #1
 80139aa:	461a      	mov	r2, r3
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	4413      	add	r3, r2
 80139b0:	781b      	ldrb	r3, [r3, #0]
 80139b2:	b2db      	uxtb	r3, r3
 80139b4:	b25b      	sxtb	r3, r3
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	db15      	blt.n	80139e6 <Endpoint_ConfigureEndpointTable+0x132>
			device.Driver->EndpointReadStart(Table[i].Address,
 80139ba:	4b11      	ldr	r3, [pc, #68]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 80139bc:	681b      	ldr	r3, [r3, #0]
 80139be:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80139c0:	7bfa      	ldrb	r2, [r7, #15]
 80139c2:	4613      	mov	r3, r2
 80139c4:	005b      	lsls	r3, r3, #1
 80139c6:	4413      	add	r3, r2
 80139c8:	005b      	lsls	r3, r3, #1
 80139ca:	461a      	mov	r2, r3
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	4413      	add	r3, r2
 80139d0:	7818      	ldrb	r0, [r3, #0]
 80139d2:	7bbb      	ldrb	r3, [r7, #14]
 80139d4:	4a0a      	ldr	r2, [pc, #40]	; (8013a00 <Endpoint_ConfigureEndpointTable+0x14c>)
 80139d6:	212c      	movs	r1, #44	; 0x2c
 80139d8:	fb01 f303 	mul.w	r3, r1, r3
 80139dc:	4413      	add	r3, r2
 80139de:	3310      	adds	r3, #16
 80139e0:	689b      	ldr	r3, [r3, #8]
 80139e2:	4619      	mov	r1, r3
 80139e4:	47a0      	blx	r4

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 80139e6:	7bfb      	ldrb	r3, [r7, #15]
 80139e8:	3301      	adds	r3, #1
 80139ea:	73fb      	strb	r3, [r7, #15]
 80139ec:	7bfa      	ldrb	r2, [r7, #15]
 80139ee:	78fb      	ldrb	r3, [r7, #3]
 80139f0:	429a      	cmp	r2, r3
 80139f2:	f4ff af68 	bcc.w	80138c6 <Endpoint_ConfigureEndpointTable+0x12>
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
			device.Driver->EndpointReadStart(Table[i].Address,
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 80139f6:	2301      	movs	r3, #1
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	3714      	adds	r7, #20
 80139fc:	46bd      	mov	sp, r7
 80139fe:	bd90      	pop	{r4, r7, pc}
 8013a00:	1ffe8db4 	.word	0x1ffe8db4

08013a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8013a04:	b480      	push	{r7}
 8013a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8013a08:	4b04      	ldr	r3, [pc, #16]	; (8013a1c <__NVIC_GetPriorityGrouping+0x18>)
 8013a0a:	68db      	ldr	r3, [r3, #12]
 8013a0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8013a10:	0a1b      	lsrs	r3, r3, #8
}
 8013a12:	4618      	mov	r0, r3
 8013a14:	46bd      	mov	sp, r7
 8013a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a1a:	4770      	bx	lr
 8013a1c:	e000ed00 	.word	0xe000ed00

08013a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8013a20:	b480      	push	{r7}
 8013a22:	b083      	sub	sp, #12
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	4603      	mov	r3, r0
 8013a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	db0b      	blt.n	8013a4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013a32:	4908      	ldr	r1, [pc, #32]	; (8013a54 <__NVIC_EnableIRQ+0x34>)
 8013a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a38:	095b      	lsrs	r3, r3, #5
 8013a3a:	79fa      	ldrb	r2, [r7, #7]
 8013a3c:	f002 021f 	and.w	r2, r2, #31
 8013a40:	2001      	movs	r0, #1
 8013a42:	fa00 f202 	lsl.w	r2, r0, r2
 8013a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8013a4a:	370c      	adds	r7, #12
 8013a4c:	46bd      	mov	sp, r7
 8013a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a52:	4770      	bx	lr
 8013a54:	e000e100 	.word	0xe000e100

08013a58 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8013a58:	b480      	push	{r7}
 8013a5a:	b083      	sub	sp, #12
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	4603      	mov	r3, r0
 8013a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	db10      	blt.n	8013a8c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013a6a:	490b      	ldr	r1, [pc, #44]	; (8013a98 <__NVIC_DisableIRQ+0x40>)
 8013a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a70:	095b      	lsrs	r3, r3, #5
 8013a72:	79fa      	ldrb	r2, [r7, #7]
 8013a74:	f002 021f 	and.w	r2, r2, #31
 8013a78:	2001      	movs	r0, #1
 8013a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8013a7e:	3320      	adds	r3, #32
 8013a80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8013a84:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8013a88:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8013a8c:	370c      	adds	r7, #12
 8013a8e:	46bd      	mov	sp, r7
 8013a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a94:	4770      	bx	lr
 8013a96:	bf00      	nop
 8013a98:	e000e100 	.word	0xe000e100

08013a9c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8013a9c:	b480      	push	{r7}
 8013a9e:	b083      	sub	sp, #12
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	4603      	mov	r3, r0
 8013aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	db0c      	blt.n	8013ac8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013aae:	4909      	ldr	r1, [pc, #36]	; (8013ad4 <__NVIC_ClearPendingIRQ+0x38>)
 8013ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ab4:	095b      	lsrs	r3, r3, #5
 8013ab6:	79fa      	ldrb	r2, [r7, #7]
 8013ab8:	f002 021f 	and.w	r2, r2, #31
 8013abc:	2001      	movs	r0, #1
 8013abe:	fa00 f202 	lsl.w	r2, r0, r2
 8013ac2:	3360      	adds	r3, #96	; 0x60
 8013ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8013ac8:	370c      	adds	r7, #12
 8013aca:	46bd      	mov	sp, r7
 8013acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ad0:	4770      	bx	lr
 8013ad2:	bf00      	nop
 8013ad4:	e000e100 	.word	0xe000e100

08013ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8013ad8:	b480      	push	{r7}
 8013ada:	b083      	sub	sp, #12
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	4603      	mov	r3, r0
 8013ae0:	6039      	str	r1, [r7, #0]
 8013ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	db0a      	blt.n	8013b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013aec:	490d      	ldr	r1, [pc, #52]	; (8013b24 <__NVIC_SetPriority+0x4c>)
 8013aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013af2:	683a      	ldr	r2, [r7, #0]
 8013af4:	b2d2      	uxtb	r2, r2
 8013af6:	0092      	lsls	r2, r2, #2
 8013af8:	b2d2      	uxtb	r2, r2
 8013afa:	440b      	add	r3, r1
 8013afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8013b00:	e00a      	b.n	8013b18 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013b02:	4909      	ldr	r1, [pc, #36]	; (8013b28 <__NVIC_SetPriority+0x50>)
 8013b04:	79fb      	ldrb	r3, [r7, #7]
 8013b06:	f003 030f 	and.w	r3, r3, #15
 8013b0a:	3b04      	subs	r3, #4
 8013b0c:	683a      	ldr	r2, [r7, #0]
 8013b0e:	b2d2      	uxtb	r2, r2
 8013b10:	0092      	lsls	r2, r2, #2
 8013b12:	b2d2      	uxtb	r2, r2
 8013b14:	440b      	add	r3, r1
 8013b16:	761a      	strb	r2, [r3, #24]
  }
}
 8013b18:	370c      	adds	r7, #12
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b20:	4770      	bx	lr
 8013b22:	bf00      	nop
 8013b24:	e000e100 	.word	0xe000e100
 8013b28:	e000ed00 	.word	0xe000ed00

08013b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8013b2c:	b480      	push	{r7}
 8013b2e:	b089      	sub	sp, #36	; 0x24
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	60f8      	str	r0, [r7, #12]
 8013b34:	60b9      	str	r1, [r7, #8]
 8013b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	f003 0307 	and.w	r3, r3, #7
 8013b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8013b40:	69fb      	ldr	r3, [r7, #28]
 8013b42:	f1c3 0307 	rsb	r3, r3, #7
 8013b46:	2b06      	cmp	r3, #6
 8013b48:	bf28      	it	cs
 8013b4a:	2306      	movcs	r3, #6
 8013b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8013b4e:	69fb      	ldr	r3, [r7, #28]
 8013b50:	3306      	adds	r3, #6
 8013b52:	2b06      	cmp	r3, #6
 8013b54:	d902      	bls.n	8013b5c <NVIC_EncodePriority+0x30>
 8013b56:	69fb      	ldr	r3, [r7, #28]
 8013b58:	3b01      	subs	r3, #1
 8013b5a:	e000      	b.n	8013b5e <NVIC_EncodePriority+0x32>
 8013b5c:	2300      	movs	r3, #0
 8013b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8013b60:	69bb      	ldr	r3, [r7, #24]
 8013b62:	2201      	movs	r2, #1
 8013b64:	fa02 f303 	lsl.w	r3, r2, r3
 8013b68:	1e5a      	subs	r2, r3, #1
 8013b6a:	68bb      	ldr	r3, [r7, #8]
 8013b6c:	401a      	ands	r2, r3
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	2101      	movs	r1, #1
 8013b76:	fa01 f303 	lsl.w	r3, r1, r3
 8013b7a:	1e59      	subs	r1, r3, #1
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8013b80:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8013b82:	4618      	mov	r0, r3
 8013b84:	3724      	adds	r7, #36	; 0x24
 8013b86:	46bd      	mov	sp, r7
 8013b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b8c:	4770      	bx	lr
 8013b8e:	bf00      	nop

08013b90 <USBD_Init>:
 * Intializes the USB driver core data structures and sets it into default
 * state. Afterwards it initializes the USB device controller driver and prepare
 *  it for connection via USBD_Connect.
 */
USBD_STATUS_t USBD_Init(USBD_t *handle)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b084      	sub	sp, #16
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
	USBD_STATUS_t status = USBD_STATUS_SUCCESS;
 8013b98:	2300      	movs	r3, #0
 8013b9a:	73fb      	strb	r3, [r7, #15]


	/* Disable USB to resolve the disconnect issue on self powered devices.
	 * Later in the XMC_USBD_Init() it enables the USB.
	 */
	XMC_USBD_Disable();
 8013b9c:	f7fe f8a0 	bl	8011ce0 <XMC_USBD_Disable>

	memset(&device,0x0,sizeof(USB_Device_t));
 8013ba0:	483d      	ldr	r0, [pc, #244]	; (8013c98 <USBD_Init+0x108>)
 8013ba2:	2100      	movs	r1, #0
 8013ba4:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8013ba8:	f000 ffcd 	bl	8014b46 <memset>
	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 8013bac:	4b3b      	ldr	r3, [pc, #236]	; (8013c9c <USBD_Init+0x10c>)
 8013bae:	2200      	movs	r2, #0
 8013bb0:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 8013bb2:	4b39      	ldr	r3, [pc, #228]	; (8013c98 <USBD_Init+0x108>)
 8013bb4:	4a3a      	ldr	r2, [pc, #232]	; (8013ca0 <USBD_Init+0x110>)
 8013bb6:	601a      	str	r2, [r3, #0]
	device.ep0_state = USBD_EP0_STATE_IDLE;
 8013bb8:	4b37      	ldr	r3, [pc, #220]	; (8013c98 <USBD_Init+0x108>)
 8013bba:	2201      	movs	r2, #1
 8013bbc:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8013bc0:	4b35      	ldr	r3, [pc, #212]	; (8013c98 <USBD_Init+0x108>)
 8013bc2:	4a38      	ldr	r2, [pc, #224]	; (8013ca4 <USBD_Init+0x114>)
 8013bc4:	621a      	str	r2, [r3, #32]
	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
 8013bc6:	4b34      	ldr	r3, [pc, #208]	; (8013c98 <USBD_Init+0x108>)
 8013bc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013bcc:	625a      	str	r2, [r3, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8013bce:	4b32      	ldr	r3, [pc, #200]	; (8013c98 <USBD_Init+0x108>)
 8013bd0:	4a35      	ldr	r2, [pc, #212]	; (8013ca8 <USBD_Init+0x118>)
 8013bd2:	615a      	str	r2, [r3, #20]
	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
 8013bd4:	4b30      	ldr	r3, [pc, #192]	; (8013c98 <USBD_Init+0x108>)
 8013bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013bda:	619a      	str	r2, [r3, #24]
	device.Endpoints[0].Direction = (uint8_t)0;
 8013bdc:	4a2e      	ldr	r2, [pc, #184]	; (8013c98 <USBD_Init+0x108>)
 8013bde:	7913      	ldrb	r3, [r2, #4]
 8013be0:	f36f 13c7 	bfc	r3, #7, #1
 8013be4:	7113      	strb	r3, [r2, #4]
	device.Endpoints[0].IsConfigured = (uint8_t)1;
 8013be6:	4a2c      	ldr	r2, [pc, #176]	; (8013c98 <USBD_Init+0x108>)
 8013be8:	7a13      	ldrb	r3, [r2, #8]
 8013bea:	f043 0301 	orr.w	r3, r3, #1
 8013bee:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].IsEnabled = (uint8_t)1;
 8013bf0:	4a29      	ldr	r2, [pc, #164]	; (8013c98 <USBD_Init+0x108>)
 8013bf2:	8913      	ldrh	r3, [r2, #8]
 8013bf4:	f043 0302 	orr.w	r3, r3, #2
 8013bf8:	8113      	strh	r3, [r2, #8]
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;
 8013bfa:	4a27      	ldr	r2, [pc, #156]	; (8013c98 <USBD_Init+0x108>)
 8013bfc:	8913      	ldrh	r3, [r2, #8]
 8013bfe:	2140      	movs	r1, #64	; 0x40
 8013c00:	f361 138c 	bfi	r3, r1, #6, #7
 8013c04:	8113      	strh	r3, [r2, #8]

	if ((handle->event_cb->control_request == 0) ||
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	691b      	ldr	r3, [r3, #16]
 8013c0a:	68db      	ldr	r3, [r3, #12]
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d009      	beq.n	8013c24 <USBD_Init+0x94>
	    (handle->event_cb->get_descriptor == 0) ||
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	691b      	ldr	r3, [r3, #16]
 8013c14:	695b      	ldr	r3, [r3, #20]
	device.Endpoints[0].Direction = (uint8_t)0;
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;

	if ((handle->event_cb->control_request == 0) ||
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d004      	beq.n	8013c24 <USBD_Init+0x94>
	    (handle->event_cb->get_descriptor == 0) ||
	    (handle->event_cb->config_changed == 0))
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	691b      	ldr	r3, [r3, #16]
 8013c1e:	689b      	ldr	r3, [r3, #8]
	device.Endpoints[0].IsConfigured = (uint8_t)1;
	device.Endpoints[0].IsEnabled = (uint8_t)1;
	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;

	if ((handle->event_cb->control_request == 0) ||
	    (handle->event_cb->get_descriptor == 0) ||
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d102      	bne.n	8013c2a <USBD_Init+0x9a>
	    (handle->event_cb->config_changed == 0))
	{
	  status = USBD_STATUS_FAILURE;
 8013c24:	2301      	movs	r3, #1
 8013c26:	73fb      	strb	r3, [r7, #15]
 8013c28:	e031      	b.n	8013c8e <USBD_Init+0xfe>
	}
	else
	{
	  device.events = handle->event_cb;
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	691b      	ldr	r3, [r3, #16]
 8013c2e:	4a1a      	ldr	r2, [pc, #104]	; (8013c98 <USBD_Init+0x108>)
 8013c30:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 8013c34:	2001      	movs	r0, #1
 8013c36:	f7fc fe85 	bl	8010944 <XMC_SCU_CLOCK_EnableClock>

	  /* First initalize the device */
	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	4a1b      	ldr	r2, [pc, #108]	; (8013cac <USBD_Init+0x11c>)
 8013c3e:	605a      	str	r2, [r3, #4]
	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	4a1b      	ldr	r2, [pc, #108]	; (8013cb0 <USBD_Init+0x120>)
 8013c44:	609a      	str	r2, [r3, #8]

	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 8013c46:	4b14      	ldr	r3, [pc, #80]	; (8013c98 <USBD_Init+0x108>)
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	685b      	ldr	r3, [r3, #4]
 8013c4c:	687a      	ldr	r2, [r7, #4]
 8013c4e:	4610      	mov	r0, r2
 8013c50:	4798      	blx	r3
 8013c52:	4603      	mov	r3, r0
 8013c54:	73fb      	strb	r3, [r7, #15]
	  if (USBD_STATUS_SUCCESS == status)
 8013c56:	7bfb      	ldrb	r3, [r7, #15]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d10a      	bne.n	8013c72 <USBD_Init+0xe2>
	  {
	  /* Enable Interrupts in NVIC */
	  USB_EnableUSBInterrupt();
 8013c5c:	f000 f888 	bl	8013d70 <USB_EnableUSBInterrupt>

	  /* then configure endpoint 0 */
	  status = (USBD_STATUS_t)device.Driver->EndpointConfigure((uint8_t)0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8013c60:	4b0d      	ldr	r3, [pc, #52]	; (8013c98 <USBD_Init+0x108>)
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	69db      	ldr	r3, [r3, #28]
 8013c66:	2000      	movs	r0, #0
 8013c68:	2100      	movs	r1, #0
 8013c6a:	2240      	movs	r2, #64	; 0x40
 8013c6c:	4798      	blx	r3
 8013c6e:	4603      	mov	r3, r0
 8013c70:	73fb      	strb	r3, [r7, #15]
	       (uint16_t)XMC_USBD_MAX_PACKET_SIZE);
	  }

	  if (USBD_STATUS_SUCCESS != status)
 8013c72:	7bfb      	ldrb	r3, [r7, #15]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d00a      	beq.n	8013c8e <USBD_Init+0xfe>
	  {
	  XMC_USBD_Disable();
 8013c78:	f7fe f832 	bl	8011ce0 <XMC_USBD_Disable>
	  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->Uninitialize())
 8013c7c:	4b06      	ldr	r3, [pc, #24]	; (8013c98 <USBD_Init+0x108>)
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	689b      	ldr	r3, [r3, #8]
 8013c82:	4798      	blx	r3
 8013c84:	4603      	mov	r3, r0
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d101      	bne.n	8013c8e <USBD_Init+0xfe>
	  {
	    USB_DisableUSBInterrupt();
 8013c8a:	f000 f887 	bl	8013d9c <USB_DisableUSBInterrupt>
	  }
	  }
	}


	return status;
 8013c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	3710      	adds	r7, #16
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bd80      	pop	{r7, pc}
 8013c98:	1ffe8db4 	.word	0x1ffe8db4
 8013c9c:	1ffe8ba9 	.word	0x1ffe8ba9
 8013ca0:	08014b68 	.word	0x08014b68
 8013ca4:	1ffe8bb4 	.word	0x1ffe8bb4
 8013ca8:	1ffe8cb4 	.word	0x1ffe8cb4
 8013cac:	080143d1 	.word	0x080143d1
 8013cb0:	0801462d 	.word	0x0801462d

08013cb4 <USBD_Connect>:
 *
 * Tell the USB device controller driver to connect to the bus. Successful connection will be shown
 * through update of the device status ( USB_DeviceState) and a firing of the USB device connect event.
 */
USBD_STATUS_t USBD_Connect(void)
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	af00      	add	r7, sp, #0
  return (USBD_STATUS_t)device.Driver->DeviceConnect();
 8013cb8:	4b03      	ldr	r3, [pc, #12]	; (8013cc8 <USBD_Connect+0x14>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	68db      	ldr	r3, [r3, #12]
 8013cbe:	4798      	blx	r3
 8013cc0:	4603      	mov	r3, r0
}
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	bd80      	pop	{r7, pc}
 8013cc6:	bf00      	nop
 8013cc8:	1ffe8db4 	.word	0x1ffe8db4

08013ccc <USBD_IsEnumDone>:
 *
 * Check with the USB device controller driver if the enumeration is done.
 * Returns 1 on completion of enumeration.
 */
uint32_t USBD_IsEnumDone(void)
{
 8013ccc:	b580      	push	{r7, lr}
 8013cce:	af00      	add	r7, sp, #0
  return device.Driver->IsEnumDone();
 8013cd0:	4b03      	ldr	r3, [pc, #12]	; (8013ce0 <USBD_IsEnumDone+0x14>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013cd6:	4798      	blx	r3
 8013cd8:	4603      	mov	r3, r0
}
 8013cda:	4618      	mov	r0, r3
 8013cdc:	bd80      	pop	{r7, pc}
 8013cde:	bf00      	nop
 8013ce0:	1ffe8db4 	.word	0x1ffe8db4

08013ce4 <USBD_SetEndpointBuffer>:
 *
 * The user has to ensure that an endpoint has a valid buffer for proper data transfer.
 *
 */
void USBD_SetEndpointBuffer(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8013ce4:	b480      	push	{r7}
 8013ce6:	b085      	sub	sp, #20
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	4603      	mov	r3, r0
 8013cec:	6039      	str	r1, [r7, #0]
 8013cee:	71fb      	strb	r3, [r7, #7]
 8013cf0:	4613      	mov	r3, r2
 8013cf2:	80bb      	strh	r3, [r7, #4]
  uint32_t number;
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));

  number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
 8013cf4:	79fb      	ldrb	r3, [r7, #7]
 8013cf6:	f003 030f 	and.w	r3, r3, #15
 8013cfa:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));

  if (addr & (uint8_t)ENDPOINT_DIR_MASK)
 8013cfc:	79fb      	ldrb	r3, [r7, #7]
 8013cfe:	b25b      	sxtb	r3, r3
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	da12      	bge.n	8013d2a <USBD_SetEndpointBuffer+0x46>
  {
    device.Endpoints[number].InBuffer = buf;
 8013d04:	4a14      	ldr	r2, [pc, #80]	; (8013d58 <USBD_SetEndpointBuffer+0x74>)
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	212c      	movs	r1, #44	; 0x2c
 8013d0a:	fb01 f303 	mul.w	r3, r1, r3
 8013d0e:	4413      	add	r3, r2
 8013d10:	3318      	adds	r3, #24
 8013d12:	683a      	ldr	r2, [r7, #0]
 8013d14:	609a      	str	r2, [r3, #8]
    device.Endpoints[number].InBufferLength = len;
 8013d16:	88ba      	ldrh	r2, [r7, #4]
 8013d18:	490f      	ldr	r1, [pc, #60]	; (8013d58 <USBD_SetEndpointBuffer+0x74>)
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	202c      	movs	r0, #44	; 0x2c
 8013d1e:	fb00 f303 	mul.w	r3, r0, r3
 8013d22:	440b      	add	r3, r1
 8013d24:	3320      	adds	r3, #32
 8013d26:	605a      	str	r2, [r3, #4]
 8013d28:	e011      	b.n	8013d4e <USBD_SetEndpointBuffer+0x6a>
  }
  else
  {
    device.Endpoints[number].OutBuffer = buf;
 8013d2a:	4a0b      	ldr	r2, [pc, #44]	; (8013d58 <USBD_SetEndpointBuffer+0x74>)
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	212c      	movs	r1, #44	; 0x2c
 8013d30:	fb01 f303 	mul.w	r3, r1, r3
 8013d34:	4413      	add	r3, r2
 8013d36:	3310      	adds	r3, #16
 8013d38:	683a      	ldr	r2, [r7, #0]
 8013d3a:	605a      	str	r2, [r3, #4]
    device.Endpoints[number].OutBufferLength = len;
 8013d3c:	88ba      	ldrh	r2, [r7, #4]
 8013d3e:	4906      	ldr	r1, [pc, #24]	; (8013d58 <USBD_SetEndpointBuffer+0x74>)
 8013d40:	68fb      	ldr	r3, [r7, #12]
 8013d42:	202c      	movs	r0, #44	; 0x2c
 8013d44:	fb00 f303 	mul.w	r3, r0, r3
 8013d48:	440b      	add	r3, r1
 8013d4a:	3310      	adds	r3, #16
 8013d4c:	609a      	str	r2, [r3, #8]
  }

}
 8013d4e:	3714      	adds	r7, #20
 8013d50:	46bd      	mov	sp, r7
 8013d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d56:	4770      	bx	lr
 8013d58:	1ffe8db4 	.word	0x1ffe8db4

08013d5c <USB0_0_IRQHandler>:
 *
 * This function gets called, if a USB exception (interrupt) was thrown and
 * dispatches it to XMC_USBD_IRQHandler.
 */
void USB0_0_IRQHandler(void)
{
 8013d5c:	b580      	push	{r7, lr}
 8013d5e:	af00      	add	r7, sp, #0
  XMC_USBD_IRQHandler(&(USBD_handle->usb_init));
 8013d60:	4b02      	ldr	r3, [pc, #8]	; (8013d6c <USB0_0_IRQHandler+0x10>)
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	4618      	mov	r0, r3
 8013d66:	f7fd ff07 	bl	8011b78 <XMC_USBD_IRQHandler>
}
 8013d6a:	bd80      	pop	{r7, pc}
 8013d6c:	1ffe884c 	.word	0x1ffe884c

08013d70 <USB_EnableUSBInterrupt>:
 * Enables and sets the priority of USB Interrupt
 *
 * First the interrupt priority is set and then the interrupt is enabled in the NVIC.
 */
static void USB_EnableUSBInterrupt(void)
{
 8013d70:	b580      	push	{r7, lr}
 8013d72:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), USB_PRE_EMPTION_PRIORITY, 
 8013d74:	f7ff fe46 	bl	8013a04 <__NVIC_GetPriorityGrouping>
 8013d78:	4603      	mov	r3, r0
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	213f      	movs	r1, #63	; 0x3f
 8013d7e:	2200      	movs	r2, #0
 8013d80:	f7ff fed4 	bl	8013b2c <NVIC_EncodePriority>
 8013d84:	4603      	mov	r3, r0
 8013d86:	206b      	movs	r0, #107	; 0x6b
 8013d88:	4619      	mov	r1, r3
 8013d8a:	f7ff fea5 	bl	8013ad8 <__NVIC_SetPriority>
  USB_SUB_PRIORITY));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8013d8e:	206b      	movs	r0, #107	; 0x6b
 8013d90:	f7ff fe84 	bl	8013a9c <__NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8013d94:	206b      	movs	r0, #107	; 0x6b
 8013d96:	f7ff fe43 	bl	8013a20 <__NVIC_EnableIRQ>
}
 8013d9a:	bd80      	pop	{r7, pc}

08013d9c <USB_DisableUSBInterrupt>:
 * Disables the USB interrupt in the NVIC.
 *
 * Before the interrupt gets disabled, it will clear the pending IRQs.
 */
static void USB_DisableUSBInterrupt(void)
{
 8013d9c:	b580      	push	{r7, lr}
 8013d9e:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8013da0:	206b      	movs	r0, #107	; 0x6b
 8013da2:	f7ff fe7b 	bl	8013a9c <__NVIC_ClearPendingIRQ>
  NVIC_DisableIRQ(USB0_0_IRQn);
 8013da6:	206b      	movs	r0, #107	; 0x6b
 8013da8:	f7ff fe56 	bl	8013a58 <__NVIC_DisableIRQ>
}
 8013dac:	bd80      	pop	{r7, pc}
 8013dae:	bf00      	nop

08013db0 <USBD_HandleEP0_Stall>:
 *
 * Stalls EP0 and then restarts a new transfer including setting EP0 state to
 * 																\ref USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_Stall(void)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	af00      	add	r7, sp, #0
  /* When we stall ep0 as protocol stall, we go back into idle state and
  * start a new read */
  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 8013db4:	4b09      	ldr	r3, [pc, #36]	; (8013ddc <USBD_HandleEP0_Stall+0x2c>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013dba:	2080      	movs	r0, #128	; 0x80
 8013dbc:	2101      	movs	r1, #1
 8013dbe:	4798      	blx	r3
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d109      	bne.n	8013dda <USBD_HandleEP0_Stall+0x2a>
  {
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8013dc6:	4b05      	ldr	r3, [pc, #20]	; (8013ddc <USBD_HandleEP0_Stall+0x2c>)
 8013dc8:	2201      	movs	r2, #1
 8013dca:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
    if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_PKT_SIZE))
 8013dce:	4b03      	ldr	r3, [pc, #12]	; (8013ddc <USBD_HandleEP0_Stall+0x2c>)
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013dd4:	2000      	movs	r0, #0
 8013dd6:	2118      	movs	r1, #24
 8013dd8:	4798      	blx	r3
    {
      XMC_ASSERT("USBD_HandleEP0_Stall: EndpointReadStart failed", 0);
    }
  }
}
 8013dda:	bd80      	pop	{r7, pc}
 8013ddc:	1ffe8db4 	.word	0x1ffe8db4

08013de0 <USBD_Handle_DeviceRequest>:
 * handle some custom request or override the request handling in this function.
 * If the user has handled the request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
static void USBD_Handle_DeviceRequest(void)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b088      	sub	sp, #32
 8013de4:	af00      	add	r7, sp, #0
  uint32_t length = 0U;
 8013de6:	2300      	movs	r3, #0
 8013de8:	61fb      	str	r3, [r7, #28]
  uint32_t ret;
  void *buffer = NULL;
 8013dea:	2300      	movs	r3, #0
 8013dec:	607b      	str	r3, [r7, #4]
  uint32_t status = 0U;
 8013dee:	2300      	movs	r3, #0
 8013df0:	603b      	str	r3, [r7, #0]
  uint32_t value;
  uint32_t tmp_value;
  uint32_t tmp_index;
  

  value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 8013df2:	4b95      	ldr	r3, [pc, #596]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013df4:	885b      	ldrh	r3, [r3, #2]
 8013df6:	b29b      	uxth	r3, r3
 8013df8:	b2db      	uxtb	r3, r3
 8013dfa:	61bb      	str	r3, [r7, #24]

  /* Handling of class/vendor requests */
  if (NULL != device.events->control_request)
 8013dfc:	4b93      	ldr	r3, [pc, #588]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013dfe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8013e02:	68db      	ldr	r3, [r3, #12]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d004      	beq.n	8013e12 <USBD_Handle_DeviceRequest+0x32>
  {
    device.events->control_request();
 8013e08:	4b90      	ldr	r3, [pc, #576]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013e0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8013e0e:	68db      	ldr	r3, [r3, #12]
 8013e10:	4798      	blx	r3
  }

  if (1U == device.IsSetupRecieved)
 8013e12:	4b8e      	ldr	r3, [pc, #568]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013e14:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8013e18:	b2db      	uxtb	r3, r3
 8013e1a:	085b      	lsrs	r3, r3, #1
 8013e1c:	f003 0301 	and.w	r3, r3, #1
 8013e20:	b2db      	uxtb	r3, r3
 8013e22:	2b01      	cmp	r3, #1
 8013e24:	f040 8228 	bne.w	8014278 <USBD_Handle_DeviceRequest+0x498>
  {
    /* default request handling */
    switch (USB_ControlRequest.bRequest)
 8013e28:	4b87      	ldr	r3, [pc, #540]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013e2a:	785b      	ldrb	r3, [r3, #1]
 8013e2c:	b2db      	uxtb	r3, r3
 8013e2e:	2b0c      	cmp	r3, #12
 8013e30:	f200 821f 	bhi.w	8014272 <USBD_Handle_DeviceRequest+0x492>
 8013e34:	a201      	add	r2, pc, #4	; (adr r2, 8013e3c <USBD_Handle_DeviceRequest+0x5c>)
 8013e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e3a:	bf00      	nop
 8013e3c:	08013fd7 	.word	0x08013fd7
 8013e40:	08013e71 	.word	0x08013e71
 8013e44:	08014273 	.word	0x08014273
 8013e48:	080141a5 	.word	0x080141a5
 8013e4c:	08014273 	.word	0x08014273
 8013e50:	080140cf 	.word	0x080140cf
 8013e54:	08013f1d 	.word	0x08013f1d
 8013e58:	0801415f 	.word	0x0801415f
 8013e5c:	08013f0d 	.word	0x08013f0d
 8013e60:	08014113 	.word	0x08014113
 8013e64:	08013f9d 	.word	0x08013f9d
 8013e68:	08014165 	.word	0x08014165
 8013e6c:	0801426d 	.word	0x0801426d
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
 8013e70:	4b75      	ldr	r3, [pc, #468]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013e72:	781b      	ldrb	r3, [r3, #0]
 8013e74:	b2db      	uxtb	r3, r3
 8013e76:	f003 0303 	and.w	r3, r3, #3
 8013e7a:	2b02      	cmp	r3, #2
 8013e7c:	d134      	bne.n	8013ee8 <USBD_Handle_DeviceRequest+0x108>
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 8013e7e:	4b72      	ldr	r3, [pc, #456]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013e80:	889b      	ldrh	r3, [r3, #4]
 8013e82:	b29b      	uxth	r3, r3
 8013e84:	f003 030f 	and.w	r3, r3, #15
 8013e88:	617b      	str	r3, [r7, #20]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8013e8a:	4b71      	ldr	r3, [pc, #452]	; (8014050 <USBD_Handle_DeviceRequest+0x270>)
 8013e8c:	781b      	ldrb	r3, [r3, #0]
 8013e8e:	b2db      	uxtb	r3, r3
 8013e90:	2b04      	cmp	r3, #4
 8013e92:	d004      	beq.n	8013e9e <USBD_Handle_DeviceRequest+0xbe>
 8013e94:	4b6c      	ldr	r3, [pc, #432]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013e96:	889b      	ldrh	r3, [r3, #4]
 8013e98:	b29b      	uxth	r3, r3
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d121      	bne.n	8013ee2 <USBD_Handle_DeviceRequest+0x102>
                  (1U == device.Endpoints[index].IsConfigured))
 8013e9e:	4a6b      	ldr	r2, [pc, #428]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013ea0:	697b      	ldr	r3, [r7, #20]
 8013ea2:	212c      	movs	r1, #44	; 0x2c
 8013ea4:	fb01 f303 	mul.w	r3, r1, r3
 8013ea8:	4413      	add	r3, r2
 8013eaa:	7a1b      	ldrb	r3, [r3, #8]
 8013eac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8013eb0:	b2db      	uxtb	r3, r3
    {
      case REQ_ClearFeature:
        if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
 8013eb2:	2b01      	cmp	r3, #1
 8013eb4:	d115      	bne.n	8013ee2 <USBD_Handle_DeviceRequest+0x102>
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
 8013eb6:	4a65      	ldr	r2, [pc, #404]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013eb8:	697b      	ldr	r3, [r7, #20]
 8013eba:	212c      	movs	r1, #44	; 0x2c
 8013ebc:	fb01 f303 	mul.w	r3, r1, r3
 8013ec0:	441a      	add	r2, r3
 8013ec2:	8913      	ldrh	r3, [r2, #8]
 8013ec4:	f36f 0382 	bfc	r3, #2, #1
 8013ec8:	8113      	strh	r3, [r2, #8]
            if (USBD_STATUS_SUCCESS != 
                                 (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,false))
 8013eca:	4b60      	ldr	r3, [pc, #384]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ed0:	4a5d      	ldr	r2, [pc, #372]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013ed2:	8892      	ldrh	r2, [r2, #4]
 8013ed4:	b292      	uxth	r2, r2
 8013ed6:	b2d2      	uxtb	r2, r2
 8013ed8:	4610      	mov	r0, r2
 8013eda:	2100      	movs	r1, #0
 8013edc:	4798      	blx	r3
          index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_ControlRequest.wIndex)) &&
                  (1U == device.Endpoints[index].IsConfigured))
          {
            device.Endpoints[index].IsHalted = 0U;
            if (USBD_STATUS_SUCCESS != 
 8013ede:	bf00      	nop
          }
          else
          {
            USBD_HandleEP0_Stall();
          }
          break;
 8013ee0:	e1ca      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
              XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed", 0);
            }
          }
          else
          {
            USBD_HandleEP0_Stall();
 8013ee2:	f7ff ff65 	bl	8013db0 <USBD_HandleEP0_Stall>
          }
          break;
 8013ee6:	e1c7      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8013ee8:	4b57      	ldr	r3, [pc, #348]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013eea:	781b      	ldrb	r3, [r3, #0]
 8013eec:	b2db      	uxtb	r3, r3
 8013eee:	f003 0303 	and.w	r3, r3, #3
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d107      	bne.n	8013f06 <USBD_Handle_DeviceRequest+0x126>
        {
          device.remote_wakeup = 0U;
 8013ef6:	4a55      	ldr	r2, [pc, #340]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013ef8:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8013efc:	f36f 0382 	bfc	r3, #2, #1
 8013f00:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
          break;
 8013f04:	e1b8      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        USBD_HandleEP0_Stall();
 8013f06:	f7ff ff53 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 8013f0a:	e1b5      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetConfiguration:
        if (0U == (uint32_t)device.Driver->EndpointWrite(0U,&device.configuration,1U))
 8013f0c:	4b4f      	ldr	r3, [pc, #316]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013f12:	2000      	movs	r0, #0
 8013f14:	494f      	ldr	r1, [pc, #316]	; (8014054 <USBD_Handle_DeviceRequest+0x274>)
 8013f16:	2201      	movs	r2, #1
 8013f18:	4798      	blx	r3
        {
          XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on get configuration request", 0);
        }
        break;
 8013f1a:	e1ad      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetDescriptor:
        if (NULL != device.events->get_descriptor)
 8013f1c:	4b4b      	ldr	r3, [pc, #300]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f1e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8013f22:	695b      	ldr	r3, [r3, #20]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d013      	beq.n	8013f50 <USBD_Handle_DeviceRequest+0x170>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 8013f28:	4b47      	ldr	r3, [pc, #284]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013f2a:	885b      	ldrh	r3, [r3, #2]
 8013f2c:	b29b      	uxth	r3, r3
 8013f2e:	613b      	str	r3, [r7, #16]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 8013f30:	4b45      	ldr	r3, [pc, #276]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013f32:	889b      	ldrh	r3, [r3, #4]
 8013f34:	b29b      	uxth	r3, r3
 8013f36:	60fb      	str	r3, [r7, #12]
          length = (uint32_t)device.events->get_descriptor((uint16_t)tmp_value, (uint16_t)tmp_index, (void*)&buffer);
 8013f38:	4b44      	ldr	r3, [pc, #272]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8013f3e:	695b      	ldr	r3, [r3, #20]
 8013f40:	693a      	ldr	r2, [r7, #16]
 8013f42:	b290      	uxth	r0, r2
 8013f44:	68fa      	ldr	r2, [r7, #12]
 8013f46:	b291      	uxth	r1, r2
 8013f48:	1d3a      	adds	r2, r7, #4
 8013f4a:	4798      	blx	r3
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	61fb      	str	r3, [r7, #28]
        }

        if (0U == length)
 8013f50:	69fb      	ldr	r3, [r7, #28]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d102      	bne.n	8013f5c <USBD_Handle_DeviceRequest+0x17c>
        {
          USBD_HandleEP0_Stall();
 8013f56:	f7ff ff2b 	bl	8013db0 <USBD_HandleEP0_Stall>

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
          device.Endpoints[0].InDataLeft = length - ret;
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
        }
        break;
 8013f5a:	e18d      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        {
          USBD_HandleEP0_Stall();
        }
        else
        {
          if (length >= (uint32_t)USB_ControlRequest.wLength)
 8013f5c:	4b3a      	ldr	r3, [pc, #232]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013f5e:	88db      	ldrh	r3, [r3, #6]
 8013f60:	b29b      	uxth	r3, r3
 8013f62:	461a      	mov	r2, r3
 8013f64:	69fb      	ldr	r3, [r7, #28]
 8013f66:	429a      	cmp	r2, r3
 8013f68:	d803      	bhi.n	8013f72 <USBD_Handle_DeviceRequest+0x192>
          {
            length = (uint32_t)USB_ControlRequest.wLength;
 8013f6a:	4b37      	ldr	r3, [pc, #220]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013f6c:	88db      	ldrh	r3, [r3, #6]
 8013f6e:	b29b      	uxth	r3, r3
 8013f70:	61fb      	str	r3, [r7, #28]
          }

          ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 8013f72:	4b36      	ldr	r3, [pc, #216]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013f78:	687a      	ldr	r2, [r7, #4]
 8013f7a:	2000      	movs	r0, #0
 8013f7c:	4611      	mov	r1, r2
 8013f7e:	69fa      	ldr	r2, [r7, #28]
 8013f80:	4798      	blx	r3
 8013f82:	4603      	mov	r3, r0
 8013f84:	60bb      	str	r3, [r7, #8]
          device.Endpoints[0].InDataLeft = length - ret;
 8013f86:	69fa      	ldr	r2, [r7, #28]
 8013f88:	68bb      	ldr	r3, [r7, #8]
 8013f8a:	1ad3      	subs	r3, r2, r3
 8013f8c:	4a2f      	ldr	r2, [pc, #188]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f8e:	6293      	str	r3, [r2, #40]	; 0x28
          device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 8013f90:	687a      	ldr	r2, [r7, #4]
 8013f92:	68bb      	ldr	r3, [r7, #8]
 8013f94:	4413      	add	r3, r2
 8013f96:	4a2d      	ldr	r2, [pc, #180]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013f98:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
        break;
 8013f9a:	e16d      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8013f9c:	4b2c      	ldr	r3, [pc, #176]	; (8014050 <USBD_Handle_DeviceRequest+0x270>)
 8013f9e:	781b      	ldrb	r3, [r3, #0]
 8013fa0:	b2db      	uxtb	r3, r3
 8013fa2:	2b04      	cmp	r3, #4
 8013fa4:	d10e      	bne.n	8013fc4 <USBD_Handle_DeviceRequest+0x1e4>
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8013fa6:	4b29      	ldr	r3, [pc, #164]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013fa8:	681b      	ldr	r3, [r3, #0]
 8013faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 8013fac:	4a26      	ldr	r2, [pc, #152]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013fae:	8892      	ldrh	r2, [r2, #4]
 8013fb0:	b292      	uxth	r2, r2
 8013fb2:	f502 729c 	add.w	r2, r2, #312	; 0x138
 8013fb6:	4925      	ldr	r1, [pc, #148]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013fb8:	440a      	add	r2, r1
        break;

      case REQ_GetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {          
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 8013fba:	2000      	movs	r0, #0
 8013fbc:	4611      	mov	r1, r2
 8013fbe:	2201      	movs	r2, #1
 8013fc0:	4798      	blx	r3
             &device.interface_settings[USB_ControlRequest.wIndex], 1U))
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetInterface", 0);
          }
          break;
 8013fc2:	e159      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8013fc4:	4b22      	ldr	r3, [pc, #136]	; (8014050 <USBD_Handle_DeviceRequest+0x270>)
 8013fc6:	781b      	ldrb	r3, [r3, #0]
 8013fc8:	b2db      	uxtb	r3, r3
 8013fca:	2b03      	cmp	r3, #3
 8013fcc:	d102      	bne.n	8013fd4 <USBD_Handle_DeviceRequest+0x1f4>
        {
          USBD_HandleEP0_Stall();
 8013fce:	f7ff feef 	bl	8013db0 <USBD_HandleEP0_Stall>
          break;
 8013fd2:	e151      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        break;
 8013fd4:	e150      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_GetStatus:
        if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8013fd6:	4b1c      	ldr	r3, [pc, #112]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 8013fd8:	781b      	ldrb	r3, [r3, #0]
 8013fda:	b2db      	uxtb	r3, r3
 8013fdc:	f003 0303 	and.w	r3, r3, #3
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d119      	bne.n	8014018 <USBD_Handle_DeviceRequest+0x238>
        {
          status = (uint32_t)((uint8_t)(device.remote_wakeup << (uint8_t)1) | device.self_powered);					
 8013fe4:	4b19      	ldr	r3, [pc, #100]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013fe6:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8013fea:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8013fee:	b2db      	uxtb	r3, r3
 8013ff0:	005b      	lsls	r3, r3, #1
 8013ff2:	b2db      	uxtb	r3, r3
 8013ff4:	461a      	mov	r2, r3
 8013ff6:	4b15      	ldr	r3, [pc, #84]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8013ff8:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8013ffc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8014000:	b2db      	uxtb	r3, r3
 8014002:	4313      	orrs	r3, r2
 8014004:	603b      	str	r3, [r7, #0]
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8014006:	4b11      	ldr	r3, [pc, #68]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801400c:	463a      	mov	r2, r7
 801400e:	2000      	movs	r0, #0
 8014010:	4611      	mov	r1, r2
 8014012:	2202      	movs	r2, #2
 8014014:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
 8014016:	e12f      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8014018:	4b0b      	ldr	r3, [pc, #44]	; (8014048 <USBD_Handle_DeviceRequest+0x268>)
 801401a:	781b      	ldrb	r3, [r3, #0]
 801401c:	b2db      	uxtb	r3, r3
 801401e:	f003 0303 	and.w	r3, r3, #3
 8014022:	2b01      	cmp	r3, #1
 8014024:	d118      	bne.n	8014058 <USBD_Handle_DeviceRequest+0x278>
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
 8014026:	4b0a      	ldr	r3, [pc, #40]	; (8014050 <USBD_Handle_DeviceRequest+0x270>)
 8014028:	781b      	ldrb	r3, [r3, #0]
 801402a:	b2db      	uxtb	r3, r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
          }          
          break;
        }
        if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 801402c:	2b04      	cmp	r3, #4
 801402e:	d113      	bne.n	8014058 <USBD_Handle_DeviceRequest+0x278>
            ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
        {
          status = 0U;
 8014030:	2300      	movs	r3, #0
 8014032:	603b      	str	r3, [r7, #0]
          if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 8014034:	4b05      	ldr	r3, [pc, #20]	; (801404c <USBD_Handle_DeviceRequest+0x26c>)
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801403a:	463a      	mov	r2, r7
 801403c:	2000      	movs	r0, #0
 801403e:	4611      	mov	r1, r2
 8014040:	2202      	movs	r2, #2
 8014042:	4798      	blx	r3
          {
            XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_INTERFACE", 0);
          }          
          break;
 8014044:	e118      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
 8014046:	bf00      	nop
 8014048:	1ffe8bac 	.word	0x1ffe8bac
 801404c:	1ffe8db4 	.word	0x1ffe8db4
 8014050:	1ffe8ba9 	.word	0x1ffe8ba9
 8014054:	1ffe8eed 	.word	0x1ffe8eed
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 8014058:	4b8c      	ldr	r3, [pc, #560]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	b2db      	uxtb	r3, r3
 801405e:	f003 0303 	and.w	r3, r3, #3
 8014062:	2b02      	cmp	r3, #2
 8014064:	d130      	bne.n	80140c8 <USBD_Handle_DeviceRequest+0x2e8>
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 8014066:	4b89      	ldr	r3, [pc, #548]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 8014068:	889b      	ldrh	r3, [r3, #4]
 801406a:	b29b      	uxth	r3, r3
 801406c:	f003 030f 	and.w	r3, r3, #15
 8014070:	617b      	str	r3, [r7, #20]
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 8014072:	4b87      	ldr	r3, [pc, #540]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 8014074:	781b      	ldrb	r3, [r3, #0]
 8014076:	b2db      	uxtb	r3, r3
 8014078:	2b04      	cmp	r3, #4
 801407a:	d004      	beq.n	8014086 <USBD_Handle_DeviceRequest+0x2a6>
 801407c:	4b83      	ldr	r3, [pc, #524]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 801407e:	889b      	ldrh	r3, [r3, #4]
 8014080:	b29b      	uxth	r3, r3
 8014082:	2b00      	cmp	r3, #0
 8014084:	d120      	bne.n	80140c8 <USBD_Handle_DeviceRequest+0x2e8>
              (1U == device.Endpoints[index].IsConfigured))
 8014086:	4a83      	ldr	r2, [pc, #524]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014088:	697b      	ldr	r3, [r7, #20]
 801408a:	212c      	movs	r1, #44	; 0x2c
 801408c:	fb01 f303 	mul.w	r3, r1, r3
 8014090:	4413      	add	r3, r2
 8014092:	7a1b      	ldrb	r3, [r3, #8]
 8014094:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8014098:	b2db      	uxtb	r3, r3
        }

        if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
        {
          index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
          if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_ControlRequest.wIndex)) &&
 801409a:	2b01      	cmp	r3, #1
 801409c:	d114      	bne.n	80140c8 <USBD_Handle_DeviceRequest+0x2e8>
              (1U == device.Endpoints[index].IsConfigured))
          {
            status = (uint32_t)device.Endpoints[index].IsHalted;
 801409e:	4a7d      	ldr	r2, [pc, #500]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80140a0:	697b      	ldr	r3, [r7, #20]
 80140a2:	212c      	movs	r1, #44	; 0x2c
 80140a4:	fb01 f303 	mul.w	r3, r1, r3
 80140a8:	4413      	add	r3, r2
 80140aa:	689b      	ldr	r3, [r3, #8]
 80140ac:	089b      	lsrs	r3, r3, #2
 80140ae:	f003 0301 	and.w	r3, r3, #1
 80140b2:	b2db      	uxtb	r3, r3
 80140b4:	603b      	str	r3, [r7, #0]
            if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 80140b6:	4b77      	ldr	r3, [pc, #476]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140bc:	463a      	mov	r2, r7
 80140be:	2000      	movs	r0, #0
 80140c0:	4611      	mov	r1, r2
 80140c2:	2202      	movs	r2, #2
 80140c4:	4798      	blx	r3
            {
              XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_ENDPOINT", 0);
            }              
            break;
 80140c6:	e0d7      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
          }
        }
        /* default stall */
        USBD_HandleEP0_Stall();
 80140c8:	f7ff fe72 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 80140cc:	e0d4      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetAddress:
        if (0U == value)
 80140ce:	69bb      	ldr	r3, [r7, #24]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d103      	bne.n	80140dc <USBD_Handle_DeviceRequest+0x2fc>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 80140d4:	4b6e      	ldr	r3, [pc, #440]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 80140d6:	2202      	movs	r2, #2
 80140d8:	701a      	strb	r2, [r3, #0]
 80140da:	e002      	b.n	80140e2 <USBD_Handle_DeviceRequest+0x302>
        }
        else
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 80140dc:	4b6c      	ldr	r3, [pc, #432]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 80140de:	2203      	movs	r2, #3
 80140e0:	701a      	strb	r2, [r3, #0]
        }
        if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->DeviceSetAddress((uint8_t)value,
 80140e2:	4b6c      	ldr	r3, [pc, #432]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80140e4:	681b      	ldr	r3, [r3, #0]
 80140e6:	699b      	ldr	r3, [r3, #24]
 80140e8:	69ba      	ldr	r2, [r7, #24]
 80140ea:	b2d2      	uxtb	r2, r2
 80140ec:	4610      	mov	r0, r2
 80140ee:	2100      	movs	r1, #0
 80140f0:	4798      	blx	r3
 80140f2:	4603      	mov	r3, r0
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d10b      	bne.n	8014110 <USBD_Handle_DeviceRequest+0x330>
                                   XMC_USBD_SET_ADDRESS_STAGE_SETUP))
        {
          if (NULL != device.events->set_address)
 80140f8:	4b66      	ldr	r3, [pc, #408]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80140fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80140fe:	691b      	ldr	r3, [r3, #16]
 8014100:	2b00      	cmp	r3, #0
 8014102:	d005      	beq.n	8014110 <USBD_Handle_DeviceRequest+0x330>
          {
            device.events->set_address();
 8014104:	4b63      	ldr	r3, [pc, #396]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014106:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801410a:	691b      	ldr	r3, [r3, #16]
 801410c:	4798      	blx	r3
          }
        }
        break;
 801410e:	e0b3      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
 8014110:	e0b2      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetConfiguration:
        /* Regardless the state update the configuration to unconfigure
         * endpoints */
        device.configuration = (uint8_t)value;
 8014112:	69bb      	ldr	r3, [r7, #24]
 8014114:	b2da      	uxtb	r2, r3
 8014116:	4b5f      	ldr	r3, [pc, #380]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014118:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
        if (NULL != device.events->config_changed)
 801411c:	4b5d      	ldr	r3, [pc, #372]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 801411e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014122:	689b      	ldr	r3, [r3, #8]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d004      	beq.n	8014132 <USBD_Handle_DeviceRequest+0x352>
        {
          device.events->config_changed();
 8014128:	4b5a      	ldr	r3, [pc, #360]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 801412a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801412e:	689b      	ldr	r3, [r3, #8]
 8014130:	4798      	blx	r3
        }

        /* when config 0 is choosen, we are back in address state */
        if (0U == value)
 8014132:	69bb      	ldr	r3, [r7, #24]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d103      	bne.n	8014140 <USBD_Handle_DeviceRequest+0x360>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 8014138:	4b55      	ldr	r3, [pc, #340]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 801413a:	2203      	movs	r2, #3
 801413c:	701a      	strb	r2, [r3, #0]
          break;
 801413e:	e09b      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        /* go ahead only with vailid config. (must be set in event) */
        if (1U == device.IsConfigured)
 8014140:	4b54      	ldr	r3, [pc, #336]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014142:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8014146:	f003 0301 	and.w	r3, r3, #1
 801414a:	b2db      	uxtb	r3, r3
 801414c:	2b00      	cmp	r3, #0
 801414e:	d003      	beq.n	8014158 <USBD_Handle_DeviceRequest+0x378>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 8014150:	4b4f      	ldr	r3, [pc, #316]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 8014152:	2204      	movs	r2, #4
 8014154:	701a      	strb	r2, [r3, #0]
        }
        else
        {
          USBD_HandleEP0_Stall();
        }
        break;
 8014156:	e08f      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        {
          USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
        }
        else
        {
          USBD_HandleEP0_Stall();
 8014158:	f7ff fe2a 	bl	8013db0 <USBD_HandleEP0_Stall>
        }
        break;
 801415c:	e08c      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetDescriptor:
        /* Set Descriptor not supported, so stall */
        USBD_HandleEP0_Stall();
 801415e:	f7ff fe27 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 8014162:	e089      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetInterface:
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 8014164:	4b4a      	ldr	r3, [pc, #296]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 8014166:	781b      	ldrb	r3, [r3, #0]
 8014168:	b2db      	uxtb	r3, r3
 801416a:	2b04      	cmp	r3, #4
 801416c:	d111      	bne.n	8014192 <USBD_Handle_DeviceRequest+0x3b2>
        {
          tmp_value = (uint32_t)USB_ControlRequest.wValue;
 801416e:	4b47      	ldr	r3, [pc, #284]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 8014170:	885b      	ldrh	r3, [r3, #2]
 8014172:	b29b      	uxth	r3, r3
 8014174:	613b      	str	r3, [r7, #16]
          tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 8014176:	4b45      	ldr	r3, [pc, #276]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 8014178:	889b      	ldrh	r3, [r3, #4]
 801417a:	b29b      	uxth	r3, r3
 801417c:	60fb      	str	r3, [r7, #12]
          device.interface_settings[tmp_index] =	(uint8_t)tmp_value;
 801417e:	693b      	ldr	r3, [r7, #16]
 8014180:	b2d9      	uxtb	r1, r3
 8014182:	4a44      	ldr	r2, [pc, #272]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	4413      	add	r3, r2
 8014188:	f503 739c 	add.w	r3, r3, #312	; 0x138
 801418c:	460a      	mov	r2, r1
 801418e:	701a      	strb	r2, [r3, #0]
          break;
 8014190:	e072      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 8014192:	4b3f      	ldr	r3, [pc, #252]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 8014194:	781b      	ldrb	r3, [r3, #0]
 8014196:	b2db      	uxtb	r3, r3
 8014198:	2b03      	cmp	r3, #3
 801419a:	d102      	bne.n	80141a2 <USBD_Handle_DeviceRequest+0x3c2>
        {
          USBD_HandleEP0_Stall();
 801419c:	f7ff fe08 	bl	8013db0 <USBD_HandleEP0_Stall>
          break;
 80141a0:	e06a      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        break;
 80141a2:	e069      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SetFeature:
        /* we do not support test mode */
        if ((uint32_t)FEATURE_SEL_TestMode == value)
 80141a4:	69bb      	ldr	r3, [r7, #24]
 80141a6:	2b02      	cmp	r3, #2
 80141a8:	d102      	bne.n	80141b0 <USBD_Handle_DeviceRequest+0x3d0>
        {
          USBD_HandleEP0_Stall();
 80141aa:	f7ff fe01 	bl	8013db0 <USBD_HandleEP0_Stall>
          break;
 80141ae:	e063      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        /* configured state */
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 80141b0:	4b37      	ldr	r3, [pc, #220]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 80141b2:	781b      	ldrb	r3, [r3, #0]
 80141b4:	b2db      	uxtb	r3, r3
 80141b6:	2b04      	cmp	r3, #4
 80141b8:	d138      	bne.n	801422c <USBD_Handle_DeviceRequest+0x44c>
        {
          switch (value)
 80141ba:	69bb      	ldr	r3, [r7, #24]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d00a      	beq.n	80141d6 <USBD_Handle_DeviceRequest+0x3f6>
 80141c0:	2b01      	cmp	r3, #1
 80141c2:	d000      	beq.n	80141c6 <USBD_Handle_DeviceRequest+0x3e6>
                  XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed- FEATURE_SEL_EndpointHalt", 0);
                }                
              }
              break;
            default:
              break;
 80141c4:	e031      	b.n	801422a <USBD_Handle_DeviceRequest+0x44a>
        if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
        {
          switch (value)
          {
            case FEATURE_SEL_DeviceRemoteWakeup:
              device.remote_wakeup = 1U;
 80141c6:	4a33      	ldr	r2, [pc, #204]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80141c8:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80141cc:	f043 0304 	orr.w	r3, r3, #4
 80141d0:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
              break;
 80141d4:	e029      	b.n	801422a <USBD_Handle_DeviceRequest+0x44a>
            case FEATURE_SEL_EndpointHalt:
              index = ((uint32_t)USB_ControlRequest.wIndex & (uint32_t)USBD_BYTE_MASK & 
 80141d6:	4b2d      	ldr	r3, [pc, #180]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 80141d8:	889b      	ldrh	r3, [r3, #4]
 80141da:	b29b      	uxth	r3, r3
 80141dc:	f003 030f 	and.w	r3, r3, #15
 80141e0:	617b      	str	r3, [r7, #20]
                      (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
              if (0U == device.Endpoints[index].IsConfigured)
 80141e2:	4a2c      	ldr	r2, [pc, #176]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 80141e4:	697b      	ldr	r3, [r7, #20]
 80141e6:	212c      	movs	r1, #44	; 0x2c
 80141e8:	fb01 f303 	mul.w	r3, r1, r3
 80141ec:	4413      	add	r3, r2
 80141ee:	7a1b      	ldrb	r3, [r3, #8]
 80141f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80141f4:	b2db      	uxtb	r3, r3
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d102      	bne.n	8014200 <USBD_Handle_DeviceRequest+0x420>
              {
                USBD_HandleEP0_Stall();
 80141fa:	f7ff fdd9 	bl	8013db0 <USBD_HandleEP0_Stall>
 80141fe:	e013      	b.n	8014228 <USBD_Handle_DeviceRequest+0x448>
              }
              else
              {
                device.Endpoints[index].IsHalted = 1U;
 8014200:	4a24      	ldr	r2, [pc, #144]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014202:	697b      	ldr	r3, [r7, #20]
 8014204:	212c      	movs	r1, #44	; 0x2c
 8014206:	fb01 f303 	mul.w	r3, r1, r3
 801420a:	441a      	add	r2, r3
 801420c:	8913      	ldrh	r3, [r2, #8]
 801420e:	f043 0304 	orr.w	r3, r3, #4
 8014212:	8113      	strh	r3, [r2, #8]
                if (USBD_STATUS_SUCCESS != 
                                  (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRequest.wIndex,true))
 8014214:	4b1f      	ldr	r3, [pc, #124]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801421a:	4a1c      	ldr	r2, [pc, #112]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 801421c:	8892      	ldrh	r2, [r2, #4]
 801421e:	b292      	uxth	r2, r2
 8014220:	b2d2      	uxtb	r2, r2
 8014222:	4610      	mov	r0, r2
 8014224:	2101      	movs	r1, #1
 8014226:	4798      	blx	r3
                {
                  XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed- FEATURE_SEL_EndpointHalt", 0);
                }                
              }
              break;
 8014228:	bf00      	nop
            default:
              break;
          }
          break;
 801422a:	e025      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 801422c:	4b18      	ldr	r3, [pc, #96]	; (8014290 <USBD_Handle_DeviceRequest+0x4b0>)
 801422e:	781b      	ldrb	r3, [r3, #0]
 8014230:	b2db      	uxtb	r3, r3
 8014232:	2b03      	cmp	r3, #3
 8014234:	d117      	bne.n	8014266 <USBD_Handle_DeviceRequest+0x486>
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 8014236:	69bb      	ldr	r3, [r7, #24]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d114      	bne.n	8014266 <USBD_Handle_DeviceRequest+0x486>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 801423c:	4b13      	ldr	r3, [pc, #76]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 801423e:	781b      	ldrb	r3, [r3, #0]
 8014240:	b2db      	uxtb	r3, r3
 8014242:	f003 0303 	and.w	r3, r3, #3
          break;
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 8014246:	2b02      	cmp	r3, #2
 8014248:	d10d      	bne.n	8014266 <USBD_Handle_DeviceRequest+0x486>
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
 801424a:	4b10      	ldr	r3, [pc, #64]	; (801428c <USBD_Handle_DeviceRequest+0x4ac>)
 801424c:	889b      	ldrh	r3, [r3, #4]
 801424e:	b29b      	uxth	r3, r3
 8014250:	b2db      	uxtb	r3, r3
        }
        /* when addressed, only ep0 can be halted */
        if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
        {
          if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
              (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)) &&
 8014252:	2b00      	cmp	r3, #0
 8014254:	d107      	bne.n	8014266 <USBD_Handle_DeviceRequest+0x486>
              ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
          {
            device.Endpoints[0].IsHalted = 1U;
 8014256:	4a0f      	ldr	r2, [pc, #60]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 8014258:	8913      	ldrh	r3, [r2, #8]
 801425a:	f043 0304 	orr.w	r3, r3, #4
 801425e:	8113      	strh	r3, [r2, #8]
            USBD_HandleEP0_Stall();
 8014260:	f7ff fda6 	bl	8013db0 <USBD_HandleEP0_Stall>
            break;
 8014264:	e008      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>
          }
        }
        /* default behaviour is stall */
        USBD_HandleEP0_Stall();
 8014266:	f7ff fda3 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 801426a:	e005      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      case REQ_SynchFrame:
        /* Not yet supported */
        USBD_HandleEP0_Stall();
 801426c:	f7ff fda0 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 8014270:	e002      	b.n	8014278 <USBD_Handle_DeviceRequest+0x498>

      default:
        USBD_HandleEP0_Stall();
 8014272:	f7ff fd9d 	bl	8013db0 <USBD_HandleEP0_Stall>
        break;
 8014276:	bf00      	nop
    }
  }
  device.IsSetupRecieved = 0U;
 8014278:	4b06      	ldr	r3, [pc, #24]	; (8014294 <USBD_Handle_DeviceRequest+0x4b4>)
 801427a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 801427e:	f022 0202 	bic.w	r2, r2, #2
 8014282:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
}
 8014286:	3720      	adds	r7, #32
 8014288:	46bd      	mov	sp, r7
 801428a:	bd80      	pop	{r7, pc}
 801428c:	1ffe8bac 	.word	0x1ffe8bac
 8014290:	1ffe8ba9 	.word	0x1ffe8ba9
 8014294:	1ffe8db4 	.word	0x1ffe8db4

08014298 <USBD_HandleEP0_IN>:
 * state.
 * In USBD_EP0_STATE_IN_STATUS state it starts a new read of setup packets and switches
 * to USBD_EP0_STATE_IDLE.
 */
static void USBD_HandleEP0_IN()
{
 8014298:	b580      	push	{r7, lr}
 801429a:	af00      	add	r7, sp, #0
  if (USBD_EP0_STATE_IN_DATA == device.ep0_state)
 801429c:	4b10      	ldr	r3, [pc, #64]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 801429e:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 80142a2:	2b02      	cmp	r3, #2
 80142a4:	d10a      	bne.n	80142bc <USBD_HandleEP0_IN+0x24>
  {
    /* Read zero length out data packet */
    device.Driver->EndpointReadStart((uint8_t)0,0U);
 80142a6:	4b0e      	ldr	r3, [pc, #56]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80142ac:	2000      	movs	r0, #0
 80142ae:	2100      	movs	r1, #0
 80142b0:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
 80142b2:	4b0b      	ldr	r3, [pc, #44]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142b4:	2205      	movs	r2, #5
 80142b6:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 80142ba:	e010      	b.n	80142de <USBD_HandleEP0_IN+0x46>
  }
  else if (USBD_EP0_STATE_IN_STATUS == device.ep0_state)
 80142bc:	4b08      	ldr	r3, [pc, #32]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142be:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 80142c2:	2b03      	cmp	r3, #3
 80142c4:	d10b      	bne.n	80142de <USBD_HandleEP0_IN+0x46>
  {
    /* Request new setup packet */
    device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 80142c6:	4b06      	ldr	r3, [pc, #24]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80142cc:	4a04      	ldr	r2, [pc, #16]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142ce:	7912      	ldrb	r2, [r2, #4]
 80142d0:	4610      	mov	r0, r2
 80142d2:	2118      	movs	r1, #24
 80142d4:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IDLE;
 80142d6:	4b02      	ldr	r3, [pc, #8]	; (80142e0 <USBD_HandleEP0_IN+0x48>)
 80142d8:	2201      	movs	r2, #1
 80142da:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_IN: invalid ep0 state", 0);
  }
}
 80142de:	bd80      	pop	{r7, pc}
 80142e0:	1ffe8db4 	.word	0x1ffe8db4

080142e4 <USBD_HandleEP0_OUT>:
 * for new SETUP packets, when in \ref USBD_EP0_STATE_OUT_STATUS. When endpoint 0 is in
 * USBD_EP0_STATE_OUT_DATA state, it handles the received data and starts a write
 * transaction for \ref USBD_EP0_STATE_IN_STATUS.
 */
static void USBD_HandleEP0_OUT()
{
 80142e4:	b580      	push	{r7, lr}
 80142e6:	af00      	add	r7, sp, #0
  if (USBD_EP0_STATE_OUT_DATA == device.ep0_state)
 80142e8:	4b12      	ldr	r3, [pc, #72]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 80142ea:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 80142ee:	2b04      	cmp	r3, #4
 80142f0:	d10d      	bne.n	801430e <USBD_HandleEP0_OUT+0x2a>
  {
    /* Now we have the data for handling the request */
    USBD_Handle_DeviceRequest();
 80142f2:	f7ff fd75 	bl	8013de0 <USBD_Handle_DeviceRequest>
    /* Zero length packet for status stage */
    device.Driver->EndpointWrite((uint8_t)0,(uint8_t*)0,(uint32_t)0);
 80142f6:	4b0f      	ldr	r3, [pc, #60]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80142fc:	2000      	movs	r0, #0
 80142fe:	2100      	movs	r1, #0
 8014300:	2200      	movs	r2, #0
 8014302:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 8014304:	4b0b      	ldr	r3, [pc, #44]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 8014306:	2203      	movs	r2, #3
 8014308:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 801430c:	e010      	b.n	8014330 <USBD_HandleEP0_OUT+0x4c>
  }
  else if (USBD_EP0_STATE_OUT_STATUS == device.ep0_state)
 801430e:	4b09      	ldr	r3, [pc, #36]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 8014310:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8014314:	2b05      	cmp	r3, #5
 8014316:	d10b      	bne.n	8014330 <USBD_HandleEP0_OUT+0x4c>
  {
    /* Request new setup packet */
    device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 8014318:	4b06      	ldr	r3, [pc, #24]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801431e:	4a05      	ldr	r2, [pc, #20]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 8014320:	7912      	ldrb	r2, [r2, #4]
 8014322:	4610      	mov	r0, r2
 8014324:	2118      	movs	r1, #24
 8014326:	4798      	blx	r3
    device.ep0_state = USBD_EP0_STATE_IDLE;
 8014328:	4b02      	ldr	r3, [pc, #8]	; (8014334 <USBD_HandleEP0_OUT+0x50>)
 801432a:	2201      	movs	r2, #1
 801432c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_OUT: invalid ep0 state", 0);
  }
}
 8014330:	bd80      	pop	{r7, pc}
 8014332:	bf00      	nop
 8014334:	1ffe8db4 	.word	0x1ffe8db4

08014338 <USBD_HandleEP0_SETUP>:
 * equals zero, it starts processing the request and sends in status response including the switch to
 * USBD_EP0_STATE_IN_STATUS. When the host expects data from the device, the function processes the control
 * request and switches to USBD_EP0_STATE_IN_DATA state.
 */
static void USBD_HandleEP0_SETUP()
{
 8014338:	b580      	push	{r7, lr}
 801433a:	b082      	sub	sp, #8
 801433c:	af00      	add	r7, sp, #0
  /* read setup packet from ep0 */
  uint32_t ret_val;

  ret_val = (uint32_t)device.Driver->EndpointRead((uint8_t)0,(void*)&USB_ControlRequest,
 801433e:	4b22      	ldr	r3, [pc, #136]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014344:	2000      	movs	r0, #0
 8014346:	4921      	ldr	r1, [pc, #132]	; (80143cc <USBD_HandleEP0_SETUP+0x94>)
 8014348:	2208      	movs	r2, #8
 801434a:	4798      	blx	r3
 801434c:	4603      	mov	r3, r0
 801434e:	607b      	str	r3, [r7, #4]
            (uint32_t)USBD_EP0_SETUP_PKT_SIZE);
  device.IsSetupRecieved = (uint8_t)true;
 8014350:	4b1d      	ldr	r3, [pc, #116]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 8014352:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
 8014356:	f042 0202 	orr.w	r2, r2, #2
 801435a:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e

  if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	2b08      	cmp	r3, #8
 8014362:	d12d      	bne.n	80143c0 <USBD_HandleEP0_SETUP+0x88>
  {
    /* if length is zero we have only a in_status phase */
    if (0U == (uint32_t)USB_ControlRequest.wLength)
 8014364:	4b19      	ldr	r3, [pc, #100]	; (80143cc <USBD_HandleEP0_SETUP+0x94>)
 8014366:	88db      	ldrh	r3, [r3, #6]
 8014368:	b29b      	uxth	r3, r3
 801436a:	2b00      	cmp	r3, #0
 801436c:	d10d      	bne.n	801438a <USBD_HandleEP0_SETUP+0x52>
    {
      device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 801436e:	4b16      	ldr	r3, [pc, #88]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 8014370:	2203      	movs	r2, #3
 8014372:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
      USBD_Handle_DeviceRequest();
 8014376:	f7ff fd33 	bl	8013de0 <USBD_Handle_DeviceRequest>
      device.Driver->EndpointWrite((uint8_t)0, (uint8_t*)0, (uint32_t)0);
 801437a:	4b13      	ldr	r3, [pc, #76]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014380:	2000      	movs	r0, #0
 8014382:	2100      	movs	r1, #0
 8014384:	2200      	movs	r2, #0
 8014386:	4798      	blx	r3
 8014388:	e01a      	b.n	80143c0 <USBD_HandleEP0_SETUP+0x88>
    }
    else
    {
      if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION)
 801438a:	4b10      	ldr	r3, [pc, #64]	; (80143cc <USBD_HandleEP0_SETUP+0x94>)
 801438c:	781b      	ldrb	r3, [r3, #0]
 801438e:	b2db      	uxtb	r3, r3
 8014390:	b2db      	uxtb	r3, r3
 8014392:	b25b      	sxtb	r3, r3
 8014394:	2b00      	cmp	r3, #0
 8014396:	da06      	bge.n	80143a6 <USBD_HandleEP0_SETUP+0x6e>
      {
        device.ep0_state = USBD_EP0_STATE_IN_DATA;
 8014398:	4b0b      	ldr	r3, [pc, #44]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 801439a:	2202      	movs	r2, #2
 801439c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
        USBD_Handle_DeviceRequest();
 80143a0:	f7ff fd1e 	bl	8013de0 <USBD_Handle_DeviceRequest>
 80143a4:	e00c      	b.n	80143c0 <USBD_HandleEP0_SETUP+0x88>
      }
      else
      {
        device.ep0_state = USBD_EP0_STATE_OUT_DATA;
 80143a6:	4b08      	ldr	r3, [pc, #32]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 80143a8:	2204      	movs	r2, #4
 80143aa:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
        /* Do not process request here, first read data */
        device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 80143ae:	4b06      	ldr	r3, [pc, #24]	; (80143c8 <USBD_HandleEP0_SETUP+0x90>)
 80143b0:	681b      	ldr	r3, [r3, #0]
 80143b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80143b4:	4a05      	ldr	r2, [pc, #20]	; (80143cc <USBD_HandleEP0_SETUP+0x94>)
 80143b6:	88d2      	ldrh	r2, [r2, #6]
 80143b8:	b292      	uxth	r2, r2
 80143ba:	2000      	movs	r0, #0
 80143bc:	4611      	mov	r1, r2
 80143be:	4798      	blx	r3
  else
  {
    /*Assert*/
    XMC_ASSERT("USBD_HandleEP0_SETUP: read invalid setup packet size", 0);
  }
}
 80143c0:	3708      	adds	r7, #8
 80143c2:	46bd      	mov	sp, r7
 80143c4:	bd80      	pop	{r7, pc}
 80143c6:	bf00      	nop
 80143c8:	1ffe8db4 	.word	0x1ffe8db4
 80143cc:	1ffe8bac 	.word	0x1ffe8bac

080143d0 <USBD_SignalDeviceEventHandler>:
 * The device can have several events, by which it notifies the application about the occurance of event.
 * Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 *
 */
static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event)
{
 80143d0:	b580      	push	{r7, lr}
 80143d2:	b084      	sub	sp, #16
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	4603      	mov	r3, r0
 80143d8:	71fb      	strb	r3, [r7, #7]
  uint32_t i;

  switch (event)
 80143da:	79fb      	ldrb	r3, [r7, #7]
 80143dc:	2b09      	cmp	r3, #9
 80143de:	f200 811c 	bhi.w	801461a <USBD_SignalDeviceEventHandler+0x24a>
 80143e2:	a201      	add	r2, pc, #4	; (adr r2, 80143e8 <USBD_SignalDeviceEventHandler+0x18>)
 80143e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143e8:	080145c3 	.word	0x080145c3
 80143ec:	080145a3 	.word	0x080145a3
 80143f0:	08014569 	.word	0x08014569
 80143f4:	08014583 	.word	0x08014583
 80143f8:	08014411 	.word	0x08014411
 80143fc:	0801461b 	.word	0x0801461b
 8014400:	080145ef 	.word	0x080145ef
 8014404:	080145cb 	.word	0x080145cb
 8014408:	0801461b 	.word	0x0801461b
 801440c:	0801454f 	.word	0x0801454f
  {
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 8014410:	4b84      	ldr	r3, [pc, #528]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 8014412:	2202      	movs	r2, #2
 8014414:	701a      	strb	r2, [r3, #0]
      device.ep0_state = USBD_EP0_STATE_IDLE;
 8014416:	4b84      	ldr	r3, [pc, #528]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014418:	2201      	movs	r2, #1
 801441a:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
      device.remote_wakeup = (uint8_t)0;
 801441e:	4a82      	ldr	r2, [pc, #520]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014420:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8014424:	f36f 0382 	bfc	r3, #2, #1
 8014428:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
 801442c:	2307      	movs	r3, #7
 801442e:	60fb      	str	r3, [r7, #12]
 8014430:	e060      	b.n	80144f4 <USBD_SignalDeviceEventHandler+0x124>
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	f1c3 0307 	rsb	r3, r3, #7
 8014438:	4a7b      	ldr	r2, [pc, #492]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801443a:	212c      	movs	r1, #44	; 0x2c
 801443c:	fb01 f303 	mul.w	r3, r1, r3
 8014440:	441a      	add	r2, r3
 8014442:	8913      	ldrh	r3, [r2, #8]
 8014444:	f36f 1304 	bfc	r3, #4, #1
 8014448:	8113      	strh	r3, [r2, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	f1c3 0307 	rsb	r3, r3, #7
 8014450:	4a75      	ldr	r2, [pc, #468]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014452:	212c      	movs	r1, #44	; 0x2c
 8014454:	fb01 f303 	mul.w	r3, r1, r3
 8014458:	441a      	add	r2, r3
 801445a:	8913      	ldrh	r3, [r2, #8]
 801445c:	f36f 03c3 	bfc	r3, #3, #1
 8014460:	8113      	strh	r3, [r2, #8]
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	f1c3 0307 	rsb	r3, r3, #7
 8014468:	4a6f      	ldr	r2, [pc, #444]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801446a:	212c      	movs	r1, #44	; 0x2c
 801446c:	fb01 f303 	mul.w	r3, r1, r3
 8014470:	441a      	add	r2, r3
 8014472:	8913      	ldrh	r3, [r2, #8]
 8014474:	f36f 0382 	bfc	r3, #2, #1
 8014478:	8113      	strh	r3, [r2, #8]
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	2b07      	cmp	r3, #7
 801447e:	d036      	beq.n	80144ee <USBD_SignalDeviceEventHandler+0x11e>
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	f1c3 0307 	rsb	r3, r3, #7
 8014486:	4a68      	ldr	r2, [pc, #416]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014488:	212c      	movs	r1, #44	; 0x2c
 801448a:	fb01 f303 	mul.w	r3, r1, r3
 801448e:	4413      	add	r3, r2
 8014490:	7a1b      	ldrb	r3, [r3, #8]
 8014492:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8014496:	b2db      	uxtb	r3, r3
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
      {
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 8014498:	2b00      	cmp	r3, #0
 801449a:	d028      	beq.n	80144ee <USBD_SignalDeviceEventHandler+0x11e>
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 801449c:	4b62      	ldr	r3, [pc, #392]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	6a1b      	ldr	r3, [r3, #32]
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
 80144a2:	68fa      	ldr	r2, [r7, #12]
 80144a4:	f1c2 0207 	rsb	r2, r2, #7
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 80144a8:	495f      	ldr	r1, [pc, #380]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80144aa:	202c      	movs	r0, #44	; 0x2c
 80144ac:	fb00 f202 	mul.w	r2, r0, r2
 80144b0:	440a      	add	r2, r1
 80144b2:	7912      	ldrb	r2, [r2, #4]
 80144b4:	4610      	mov	r0, r2
 80144b6:	4798      	blx	r3
 80144b8:	4603      	mov	r3, r0
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
        device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
        if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
           (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
        {
          if (USBD_STATUS_SUCCESS == 
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d117      	bne.n	80144ee <USBD_SignalDeviceEventHandler+0x11e>
          (USBD_STATUS_t)device.Driver->EndpointUnconfigure
          ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
          {
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	f1c3 0307 	rsb	r3, r3, #7
 80144c4:	4a58      	ldr	r2, [pc, #352]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80144c6:	212c      	movs	r1, #44	; 0x2c
 80144c8:	fb01 f303 	mul.w	r3, r1, r3
 80144cc:	441a      	add	r2, r3
 80144ce:	7a13      	ldrb	r3, [r2, #8]
 80144d0:	f36f 0300 	bfc	r3, #0, #1
 80144d4:	7213      	strb	r3, [r2, #8]
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	f1c3 0307 	rsb	r3, r3, #7
 80144dc:	4a52      	ldr	r2, [pc, #328]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80144de:	212c      	movs	r1, #44	; 0x2c
 80144e0:	fb01 f303 	mul.w	r3, r1, r3
 80144e4:	441a      	add	r2, r3
 80144e6:	8913      	ldrh	r3, [r2, #8]
 80144e8:	f36f 0341 	bfc	r3, #1, #1
 80144ec:	8113      	strh	r3, [r2, #8]
    case XMC_USBD_EVENT_RESET:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
      device.ep0_state = USBD_EP0_STATE_IDLE;
      device.remote_wakeup = (uint8_t)0;
      /* Reset endpoints and configuration */
      for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
 80144ee:	68fb      	ldr	r3, [r7, #12]
 80144f0:	3b01      	subs	r3, #1
 80144f2:	60fb      	str	r3, [r7, #12]
 80144f4:	68fb      	ldr	r3, [r7, #12]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d19b      	bne.n	8014432 <USBD_SignalDeviceEventHandler+0x62>
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
 80144fa:	4b4b      	ldr	r3, [pc, #300]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80144fc:	2200      	movs	r2, #0
 80144fe:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 8014502:	2301      	movs	r3, #1
 8014504:	60fb      	str	r3, [r7, #12]
 8014506:	e00a      	b.n	801451e <USBD_SignalDeviceEventHandler+0x14e>
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	f1c3 0301 	rsb	r3, r3, #1
 801450e:	4a46      	ldr	r2, [pc, #280]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014510:	4413      	add	r3, r2
 8014512:	2200      	movs	r2, #0
 8014514:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
            device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
          }
        }
      }
      device.configuration = (uint8_t)0;
      for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	3b01      	subs	r3, #1
 801451c:	60fb      	str	r3, [r7, #12]
 801451e:	68fb      	ldr	r3, [r7, #12]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d1f1      	bne.n	8014508 <USBD_SignalDeviceEventHandler+0x138>
      {
        device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
      }
      device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP_PKT_SIZE);
 8014524:	4b40      	ldr	r3, [pc, #256]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801452a:	4a3f      	ldr	r2, [pc, #252]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801452c:	7912      	ldrb	r2, [r2, #4]
 801452e:	4610      	mov	r0, r2
 8014530:	2118      	movs	r1, #24
 8014532:	4798      	blx	r3
      if (NULL != device.events->reset)
 8014534:	4b3c      	ldr	r3, [pc, #240]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014536:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801453a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801453c:	2b00      	cmp	r3, #0
 801453e:	d005      	beq.n	801454c <USBD_SignalDeviceEventHandler+0x17c>
      {
        device.events->reset();
 8014540:	4b39      	ldr	r3, [pc, #228]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014542:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014548:	4798      	blx	r3
      }
      break;
 801454a:	e067      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 801454c:	e066      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_SOF:
      if (NULL != device.events->start_of_frame)
 801454e:	4b36      	ldr	r3, [pc, #216]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014550:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014554:	6a1b      	ldr	r3, [r3, #32]
 8014556:	2b00      	cmp	r3, #0
 8014558:	d005      	beq.n	8014566 <USBD_SignalDeviceEventHandler+0x196>
      {
        device.events->start_of_frame();
 801455a:	4b33      	ldr	r3, [pc, #204]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801455c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014560:	6a1b      	ldr	r3, [r3, #32]
 8014562:	4798      	blx	r3
      }
      break;
 8014564:	e05a      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 8014566:	e059      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_CONNECT:
      if (NULL != device.events->connect)
 8014568:	4b2f      	ldr	r3, [pc, #188]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801456a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d005      	beq.n	8014580 <USBD_SignalDeviceEventHandler+0x1b0>
      {
        device.events->connect();
 8014574:	4b2c      	ldr	r3, [pc, #176]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014576:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	4798      	blx	r3
      }
      break;
 801457e:	e04d      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 8014580:	e04c      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_DISCONNECT:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 8014582:	4b28      	ldr	r3, [pc, #160]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 8014584:	2201      	movs	r2, #1
 8014586:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->disconnect)
 8014588:	4b27      	ldr	r3, [pc, #156]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801458a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801458e:	685b      	ldr	r3, [r3, #4]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d005      	beq.n	80145a0 <USBD_SignalDeviceEventHandler+0x1d0>
      {
        device.events->disconnect();
 8014594:	4b24      	ldr	r3, [pc, #144]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014596:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 801459a:	685b      	ldr	r3, [r3, #4]
 801459c:	4798      	blx	r3
      }
      break;
 801459e:	e03d      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 80145a0:	e03c      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_POWER_OFF:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 80145a2:	4b20      	ldr	r3, [pc, #128]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 80145a4:	2200      	movs	r2, #0
 80145a6:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->disconnect)
 80145a8:	4b1f      	ldr	r3, [pc, #124]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80145ae:	685b      	ldr	r3, [r3, #4]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d005      	beq.n	80145c0 <USBD_SignalDeviceEventHandler+0x1f0>
      {
        device.events->disconnect();
 80145b4:	4b1c      	ldr	r3, [pc, #112]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80145ba:	685b      	ldr	r3, [r3, #4]
 80145bc:	4798      	blx	r3
      }
      break;
 80145be:	e02d      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 80145c0:	e02c      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_POWER_ON:
      USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 80145c2:	4b18      	ldr	r3, [pc, #96]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 80145c4:	2201      	movs	r2, #1
 80145c6:	701a      	strb	r2, [r3, #0]
      break;
 80145c8:	e028      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_REMOTE_WAKEUP:
      break;
    case XMC_USBD_EVENT_RESUME:
      USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 80145ca:	4b17      	ldr	r3, [pc, #92]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145cc:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 80145d0:	4b14      	ldr	r3, [pc, #80]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 80145d2:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->wakeup)
 80145d4:	4b14      	ldr	r3, [pc, #80]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80145da:	699b      	ldr	r3, [r3, #24]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d005      	beq.n	80145ec <USBD_SignalDeviceEventHandler+0x21c>
      {
        device.events->wakeup();
 80145e0:	4b11      	ldr	r3, [pc, #68]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145e2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80145e6:	699b      	ldr	r3, [r3, #24]
 80145e8:	4798      	blx	r3
      }
      break;
 80145ea:	e017      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 80145ec:	e016      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    case XMC_USBD_EVENT_SUSPEND:
      device.pre_suspend_device_state = USB_DeviceState;
 80145ee:	4b0d      	ldr	r3, [pc, #52]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 80145f0:	781b      	ldrb	r3, [r3, #0]
 80145f2:	b2da      	uxtb	r2, r3
 80145f4:	4b0c      	ldr	r3, [pc, #48]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 80145f6:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
      USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
 80145fa:	4b0a      	ldr	r3, [pc, #40]	; (8014624 <USBD_SignalDeviceEventHandler+0x254>)
 80145fc:	2205      	movs	r2, #5
 80145fe:	701a      	strb	r2, [r3, #0]
      if (NULL != device.events->suspend)
 8014600:	4b09      	ldr	r3, [pc, #36]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 8014602:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014606:	69db      	ldr	r3, [r3, #28]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d005      	beq.n	8014618 <USBD_SignalDeviceEventHandler+0x248>
      {
        device.events->suspend();
 801460c:	4b06      	ldr	r3, [pc, #24]	; (8014628 <USBD_SignalDeviceEventHandler+0x258>)
 801460e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8014612:	69db      	ldr	r3, [r3, #28]
 8014614:	4798      	blx	r3
      }
      break;
 8014616:	e001      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
 8014618:	e000      	b.n	801461c <USBD_SignalDeviceEventHandler+0x24c>
    default:
      break;
 801461a:	bf00      	nop
  }
}
 801461c:	3710      	adds	r7, #16
 801461e:	46bd      	mov	sp, r7
 8014620:	bd80      	pop	{r7, pc}
 8014622:	bf00      	nop
 8014624:	1ffe8ba9 	.word	0x1ffe8ba9
 8014628:	1ffe8db4 	.word	0x1ffe8db4

0801462c <USBD_SignalEndpointEvent_Handler>:
 * If the driver detects an event (See XMC_USBD_EP_EVENT_t) for a specified endpoint it calls this function.
 * Based on the event some further action is taken, e.g. process control request or update transfer information
 * and read data from the driver into the core buffer.
 */
static void USBD_SignalEndpointEvent_Handler(uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event)
{
 801462c:	b580      	push	{r7, lr}
 801462e:	b086      	sub	sp, #24
 8014630:	af00      	add	r7, sp, #0
 8014632:	4603      	mov	r3, r0
 8014634:	460a      	mov	r2, r1
 8014636:	71fb      	strb	r3, [r7, #7]
 8014638:	4613      	mov	r3, r2
 801463a:	71bb      	strb	r3, [r7, #6]
  USBD_Endpoint_t *ep;
  int32_t data_count;
  uint32_t temp_num;
  uint32_t temp_dir;

  ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
 801463c:	79fb      	ldrb	r3, [r7, #7]
 801463e:	f003 030f 	and.w	r3, r3, #15
 8014642:	222c      	movs	r2, #44	; 0x2c
 8014644:	fb02 f303 	mul.w	r3, r2, r3
 8014648:	4a5e      	ldr	r2, [pc, #376]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 801464a:	4413      	add	r3, r2
 801464c:	3304      	adds	r3, #4
 801464e:	617b      	str	r3, [r7, #20]
  /* store CurrentEndpoint and direction for restore after handling */
  temp_num = (uint32_t)device.CurrentEndpoint;
 8014650:	4b5c      	ldr	r3, [pc, #368]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014652:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8014656:	613b      	str	r3, [r7, #16]
  temp_dir = (uint32_t)device.CurrentDirection;
 8014658:	4b5a      	ldr	r3, [pc, #360]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 801465a:	f893 313d 	ldrb.w	r3, [r3, #317]	; 0x13d
 801465e:	60fb      	str	r3, [r7, #12]
  /* select the given endpoint */
  device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8014660:	79fb      	ldrb	r3, [r7, #7]
 8014662:	f003 030f 	and.w	r3, r3, #15
 8014666:	b2da      	uxtb	r2, r3
 8014668:	4b56      	ldr	r3, [pc, #344]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 801466a:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
 801466e:	79fb      	ldrb	r3, [r7, #7]
 8014670:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8014674:	b2da      	uxtb	r2, r3
 8014676:	4b53      	ldr	r3, [pc, #332]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014678:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
  /* choose what to do based on the event */
  switch (ep_event)
 801467c:	79bb      	ldrb	r3, [r7, #6]
 801467e:	2b01      	cmp	r3, #1
 8014680:	d013      	beq.n	80146aa <USBD_SignalEndpointEvent_Handler+0x7e>
 8014682:	2b02      	cmp	r3, #2
 8014684:	d03a      	beq.n	80146fc <USBD_SignalEndpointEvent_Handler+0xd0>
 8014686:	2b00      	cmp	r3, #0
 8014688:	d000      	beq.n	801468c <USBD_SignalEndpointEvent_Handler+0x60>
        default:
          break;
      }
      break;
    default:
      break;
 801468a:	e08e      	b.n	80147aa <USBD_SignalEndpointEvent_Handler+0x17e>
  device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
  /* choose what to do based on the event */
  switch (ep_event)
  {
    case XMC_USBD_EP_EVENT_SETUP:
      ep->OutInUse = 0U;
 801468c:	697a      	ldr	r2, [r7, #20]
 801468e:	8893      	ldrh	r3, [r2, #4]
 8014690:	f36f 03c3 	bfc	r3, #3, #1
 8014694:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 8014696:	4b4b      	ldr	r3, [pc, #300]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014698:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 801469c:	2b00      	cmp	r3, #0
 801469e:	d000      	beq.n	80146a2 <USBD_SignalEndpointEvent_Handler+0x76>
      {
        case 0:
          USBD_HandleEP0_SETUP();
          break;
        default:
          break;
 80146a0:	e002      	b.n	80146a8 <USBD_SignalEndpointEvent_Handler+0x7c>
    case XMC_USBD_EP_EVENT_SETUP:
      ep->OutInUse = 0U;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_SETUP();
 80146a2:	f7ff fe49 	bl	8014338 <USBD_HandleEP0_SETUP>
          break;
 80146a6:	bf00      	nop
        default:
          break;
      }
      break;
 80146a8:	e07f      	b.n	80147aa <USBD_SignalEndpointEvent_Handler+0x17e>
    case XMC_USBD_EP_EVENT_OUT:
      ep->IsOutRecieved = 1U;
 80146aa:	697a      	ldr	r2, [r7, #20]
 80146ac:	8893      	ldrh	r3, [r2, #4]
 80146ae:	f043 0320 	orr.w	r3, r3, #32
 80146b2:	8093      	strh	r3, [r2, #4]
      if (ep->OutBytesAvailable == 0U)
 80146b4:	697b      	ldr	r3, [r7, #20]
 80146b6:	689b      	ldr	r3, [r3, #8]
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d110      	bne.n	80146de <USBD_SignalEndpointEvent_Handler+0xb2>
      {
        ep->OutOffset = 0U; /* clear offset, new data is there */
 80146bc:	697b      	ldr	r3, [r7, #20]
 80146be:	2200      	movs	r2, #0
 80146c0:	60da      	str	r2, [r3, #12]
        ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 80146c2:	4b40      	ldr	r3, [pc, #256]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146c8:	697a      	ldr	r2, [r7, #20]
 80146ca:	7810      	ldrb	r0, [r2, #0]
 80146cc:	697a      	ldr	r2, [r7, #20]
 80146ce:	6911      	ldr	r1, [r2, #16]
 80146d0:	697a      	ldr	r2, [r7, #20]
 80146d2:	6952      	ldr	r2, [r2, #20]
 80146d4:	4798      	blx	r3
 80146d6:	4603      	mov	r3, r0
 80146d8:	461a      	mov	r2, r3
 80146da:	697b      	ldr	r3, [r7, #20]
 80146dc:	609a      	str	r2, [r3, #8]
                                ep->OutBuffer,ep->OutBufferLength);
      }
      ep->OutInUse = (uint8_t)0;
 80146de:	697a      	ldr	r2, [r7, #20]
 80146e0:	8893      	ldrh	r3, [r2, #4]
 80146e2:	f36f 03c3 	bfc	r3, #3, #1
 80146e6:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 80146e8:	4b36      	ldr	r3, [pc, #216]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 80146ea:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d000      	beq.n	80146f4 <USBD_SignalEndpointEvent_Handler+0xc8>
      {
        case 0:
          USBD_HandleEP0_OUT();
          break;
        default:
          break;
 80146f2:	e002      	b.n	80146fa <USBD_SignalEndpointEvent_Handler+0xce>
      }
      ep->OutInUse = (uint8_t)0;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_OUT();
 80146f4:	f7ff fdf6 	bl	80142e4 <USBD_HandleEP0_OUT>
          break;
 80146f8:	bf00      	nop
        default:
          break;
      }
      break;
 80146fa:	e056      	b.n	80147aa <USBD_SignalEndpointEvent_Handler+0x17e>
    case XMC_USBD_EP_EVENT_IN:
      /* loop write transfers */
      if (ep->InDataLeft > 0U)
 80146fc:	697b      	ldr	r3, [r7, #20]
 80146fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014700:	2b00      	cmp	r3, #0
 8014702:	d017      	beq.n	8014734 <USBD_SignalEndpointEvent_Handler+0x108>
      {
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
 8014704:	4b2f      	ldr	r3, [pc, #188]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801470a:	697a      	ldr	r2, [r7, #20]
 801470c:	7810      	ldrb	r0, [r2, #0]
 801470e:	697a      	ldr	r2, [r7, #20]
 8014710:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8014712:	697a      	ldr	r2, [r7, #20]
 8014714:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8014716:	4798      	blx	r3
 8014718:	60b8      	str	r0, [r7, #8]
        ep->InDataLeft -= (uint32_t)data_count;
 801471a:	697b      	ldr	r3, [r7, #20]
 801471c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801471e:	68bb      	ldr	r3, [r7, #8]
 8014720:	1ad2      	subs	r2, r2, r3
 8014722:	697b      	ldr	r3, [r7, #20]
 8014724:	625a      	str	r2, [r3, #36]	; 0x24
        ep->InDataBuffer += (uint32_t)data_count;
 8014726:	697b      	ldr	r3, [r7, #20]
 8014728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	441a      	add	r2, r3
 801472e:	697b      	ldr	r3, [r7, #20]
 8014730:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8014732:	e03a      	b.n	80147aa <USBD_SignalEndpointEvent_Handler+0x17e>
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 8014734:	697b      	ldr	r3, [r7, #20]
 8014736:	781b      	ldrb	r3, [r3, #0]
 8014738:	f003 030f 	and.w	r3, r3, #15
 801473c:	b2db      	uxtb	r3, r3
 801473e:	2b00      	cmp	r3, #0
 8014740:	d121      	bne.n	8014786 <USBD_SignalEndpointEvent_Handler+0x15a>
 8014742:	697b      	ldr	r3, [r7, #20]
 8014744:	699b      	ldr	r3, [r3, #24]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d01d      	beq.n	8014786 <USBD_SignalEndpointEvent_Handler+0x15a>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 801474a:	697b      	ldr	r3, [r7, #20]
 801474c:	699b      	ldr	r3, [r3, #24]
 801474e:	4a1e      	ldr	r2, [pc, #120]	; (80147c8 <USBD_SignalEndpointEvent_Handler+0x19c>)
 8014750:	88d2      	ldrh	r2, [r2, #6]
 8014752:	b292      	uxth	r2, r2
        data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataLeft);
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 8014754:	4293      	cmp	r3, r2
 8014756:	d016      	beq.n	8014786 <USBD_SignalEndpointEvent_Handler+0x15a>
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 8014758:	697b      	ldr	r3, [r7, #20]
 801475a:	699b      	ldr	r3, [r3, #24]
 801475c:	697a      	ldr	r2, [r7, #20]
 801475e:	8892      	ldrh	r2, [r2, #4]
 8014760:	f3c2 1286 	ubfx	r2, r2, #6, #7
 8014764:	b2d2      	uxtb	r2, r2
 8014766:	fbb3 f1f2 	udiv	r1, r3, r2
 801476a:	fb02 f201 	mul.w	r2, r2, r1
 801476e:	1a9b      	subs	r3, r3, r2
        ep->InDataLeft -= (uint32_t)data_count;
        ep->InDataBuffer += (uint32_t)data_count;
        break;
      }
      else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
              (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 8014770:	2b00      	cmp	r3, #0
 8014772:	d108      	bne.n	8014786 <USBD_SignalEndpointEvent_Handler+0x15a>
              ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
      {
        /* if the amount of data for endpoint 0 is exact the requested
         * amount, then no zlp has to be send */
        device.Driver->EndpointWrite((uint8_t)ep->Address,0,0U);
 8014774:	4b13      	ldr	r3, [pc, #76]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801477a:	697a      	ldr	r2, [r7, #20]
 801477c:	7812      	ldrb	r2, [r2, #0]
 801477e:	4610      	mov	r0, r2
 8014780:	2100      	movs	r1, #0
 8014782:	2200      	movs	r2, #0
 8014784:	4798      	blx	r3
      }
      else
      {
      }
      ep->InBytesAvailable = 0U;
 8014786:	697b      	ldr	r3, [r7, #20]
 8014788:	2200      	movs	r2, #0
 801478a:	619a      	str	r2, [r3, #24]
      ep->InInUse = (uint8_t)0;
 801478c:	697a      	ldr	r2, [r7, #20]
 801478e:	8893      	ldrh	r3, [r2, #4]
 8014790:	f36f 1304 	bfc	r3, #4, #1
 8014794:	8093      	strh	r3, [r2, #4]
      switch (device.CurrentEndpoint)
 8014796:	4b0b      	ldr	r3, [pc, #44]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 8014798:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 801479c:	2b00      	cmp	r3, #0
 801479e:	d000      	beq.n	80147a2 <USBD_SignalEndpointEvent_Handler+0x176>
      {
        case 0:
          USBD_HandleEP0_IN();
          break;
        default:
          break;
 80147a0:	e002      	b.n	80147a8 <USBD_SignalEndpointEvent_Handler+0x17c>
      ep->InBytesAvailable = 0U;
      ep->InInUse = (uint8_t)0;
      switch (device.CurrentEndpoint)
      {
        case 0:
          USBD_HandleEP0_IN();
 80147a2:	f7ff fd79 	bl	8014298 <USBD_HandleEP0_IN>
          break;
 80147a6:	bf00      	nop
        default:
          break;
      }
      break;
 80147a8:	bf00      	nop
    default:
      break;
  }
  device.CurrentEndpoint = (uint8_t)temp_num;
 80147aa:	693b      	ldr	r3, [r7, #16]
 80147ac:	b2da      	uxtb	r2, r3
 80147ae:	4b05      	ldr	r3, [pc, #20]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 80147b0:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
  device.CurrentDirection = (uint8_t)temp_dir;
 80147b4:	68fb      	ldr	r3, [r7, #12]
 80147b6:	b2da      	uxtb	r2, r3
 80147b8:	4b02      	ldr	r3, [pc, #8]	; (80147c4 <USBD_SignalEndpointEvent_Handler+0x198>)
 80147ba:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
}
 80147be:	3718      	adds	r7, #24
 80147c0:	46bd      	mov	sp, r7
 80147c2:	bd80      	pop	{r7, pc}
 80147c4:	1ffe8db4 	.word	0x1ffe8db4
 80147c8:	1ffe8bac 	.word	0x1ffe8bac

080147cc <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b082      	sub	sp, #8
 80147d0:	af00      	add	r7, sp, #0
 80147d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	6819      	ldr	r1, [r3, #0]
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	7c1a      	ldrb	r2, [r3, #16]
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	3304      	adds	r3, #4
 80147e0:	4608      	mov	r0, r1
 80147e2:	4611      	mov	r1, r2
 80147e4:	461a      	mov	r2, r3
 80147e6:	f7fb fdd3 	bl	8010390 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	6819      	ldr	r1, [r3, #0]
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	7c1a      	ldrb	r2, [r3, #16]
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	7c5b      	ldrb	r3, [r3, #17]
 80147f6:	4608      	mov	r0, r1
 80147f8:	4611      	mov	r1, r2
 80147fa:	461a      	mov	r2, r3
 80147fc:	f7fc fb50 	bl	8010ea0 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8014800:	2300      	movs	r3, #0
}
 8014802:	4618      	mov	r0, r3
 8014804:	3708      	adds	r7, #8
 8014806:	46bd      	mov	sp, r7
 8014808:	bd80      	pop	{r7, pc}
 801480a:	bf00      	nop

0801480c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801480c:	b480      	push	{r7}
 801480e:	b085      	sub	sp, #20
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	f003 0307 	and.w	r3, r3, #7
 801481a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801481c:	4b0c      	ldr	r3, [pc, #48]	; (8014850 <__NVIC_SetPriorityGrouping+0x44>)
 801481e:	68db      	ldr	r3, [r3, #12]
 8014820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8014822:	68ba      	ldr	r2, [r7, #8]
 8014824:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8014828:	4013      	ands	r3, r2
 801482a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801482c:	68fb      	ldr	r3, [r7, #12]
 801482e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8014830:	68bb      	ldr	r3, [r7, #8]
 8014832:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8014834:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8014838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801483c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 801483e:	4a04      	ldr	r2, [pc, #16]	; (8014850 <__NVIC_SetPriorityGrouping+0x44>)
 8014840:	68bb      	ldr	r3, [r7, #8]
 8014842:	60d3      	str	r3, [r2, #12]
}
 8014844:	3714      	adds	r7, #20
 8014846:	46bd      	mov	sp, r7
 8014848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801484c:	4770      	bx	lr
 801484e:	bf00      	nop
 8014850:	e000ed00 	.word	0xe000ed00

08014854 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8014854:	b580      	push	{r7, lr}
 8014856:	b082      	sub	sp, #8
 8014858:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 801485a:	2001      	movs	r0, #1
 801485c:	f7ff ffd6 	bl	801480c <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8014860:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8014862:	4b21      	ldr	r3, [pc, #132]	; (80148e8 <SystemCoreSetup+0x94>)
 8014864:	4a21      	ldr	r2, [pc, #132]	; (80148ec <SystemCoreSetup+0x98>)
 8014866:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8014868:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801486c:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 801486e:	4a1e      	ldr	r2, [pc, #120]	; (80148e8 <SystemCoreSetup+0x94>)
 8014870:	4b1d      	ldr	r3, [pc, #116]	; (80148e8 <SystemCoreSetup+0x94>)
 8014872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014876:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801487a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 801487e:	4b1c      	ldr	r3, [pc, #112]	; (80148f0 <SystemCoreSetup+0x9c>)
 8014880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014884:	3314      	adds	r3, #20
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	f023 030f 	bic.w	r3, r3, #15
 8014890:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	f043 0304 	orr.w	r3, r3, #4
 8014898:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 801489a:	4b15      	ldr	r3, [pc, #84]	; (80148f0 <SystemCoreSetup+0x9c>)
 801489c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80148a0:	3314      	adds	r3, #20
 80148a2:	687a      	ldr	r2, [r7, #4]
 80148a4:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 80148a6:	4a10      	ldr	r2, [pc, #64]	; (80148e8 <SystemCoreSetup+0x94>)
 80148a8:	4b0f      	ldr	r3, [pc, #60]	; (80148e8 <SystemCoreSetup+0x94>)
 80148aa:	695b      	ldr	r3, [r3, #20]
 80148ac:	f023 0310 	bic.w	r3, r3, #16
 80148b0:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80148b2:	4a0d      	ldr	r2, [pc, #52]	; (80148e8 <SystemCoreSetup+0x94>)
 80148b4:	4b0c      	ldr	r3, [pc, #48]	; (80148e8 <SystemCoreSetup+0x94>)
 80148b6:	695b      	ldr	r3, [r3, #20]
 80148b8:	f023 0308 	bic.w	r3, r3, #8
 80148bc:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80148be:	4a0a      	ldr	r2, [pc, #40]	; (80148e8 <SystemCoreSetup+0x94>)
 80148c0:	4b09      	ldr	r3, [pc, #36]	; (80148e8 <SystemCoreSetup+0x94>)
 80148c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80148c8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80148ca:	4a07      	ldr	r2, [pc, #28]	; (80148e8 <SystemCoreSetup+0x94>)
 80148cc:	4b06      	ldr	r3, [pc, #24]	; (80148e8 <SystemCoreSetup+0x94>)
 80148ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80148d4:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80148d6:	4a04      	ldr	r2, [pc, #16]	; (80148e8 <SystemCoreSetup+0x94>)
 80148d8:	4b03      	ldr	r3, [pc, #12]	; (80148e8 <SystemCoreSetup+0x94>)
 80148da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80148e0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80148e2:	3708      	adds	r7, #8
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}
 80148e8:	e000ed00 	.word	0xe000ed00
 80148ec:	08010000 	.word	0x08010000
 80148f0:	58001000 	.word	0x58001000

080148f4 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 80148f4:	b480      	push	{r7}
 80148f6:	b085      	sub	sp, #20
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 80148fc:	2300      	movs	r3, #0
 80148fe:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	2201      	movs	r2, #1
 8014904:	701a      	strb	r2, [r3, #0]

  return (status);
 8014906:	7bfb      	ldrb	r3, [r7, #15]
}
 8014908:	4618      	mov	r0, r3
 801490a:	3714      	adds	r7, #20
 801490c:	46bd      	mov	sp, r7
 801490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014912:	4770      	bx	lr

08014914 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8014914:	b480      	push	{r7}
 8014916:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8014918:	4b02      	ldr	r3, [pc, #8]	; (8014924 <OSCHP_GetFrequency+0x10>)
}
 801491a:	4618      	mov	r0, r3
 801491c:	46bd      	mov	sp, r7
 801491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014922:	4770      	bx	lr
 8014924:	00b71b00 	.word	0x00b71b00

08014928 <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 8014928:	b480      	push	{r7}
 801492a:	b083      	sub	sp, #12
 801492c:	af00      	add	r7, sp, #0
 801492e:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 8014930:	4906      	ldr	r1, [pc, #24]	; (801494c <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8014932:	4b06      	ldr	r3, [pc, #24]	; (801494c <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8014934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014936:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	4313      	orrs	r3, r2
 801493e:	638b      	str	r3, [r1, #56]	; 0x38
                       ((uint32_t)source);
}
 8014940:	370c      	adds	r7, #12
 8014942:	46bd      	mov	sp, r7
 8014944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014948:	4770      	bx	lr
 801494a:	bf00      	nop
 801494c:	50004600 	.word	0x50004600

08014950 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8014950:	b5b0      	push	{r4, r5, r7, lr}
 8014952:	b086      	sub	sp, #24
 8014954:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8014956:	4b16      	ldr	r3, [pc, #88]	; (80149b0 <SystemCoreClockSetup+0x60>)
 8014958:	1d3c      	adds	r4, r7, #4
 801495a:	461d      	mov	r5, r3
 801495c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801495e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014960:	682b      	ldr	r3, [r5, #0]
 8014962:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8014964:	1d3b      	adds	r3, r7, #4
 8014966:	4618      	mov	r0, r3
 8014968:	f7fb fe00 	bl	801056c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 801496c:	2000      	movs	r0, #0
 801496e:	f7fb ff0d 	bl	801078c <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 8014972:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8014976:	f7fb fec1 	bl	80106fc <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 801497a:	2006      	movs	r0, #6
 801497c:	f7fb ff92 	bl	80108a4 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8014980:	f7fc f828 	bl	80109d4 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(3U, 100U);
 8014984:	2003      	movs	r0, #3
 8014986:	2164      	movs	r1, #100	; 0x64
 8014988:	f7fc f834 	bl	80109f4 <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 801498c:	2000      	movs	r0, #0
 801498e:	f7ff ffcb 	bl	8014928 <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 8014992:	2002      	movs	r0, #2
 8014994:	f7fb ffc2 	bl	801091c <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8014998:	2000      	movs	r0, #0
 801499a:	f7fb fec3 	bl	8010724 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 801499e:	2001      	movs	r0, #1
 80149a0:	f7fb ffa8 	bl	80108f4 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 80149a4:	2001      	movs	r0, #1
 80149a6:	f7fb ff91 	bl	80108cc <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 80149aa:	3718      	adds	r7, #24
 80149ac:	46bd      	mov	sp, r7
 80149ae:	bdb0      	pop	{r4, r5, r7, pc}
 80149b0:	08014d48 	.word	0x08014d48

080149b4 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 80149b4:	b580      	push	{r7, lr}
 80149b6:	b082      	sub	sp, #8
 80149b8:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 80149ba:	2300      	movs	r3, #0
 80149bc:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 80149be:	480d      	ldr	r0, [pc, #52]	; (80149f4 <DAVE_Init+0x40>)
 80149c0:	f7ff ff98 	bl	80148f4 <CLOCK_XMC4_Init>
 80149c4:	4603      	mov	r3, r0
 80149c6:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 80149c8:	79fb      	ldrb	r3, [r7, #7]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d104      	bne.n	80149d8 <DAVE_Init+0x24>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED); 
 80149ce:	480a      	ldr	r0, [pc, #40]	; (80149f8 <DAVE_Init+0x44>)
 80149d0:	f7ff fefc 	bl	80147cc <DIGITAL_IO_Init>
 80149d4:	4603      	mov	r3, r0
 80149d6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80149d8:	79fb      	ldrb	r3, [r7, #7]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d104      	bne.n	80149e8 <DAVE_Init+0x34>
  {
	 /**  Initialization of USBD_VCOM APP instance USBD_VCOM_0 */
	 init_status = (DAVE_STATUS_t)USBD_VCOM_Init(&USBD_VCOM_0); 
 80149de:	4807      	ldr	r0, [pc, #28]	; (80149fc <DAVE_Init+0x48>)
 80149e0:	f7fe fb0a 	bl	8012ff8 <USBD_VCOM_Init>
 80149e4:	4603      	mov	r3, r0
 80149e6:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 80149e8:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 80149ea:	4618      	mov	r0, r3
 80149ec:	3708      	adds	r7, #8
 80149ee:	46bd      	mov	sp, r7
 80149f0:	bd80      	pop	{r7, pc}
 80149f2:	bf00      	nop
 80149f4:	1ffe88b8 	.word	0x1ffe88b8
 80149f8:	08014d34 	.word	0x08014d34
 80149fc:	1ffe888c 	.word	0x1ffe888c

08014a00 <XMC_GPIO_ToggleOutput>:
 * and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8014a00:	b480      	push	{r7}
 8014a02:	b083      	sub	sp, #12
 8014a04:	af00      	add	r7, sp, #0
 8014a06:	6078      	str	r0, [r7, #4]
 8014a08:	460b      	mov	r3, r1
 8014a0a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
 8014a0c:	78fb      	ldrb	r3, [r7, #3]
 8014a0e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8014a12:	409a      	lsls	r2, r3
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	605a      	str	r2, [r3, #4]
}
 8014a18:	370c      	adds	r7, #12
 8014a1a:	46bd      	mov	sp, r7
 8014a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a20:	4770      	bx	lr
 8014a22:	bf00      	nop

08014a24 <DIGITAL_IO_ToggleOutput>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_ToggleOutput(const DIGITAL_IO_t *const handler)
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b082      	sub	sp, #8
 8014a28:	af00      	add	r7, sp, #0
 8014a2a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_ToggleOutput: handler null pointer", handler != NULL);
  XMC_GPIO_ToggleOutput(handler->gpio_port, handler->gpio_pin);
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	681a      	ldr	r2, [r3, #0]
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	7c1b      	ldrb	r3, [r3, #16]
 8014a34:	4610      	mov	r0, r2
 8014a36:	4619      	mov	r1, r3
 8014a38:	f7ff ffe2 	bl	8014a00 <XMC_GPIO_ToggleOutput>
}
 8014a3c:	3708      	adds	r7, #8
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop

08014a44 <main>:
#include "DAVE.h"

#define APP_VERSION "v2.3.1"

int main(void)
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b082      	sub	sp, #8
 8014a48:	af00      	add	r7, sp, #0
  DAVE_Init();
 8014a4a:	f7ff ffb3 	bl	80149b4 <DAVE_Init>

  /* USB CDC bring-up */
  USBD_VCOM_Connect();
 8014a4e:	f7fe fc2b 	bl	80132a8 <USBD_VCOM_Connect>
  while (!USBD_VCOM_IsEnumDone());
 8014a52:	bf00      	nop
 8014a54:	f7fe fb1c 	bl	8013090 <USBD_VCOM_IsEnumDone>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d0fa      	beq.n	8014a54 <main+0x10>
  while (!cdc_event_flags.line_encoding_event_flag);
 8014a5e:	bf00      	nop
 8014a60:	4b17      	ldr	r3, [pc, #92]	; (8014ac0 <main+0x7c>)
 8014a62:	781b      	ldrb	r3, [r3, #0]
 8014a64:	b2db      	uxtb	r3, r3
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d0fa      	beq.n	8014a60 <main+0x1c>
  for (volatile uint32_t i = 0; i < 50000000; i++);
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	607b      	str	r3, [r7, #4]
 8014a6e:	e002      	b.n	8014a76 <main+0x32>
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	3301      	adds	r3, #1
 8014a74:	607b      	str	r3, [r7, #4]
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	4a12      	ldr	r2, [pc, #72]	; (8014ac4 <main+0x80>)
 8014a7a:	4293      	cmp	r3, r2
 8014a7c:	d9f8      	bls.n	8014a70 <main+0x2c>
  USBD_VCOM_SendString((int8_t *)"\r\n[APP ] Firmware " APP_VERSION "\r\n");
 8014a7e:	4812      	ldr	r0, [pc, #72]	; (8014ac8 <main+0x84>)
 8014a80:	f7fe fb1a 	bl	80130b8 <USBD_VCOM_SendString>
  USBD_VCOM_SendString((int8_t *)"[APP ] Build: " __DATE__ " " __TIME__ "\r\n");
 8014a84:	4811      	ldr	r0, [pc, #68]	; (8014acc <main+0x88>)
 8014a86:	f7fe fb17 	bl	80130b8 <USBD_VCOM_SendString>
  USBD_VCOM_SendString((int8_t *)"[APP ] USB VCOM initialized\r\n");
 8014a8a:	4811      	ldr	r0, [pc, #68]	; (8014ad0 <main+0x8c>)
 8014a8c:	f7fe fb14 	bl	80130b8 <USBD_VCOM_SendString>
  USBD_VCOM_SendString((int8_t *)"[APP ] Application running\r\n");
 8014a90:	4810      	ldr	r0, [pc, #64]	; (8014ad4 <main+0x90>)
 8014a92:	f7fe fb11 	bl	80130b8 <USBD_VCOM_SendString>

  while (1)
  {
	 USBD_VCOM_SendString((int8_t *)"[APP ] Application running\r\n");
 8014a96:	480f      	ldr	r0, [pc, #60]	; (8014ad4 <main+0x90>)
 8014a98:	f7fe fb0e 	bl	80130b8 <USBD_VCOM_SendString>
    CDC_Device_USBTask(&USBD_VCOM_cdc_interface);
 8014a9c:	480e      	ldr	r0, [pc, #56]	; (8014ad8 <main+0x94>)
 8014a9e:	f7fe fa37 	bl	8012f10 <CDC_Device_USBTask>
    DIGITAL_IO_ToggleOutput(&LED);
 8014aa2:	480e      	ldr	r0, [pc, #56]	; (8014adc <main+0x98>)
 8014aa4:	f7ff ffbe 	bl	8014a24 <DIGITAL_IO_ToggleOutput>

    for (volatile uint32_t i = 0; i < 500000; i++);
 8014aa8:	2300      	movs	r3, #0
 8014aaa:	603b      	str	r3, [r7, #0]
 8014aac:	e002      	b.n	8014ab4 <main+0x70>
 8014aae:	683b      	ldr	r3, [r7, #0]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	603b      	str	r3, [r7, #0]
 8014ab4:	683b      	ldr	r3, [r7, #0]
 8014ab6:	4a0a      	ldr	r2, [pc, #40]	; (8014ae0 <main+0x9c>)
 8014ab8:	4293      	cmp	r3, r2
 8014aba:	d9f8      	bls.n	8014aae <main+0x6a>
  }
 8014abc:	e7eb      	b.n	8014a96 <main+0x52>
 8014abe:	bf00      	nop
 8014ac0:	1ffe8b04 	.word	0x1ffe8b04
 8014ac4:	02faf07f 	.word	0x02faf07f
 8014ac8:	08014d5c 	.word	0x08014d5c
 8014acc:	08014d78 	.word	0x08014d78
 8014ad0:	08014da0 	.word	0x08014da0
 8014ad4:	08014dc0 	.word	0x08014dc0
 8014ad8:	1ffe8b88 	.word	0x1ffe8b88
 8014adc:	08014d34 	.word	0x08014d34
 8014ae0:	0007a11f 	.word	0x0007a11f

08014ae4 <__libc_init_array>:
 8014ae4:	b570      	push	{r4, r5, r6, lr}
 8014ae6:	4b0e      	ldr	r3, [pc, #56]	; (8014b20 <__libc_init_array+0x3c>)
 8014ae8:	4c0e      	ldr	r4, [pc, #56]	; (8014b24 <__libc_init_array+0x40>)
 8014aea:	1ae4      	subs	r4, r4, r3
 8014aec:	10a4      	asrs	r4, r4, #2
 8014aee:	2500      	movs	r5, #0
 8014af0:	461e      	mov	r6, r3
 8014af2:	42a5      	cmp	r5, r4
 8014af4:	d004      	beq.n	8014b00 <__libc_init_array+0x1c>
 8014af6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014afa:	4798      	blx	r3
 8014afc:	3501      	adds	r5, #1
 8014afe:	e7f8      	b.n	8014af2 <__libc_init_array+0xe>
 8014b00:	f7fd fff2 	bl	8012ae8 <_init>
 8014b04:	4c08      	ldr	r4, [pc, #32]	; (8014b28 <__libc_init_array+0x44>)
 8014b06:	4b09      	ldr	r3, [pc, #36]	; (8014b2c <__libc_init_array+0x48>)
 8014b08:	1ae4      	subs	r4, r4, r3
 8014b0a:	10a4      	asrs	r4, r4, #2
 8014b0c:	2500      	movs	r5, #0
 8014b0e:	461e      	mov	r6, r3
 8014b10:	42a5      	cmp	r5, r4
 8014b12:	d004      	beq.n	8014b1e <__libc_init_array+0x3a>
 8014b14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014b18:	4798      	blx	r3
 8014b1a:	3501      	adds	r5, #1
 8014b1c:	e7f8      	b.n	8014b10 <__libc_init_array+0x2c>
 8014b1e:	bd70      	pop	{r4, r5, r6, pc}
 8014b20:	1ffe8850 	.word	0x1ffe8850
 8014b24:	1ffe8850 	.word	0x1ffe8850
 8014b28:	1ffe8850 	.word	0x1ffe8850
 8014b2c:	1ffe8850 	.word	0x1ffe8850

08014b30 <memcpy>:
 8014b30:	b510      	push	{r4, lr}
 8014b32:	1e43      	subs	r3, r0, #1
 8014b34:	440a      	add	r2, r1
 8014b36:	4291      	cmp	r1, r2
 8014b38:	d004      	beq.n	8014b44 <memcpy+0x14>
 8014b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014b42:	e7f8      	b.n	8014b36 <memcpy+0x6>
 8014b44:	bd10      	pop	{r4, pc}

08014b46 <memset>:
 8014b46:	4402      	add	r2, r0
 8014b48:	4603      	mov	r3, r0
 8014b4a:	4293      	cmp	r3, r2
 8014b4c:	d002      	beq.n	8014b54 <memset+0xe>
 8014b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8014b52:	e7fa      	b.n	8014b4a <memset+0x4>
 8014b54:	4770      	bx	lr

08014b56 <strlen>:
 8014b56:	4603      	mov	r3, r0
 8014b58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b5c:	2a00      	cmp	r2, #0
 8014b5e:	d1fb      	bne.n	8014b58 <strlen+0x2>
 8014b60:	1a18      	subs	r0, r3, r0
 8014b62:	3801      	subs	r0, #1
 8014b64:	4770      	bx	lr
	...

08014b68 <Driver_USBD0>:
 8014b68:	1ea9 0801 1f11 0801 214d 0801 2189 0801     ........M!...!..
 8014b78:	21bd 0801 21f1 0801 2401 0801 2621 0801     .!...!...$..!&..
 8014b88:	2915 0801 244d 0801 2255 0801 22e1 0801     .)..M$..U"..."..
 8014b98:	2359 0801 2599 0801 2a85 0801 2ab1 0801     Y#...%...*...*..

08014ba8 <device_descriptor>:
 8014ba8:	0112 0110 0002 4000 058b 0058 0001 0201     .......@..X.....
 8014bb8:	0100 0000                                   ....

08014bbc <configuration_descriptor>:
 8014bbc:	0209 003e 0102 8000 0932 0004 0100 0202     ..>.....2.......
 8014bcc:	0001 2405 1000 0401 0224 0506 0624 0100     ...$....$...$...
 8014bdc:	0507 0381 0008 09ff 0104 0200 000a 0000     ................
 8014bec:	0507 0203 0040 0701 8205 4002 0100 0000     ....@......@....

08014bfc <language_string>:
 8014bfc:	0304 0409 0000 0000 0000 0000 0000 0000     ................
	...

08014c64 <manufacturer_string>:
 8014c64:	0312 0049 006e 0066 0069 006e 0065 006f     ..I.n.f.i.n.e.o.
 8014c74:	006e 0000 0000 0000 0000 0000 0000 0000     n...............
	...

08014ccc <product_string>:
 8014ccc:	0310 0049 0046 0058 0020 0043 0044 0043     ..I.F.X. .C.D.C.
	...

08014d34 <LED>:
 8014d34:	8400 4802 0080 0000 0000 0001 0000 0000     ...H............
 8014d44:	0000 0000 0230 0101 0000 0001 0000 0000     ....0...........
 8014d54:	0000 0001 0102 0101 0a0d 415b 5050 5d20     ..........[APP ]
 8014d64:	4620 7269 776d 7261 2065 3276 332e 312e      Firmware v2.3.1
 8014d74:	0a0d 0000 415b 5050 5d20 4220 6975 646c     ....[APP ] Build
 8014d84:	203a 614a 206e 3620 3220 3230 2036 3531     : Jan  6 2026 15
 8014d94:	333a 3a31 3133 0a0d 0000 0000 415b 5050     :31:31......[APP
 8014da4:	5d20 5520 4253 5620 4f43 204d 6e69 7469      ] USB VCOM init
 8014db4:	6169 696c 657a 0d64 000a 0000 415b 5050     ialized.....[APP
 8014dc4:	5d20 4120 7070 696c 6163 6974 6e6f 7220      ] Application r
 8014dd4:	6e75 696e 676e 0a0d 0000 0000               unning......
