// Seed: 1783156523
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    output wand id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    output supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    output wor id_12,
    input supply0 id_13,
    input tri id_14,
    input wire id_15,
    output wand id_16,
    input supply0 id_17,
    output wor id_18,
    output uwire id_19,
    input logic id_20,
    input uwire id_21,
    input wire id_22,
    output uwire id_23,
    output tri0 id_24,
    output tri0 id_25,
    input supply0 id_26,
    input supply0 id_27,
    output supply0 id_28,
    input wor id_29,
    input tri id_30,
    output supply1 id_31,
    output logic id_32,
    output tri0 id_33,
    input uwire id_34,
    output wor id_35,
    input wor id_36,
    input supply1 id_37,
    input tri1 id_38,
    input tri0 id_39,
    output supply1 id_40,
    input supply0 id_41,
    input tri0 id_42,
    input supply0 id_43,
    input wand id_44,
    output tri0 id_45,
    input tri1 id_46,
    output logic id_47,
    input wire id_48,
    output supply1 id_49,
    input supply1 id_50,
    inout wor id_51,
    input tri id_52,
    input uwire id_53
);
  always if (1) id_32 <= 1;
  assign id_51 = id_9;
  module_0 modCall_1 (
      id_34,
      id_18,
      id_45,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_45 = 1'd0;
  always @(posedge 1'b0) id_47 <= id_20;
endmodule
