Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 03 16:52:08 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   data_ctrl_BRAM_PORT_BRAM_Addr<30>
   data_ctrl_BRAM_PORT_BRAM_Addr<31>


