#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May  7 16:23:25 2023
# Process ID: 5920
# Current directory: D:/code/main/singlecycle/SCCPUJAL_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7260 D:\code\main\singlecycle\SCCPUJAL_SOC\SCCPUJAL_SOC.xpr
# Log file: D:/code/main/singlecycle/SCCPUJAL_SOC/vivado.log
# Journal file: D:/code/main/singlecycle/SCCPUJAL_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 732.434 ; gain = 69.047
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun May  7 16:24:17 2023] Launched synth_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun May  7 16:26:55 2023] Launched impl_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SCCPUSOC_Top' is not ideal for floorplanning, since the cellview 'RF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/code/main/singlecycle/SCCPUJAL_SOC/.Xil/Vivado-5920-DESKTOP-U6JQ6MK/dcp3/SCCPUSOC_Top.xdc]
Finished Parsing XDC File [D:/code/main/singlecycle/SCCPUJAL_SOC/.Xil/Vivado-5920-DESKTOP-U6JQ6MK/dcp3/SCCPUSOC_Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1092.012 ; gain = 3.699
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1092.012 ; gain = 3.699
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1178.223 ; gain = 422.836
write_schematic -format pdf -orientation portrait C:/Users/congr/Desktop/schematic.pdf
C:/Users/congr/Desktop/schematic.pdf
write_schematic -format pdf -orientation portrait C:/Users/congr/Desktop/sscpu.pdf
C:/Users/congr/Desktop/sscpu.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  7 23:59:34 2023...
