#! /home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-492-g61943c844)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555674cf80 .scope module, "ramdma_TB" "ramdma_TB" 2 3;
 .timescale -12 -12;
v0x5555567a8330_0 .var "clock", 0 0;
v0x5555567a83f0_0 .var "cpu_Cin_sig", 7 0;
v0x5555567a8490_0 .var "cpu_start_sig", 0 0;
v0x5555567a8530_0 .net "done", 0 0, L_0x55555677a530;  1 drivers
v0x5555567a85d0_0 .var "reset", 0 0;
v0x5555567a8670_0 .net "result", 31 0, L_0x5555567b9370;  1 drivers
v0x5555567a8710_0 .var "valueA", 31 0;
v0x5555567a87b0_0 .var "valueB", 31 0;
E_0x55555678ecf0 .event negedge, v0x5555567a78b0_0;
S_0x55555674d110 .scope module, "DUT" "ramDmaCi" 2 21, 3 2 0, S_0x55555674cf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x55555674d2a0 .param/l "customId" 0 3 2, C4<00001110>;
L_0x55555677a530 .functor AND 1, L_0x5555567a8a20, L_0x5555567b8ef0, C4<1>, C4<1>;
L_0x702d40c6d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x55555677a680_0 .net/2u *"_ivl_0", 7 0, L_0x702d40c6d018;  1 drivers
v0x55555677ad40_0 .net *"_ivl_11", 21 0, L_0x5555567a8ca0;  1 drivers
L_0x702d40c6d0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555677b890_0 .net/2u *"_ivl_12", 21 0, L_0x702d40c6d0a8;  1 drivers
v0x5555567a70e0_0 .net *"_ivl_17", 0 0, L_0x5555567b8ef0;  1 drivers
v0x5555567a71a0_0 .net *"_ivl_2", 0 0, L_0x5555567a88b0;  1 drivers
v0x5555567a72b0_0 .net *"_ivl_20", 31 0, L_0x5555567b90c0;  1 drivers
v0x5555567a7390_0 .net *"_ivl_22", 10 0, L_0x5555567b9160;  1 drivers
L_0x702d40c6d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555567a7470_0 .net *"_ivl_25", 1 0, L_0x702d40c6d0f0;  1 drivers
L_0x702d40c6d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555567a7550_0 .net/2u *"_ivl_26", 31 0, L_0x702d40c6d138;  1 drivers
L_0x702d40c6d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555567a7630_0 .net/2u *"_ivl_4", 0 0, L_0x702d40c6d060;  1 drivers
v0x5555567a7710_0 .var "busy", 0 0;
v0x5555567a77d0_0 .net "ciN", 7 0, v0x5555567a83f0_0;  1 drivers
v0x5555567a78b0_0 .net "clock", 0 0, v0x5555567a8330_0;  1 drivers
v0x5555567a7970_0 .net "done", 0 0, L_0x55555677a530;  alias, 1 drivers
v0x5555567a7a30 .array "memory", 0 511, 31 0;
v0x5555567a7af0_0 .var "ptrA", 8 0;
v0x5555567a7bd0_0 .net "reset", 0 0, v0x5555567a85d0_0;  1 drivers
v0x5555567a7c90_0 .net "result", 31 0, L_0x5555567b9370;  alias, 1 drivers
v0x5555567a7d70_0 .net "s_isMyCi", 0 0, L_0x5555567a8a20;  1 drivers
v0x5555567a7e30_0 .net "start", 0 0, v0x5555567a8490_0;  1 drivers
v0x5555567a7ef0_0 .net "validA", 0 0, L_0x5555567b8d80;  1 drivers
v0x5555567a7fb0_0 .net "valueA", 31 0, v0x5555567a8710_0;  1 drivers
v0x5555567a8090_0 .net "valueB", 31 0, v0x5555567a87b0_0;  1 drivers
v0x5555567a8170_0 .net "writea_en", 0 0, L_0x5555567a8bb0;  1 drivers
E_0x55555678c290 .event posedge, v0x5555567a78b0_0;
L_0x5555567a88b0 .cmp/eq 8, v0x5555567a83f0_0, L_0x702d40c6d018;
L_0x5555567a8a20 .functor MUXZ 1, L_0x702d40c6d060, v0x5555567a8490_0, L_0x5555567a88b0, C4<>;
L_0x5555567a8bb0 .part v0x5555567a8710_0, 9, 1;
L_0x5555567a8ca0 .part v0x5555567a8710_0, 10, 22;
L_0x5555567b8d80 .cmp/eq 22, L_0x5555567a8ca0, L_0x702d40c6d0a8;
L_0x5555567b8ef0 .reduce/nor v0x5555567a7710_0;
L_0x5555567b90c0 .array/port v0x5555567a7a30, L_0x5555567b9160;
L_0x5555567b9160 .concat [ 9 2 0 0], v0x5555567a7af0_0, L_0x702d40c6d0f0;
L_0x5555567b9370 .functor MUXZ 32, L_0x702d40c6d138, L_0x5555567b90c0, L_0x5555567a8a20, C4<>;
    .scope S_0x55555674d110;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567a7710_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55555674d110;
T_1 ;
    %wait E_0x55555678c290;
    %load/vec4 v0x5555567a7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5555567a7fb0_0;
    %load/vec4 v0x5555567a7af0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555567a7a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555567a7710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5555567a7fb0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555567a7af0_0, 0;
T_1.1 ;
    %load/vec4 v0x5555567a8170_0;
    %load/vec4 v0x5555567a7ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567a7710_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555674cf80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567a8330_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555567a8330_0;
    %inv;
    %store/vec4 v0x5555567a8330_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55555674cf80;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "ramDMA_Signals.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55555674d110 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55555674cf80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555567a87b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555567a8710_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567a8490_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555567a83f0_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555678ecf0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 255, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555678ecf0;
    %load/vec4 v0x5555567a8710_0;
    %parti/s 9, 0, 2;
    %addi 1, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555567a8710_0, 4, 9;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555567a8710_0, 0, 32;
    %pushi/vec4 255, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555678ecf0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555567a8710_0, 4, 1;
    %load/vec4 v0x5555567a8710_0;
    %parti/s 9, 0, 2;
    %addi 1, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555567a8710_0, 4, 9;
    %wait E_0x55555678ecf0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555567a8710_0, 4, 1;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramdma_tb.v";
    "ramdmaCi.v";
