NAME,DEPTH,NODE_KIND,MAPPING_PATTERN,metrics_port_kind,element_id,owner,implementation_note,details,priority,user_defined_vplan_field 
chip_name_chip ,0,SECTION,,,,,,,,,
cg_addr,1,PLANNED_COVERAGE,chip_name_regmem_pkg/cg_addr,COVERAGE,,,,,,,
block1,2,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/cg_addr/block1,COVERAGE,,,,,,,
block2,2,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/cg_addr/block2,COVERAGE,,,,,,,
block1_block ,1,SECTION,chip_name_regmem_pkg/block1,,,,,,,,
cg_addr,2,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/cg_addr,COVERAGE,,,,,,,
reg1,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/cg_addr/reg1,COVERAGE,,,,,,,
reggroup1,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/cg_addr/reggroup1,COVERAGE,,,,,,,
reg1_reg ,2,SECTION,chip_name_regmem_pkg/block1_block/reg1,,,,,,,,
uvm_reg_swRW_chip_name_block1_reg1_seq ,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1,TESTCASE,,,,,,,
rd_cg_vals ,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_vals,COVERAGE,,,,,,,
fld ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_vals/fld,COVERAGE,,,,,,,
wr_cg_vals ,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_vals,COVERAGE,,,,,,,
fld ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_vals/fld,COVERAGE,,,,,,,
rd_cg_bits ,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits,,,,,,,,
field_0,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits,COVERAGE,,,,,,,
field_0,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block1_reg1_fld_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reg1/fld,TESTCASE,,,,,,,
reggroup1_section ,2,SECTION,chip_name_regmem_pkg/block1_block/reggroup1,,,,,,,,
reg1_reg ,3,SECTION,chip_name_regmem_pkg/block1_block/reggroup1/reg1,,,,,,,,
uvm_reg_swRW_chip_name_block1_reggroup1_reg1_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1,TESTCASE,,,,,,,
rd_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_vals/fld,COVERAGE,,,,,,,
wr_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_vals/fld,COVERAGE,,,,,,,
rd_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits,,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits,COVERAGE,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block1_reggroup1_reg1_fld_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg1/fld,TESTCASE,,,,,,,
reg2_reg ,3,SECTION,chip_name_regmem_pkg/block1_block/reggroup1/reg2,,,,,,,,
uvm_reg_swRW_chip_name_block1_reggroup1_reg2_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2,TESTCASE,,,,,,,
rd_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_vals,COVERAGE,,,,,,,
fld1 ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_vals/fld1,COVERAGE,,,,,,,
wr_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_vals,COVERAGE,,,,,,,
fld1 ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_vals/fld1,COVERAGE,,,,,,,
rd_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits,,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits,COVERAGE,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block1_reggroup1_reg2_fld1_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block1_block/reggroup1/reg2/fld1,TESTCASE,,,,,,,
block2_block ,1,SECTION,chip_name_regmem_pkg/block2,,,,,,,,
cg_addr,2,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/cg_addr,COVERAGE,,,,,,,
reggroup1,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/cg_addr/reggroup1,COVERAGE,,,,,,,
ref_name,3,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/cg_addr/ref_name,COVERAGE,,,,,,,
reggroup1_section ,2,SECTION,chip_name_regmem_pkg/block2_block/reggroup1,,,,,,,,
reg1_reg ,3,SECTION,chip_name_regmem_pkg/block2_block/reggroup1/reg1,,,,,,,,
uvm_reg_swRW_chip_name_block2_reggroup1_reg1_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1,TESTCASE,,,,,,,
rd_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_vals/fld,COVERAGE,,,,,,,
wr_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_vals/fld,COVERAGE,,,,,,,
rd_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits,,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits,COVERAGE,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block2_reggroup1_reg1_fld_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg1/fld,TESTCASE,,,,,,,
reg2_reg ,3,SECTION,chip_name_regmem_pkg/block2_block/reggroup1/reg2,,,,,,,,
uvm_reg_swRW_chip_name_block2_reggroup1_reg2_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2,TESTCASE,,,,,,,
rd_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_vals,COVERAGE,,,,,,,
fld1 ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_vals/fld1,COVERAGE,,,,,,,
wr_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_vals,COVERAGE,,,,,,,
fld1 ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_vals/fld1,COVERAGE,,,,,,,
rd_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits,,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits,COVERAGE,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block2_reggroup1_reg2_fld1_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/reggroup1/reg2/fld1,TESTCASE,,,,,,,
ref_name_section ,2,SECTION,chip_name_regmem_pkg/block2_block/ref_name,,,,,,,,
reg1_reg ,3,SECTION,chip_name_regmem_pkg/block2_block/ref_name/reg1,,,,,,,,
uvm_reg_swRW_chip_name_block2_ref_name_reg1_seq ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1,TESTCASE,,,,,,,
rd_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_vals/fld,COVERAGE,,,,,,,
wr_cg_vals ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_vals,COVERAGE,,,,,,,
fld ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_vals/fld,COVERAGE,,,,,,,
rd_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits,,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,4,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits,COVERAGE,,,,,,,
field_0,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block2_ref_name_reg1_fld_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reg1/fld,TESTCASE,,,,,,,
ref_name_ref_name_reggroup1_section ,3,SECTION,chip_name_regmem_pkg/block2_block/ref_name/ref_name_ref_name_reggroup1,,,,,,,,
reg1_reg ,4,SECTION,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1,,,,,,,,
uvm_reg_swRW_chip_name_block2_ref_name_reggroup1_reg1_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1,TESTCASE,,,,,,,
rd_cg_vals ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_vals,COVERAGE,,,,,,,
fld ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_vals/fld,COVERAGE,,,,,,,
wr_cg_vals ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_vals,COVERAGE,,,,,,,
fld ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_vals/fld,COVERAGE,,,,,,,
rd_cg_bits ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits,,,,,,,,
field_0,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits,COVERAGE,,,,,,,
field_0,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block2_ref_name_reggroup1_reg1_fld_seq ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg1/fld,TESTCASE,,,,,,,
reg2_reg ,4,SECTION,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2,,,,,,,,
uvm_reg_swRW_chip_name_block2_ref_name_reggroup1_reg2_seq ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2,TESTCASE,,,,,,,
rd_cg_vals ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_vals,COVERAGE,,,,,,,
fld1 ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_vals/fld1,COVERAGE,,,,,,,
wr_cg_vals ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_vals,COVERAGE,,,,,,,
fld1 ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_vals/fld1,COVERAGE,,,,,,,
rd_cg_bits ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits,,,,,,,,
field_0,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_0,COVERAGE,,,,,,,
field_1,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_1,COVERAGE,,,,,,,
field_2,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_2,COVERAGE,,,,,,,
field_3,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_3,COVERAGE,,,,,,,
field_4,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_4,COVERAGE,,,,,,,
field_5,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_5,COVERAGE,,,,,,,
field_6,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_6,COVERAGE,,,,,,,
field_7,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_7,COVERAGE,,,,,,,
field_8,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_8,COVERAGE,,,,,,,
field_9,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_9,COVERAGE,,,,,,,
field_10,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_10,COVERAGE,,,,,,,
field_11,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_11,COVERAGE,,,,,,,
field_12,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_12,COVERAGE,,,,,,,
field_13,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_13,COVERAGE,,,,,,,
field_14,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_14,COVERAGE,,,,,,,
field_15,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_15,COVERAGE,,,,,,,
field_16,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_16,COVERAGE,,,,,,,
field_17,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_17,COVERAGE,,,,,,,
field_18,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_18,COVERAGE,,,,,,,
field_19,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_19,COVERAGE,,,,,,,
field_20,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_20,COVERAGE,,,,,,,
field_21,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_21,COVERAGE,,,,,,,
field_22,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_22,COVERAGE,,,,,,,
field_23,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_23,COVERAGE,,,,,,,
field_24,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_24,COVERAGE,,,,,,,
field_25,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_25,COVERAGE,,,,,,,
field_26,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_26,COVERAGE,,,,,,,
field_27,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_27,COVERAGE,,,,,,,
field_28,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_28,COVERAGE,,,,,,,
field_29,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_29,COVERAGE,,,,,,,
field_30,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_30,COVERAGE,,,,,,,
field_31,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/rd_cg_bits/field_31,COVERAGE,,,,,,,
wr_cg_bits ,5,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits,COVERAGE,,,,,,,
field_0,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_0,COVERAGE,,,,,,,
field_1,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_1,COVERAGE,,,,,,,
field_2,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_2,COVERAGE,,,,,,,
field_3,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_3,COVERAGE,,,,,,,
field_4,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_4,COVERAGE,,,,,,,
field_5,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_5,COVERAGE,,,,,,,
field_6,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_6,COVERAGE,,,,,,,
field_7,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_7,COVERAGE,,,,,,,
field_8,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_8,COVERAGE,,,,,,,
field_9,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_9,COVERAGE,,,,,,,
field_10,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_10,COVERAGE,,,,,,,
field_11,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_11,COVERAGE,,,,,,,
field_12,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_12,COVERAGE,,,,,,,
field_13,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_13,COVERAGE,,,,,,,
field_14,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_14,COVERAGE,,,,,,,
field_15,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_15,COVERAGE,,,,,,,
field_16,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_16,COVERAGE,,,,,,,
field_17,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_17,COVERAGE,,,,,,,
field_18,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_18,COVERAGE,,,,,,,
field_19,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_19,COVERAGE,,,,,,,
field_20,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_20,COVERAGE,,,,,,,
field_21,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_21,COVERAGE,,,,,,,
field_22,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_22,COVERAGE,,,,,,,
field_23,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_23,COVERAGE,,,,,,,
field_24,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_24,COVERAGE,,,,,,,
field_25,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_25,COVERAGE,,,,,,,
field_26,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_26,COVERAGE,,,,,,,
field_27,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_27,COVERAGE,,,,,,,
field_28,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_28,COVERAGE,,,,,,,
field_29,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_29,COVERAGE,,,,,,,
field_30,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_30,COVERAGE,,,,,,,
field_31,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/wr_cg_bits/field_31,COVERAGE,,,,,,,
uvm_field_swRW_chip_name_block2_ref_name_reggroup1_reg2_fld1_seq ,6,PLANNED_COVERAGE,chip_name_regmem_pkg/block2_block/ref_name/reggroup1/reg2/fld1,TESTCASE,,,,,,,
