Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: can_fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : can_fifo.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : can_fifo
Output Format                      : NGC
Target Device                      : xc2s300e-6-pq208

---- Source Options
Top Module Name                    : can_fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : can_fifo.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "can_fifo.v"
Compiling include file "can_defines.v"
Module <can_fifo> compiled
No errors in compilation
Analysis of file <can_fifo.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <can_fifo>.
WARNING:Xst:916 - can_fifo.v line 182: Delay is ignored for synthesis.
WARNING:Xst:916 - can_fifo.v line 184: Delay is ignored for synthesis.
WARNING:Xst:916 - can_fifo.v line 194: Delay is ignored for synthesis.
WARNING:Xst:916 - can_fifo.v line 196: Delay is ignored for synthesis.
WARNING:Xst:916 - can_fifo.v line 206: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <can_fifo> is correct for synthesis.
 
Analyzing module <RAMB4_S8_S8>.
Analyzing module <RAMB4_S4_S4>.
Analyzing module <RAMB4_S1_S1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <can_fifo>.
    Related source file is can_fifo.v.
WARNING:Xst:647 - Input <addr<7:6>> is never used.
WARNING:Xst:647 - Input <fifo_selected> is never used.
    Found 7-bit updown counter for signal <info_cnt>.
    Found 6-bit subtractor for signal <$n0019>.
    Found 7-bit addsub for signal <$n0020>.
    Found 7-bit subtractor for signal <$n0030> created at line 271.
    Found 6-bit adder for signal <$n0032> created at line 231.
    Found 1-bit xor2 for signal <$n0056> created at line 285.
    Found 7-bit register for signal <fifo_cnt>.
    Found 1-bit register for signal <latch_overrun>.
    Found 4-bit up counter for signal <len_cnt>.
    Found 6-bit up counter for signal <rd_info_pointer>.
    Found 6-bit register for signal <rd_pointer>.
    Found 6-bit adder for signal <read_address>.
    Found 6-bit up counter for signal <wr_info_pointer>.
    Found 6-bit up counter for signal <wr_pointer>.
    Found 1-bit register for signal <wr_q>.
    Found 7 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   5 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   5 Adder/Subtracter(s).
	inferred   7 Multiplexer(s).
Unit <can_fifo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
  1-bit register                   : 2
  6-bit register                   : 1
  7-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 1
  6-bit up counter                 : 3
  7-bit updown counter             : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Adders/Subtractors               : 5
  6-bit adder                      : 2
  6-bit subtractor                 : 1
  7-bit addsub                     : 1
  7-bit subtractor                 : 1
# Xors                             : 1
  1-bit xor2                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <can_fifo> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block can_fifo, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : can_fifo.ngr
Top Level Output File Name         : can_fifo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 40

Macro Statistics :
# Registers                        : 5
#      1-bit register              : 2
#      6-bit register              : 1
#      7-bit register              : 2
# Counters                         : 4
#      4-bit up counter            : 1
#      6-bit up counter            : 3
# Multiplexers                     : 1
#      2-to-1 multiplexer          : 1
# Adders/Subtractors               : 6
#      6-bit adder                 : 2
#      6-bit subtractor            : 1
#      7-bit addsub                : 2
#      7-bit subtractor            : 1

Cell Usage :
# BELS                             : 228
#      GND                         : 1
#      LUT1                        : 13
#      LUT2                        : 31
#      LUT2_L                      : 15
#      LUT3                        : 13
#      LUT3_D                      : 1
#      LUT3_L                      : 8
#      LUT4                        : 26
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 55
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 44
#      FDC                         : 1
#      FDCE                        : 21
#      FDCPE                       : 22
# RAMS                             : 3
#      RAMB4_S1_S1                 : 1
#      RAMB4_S4_S4                 : 1
#      RAMB4_S8_S8                 : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 19
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300epq208-6 

 Number of Slices:                      64  out of   3072     2%  
 Number of Slice Flip Flops:            44  out of   6144     0%  
 Number of 4 input LUTs:               111  out of   6144     1%  
 Number of bonded IOBs:                 36  out of    146    24%  
 Number of BRAMs:                        3  out of      8    37%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.017ns (Maximum Frequency: 76.823MHz)
   Minimum input arrival time before clock: 10.841ns
   Maximum output required time after clock: 11.718ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               13.017ns (Levels of Logic = 13)
  Source:            fifo_cnt_0 (FF)
  Destination:       fifo_cnt_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fifo_cnt_0 to fifo_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.992   1.520  fifo_cnt_0 (fifo_cnt_0)
     LUT3_L:I0->LO         1   0.468   0.100  Ker3541_SW0 (N3938)
     LUT4:I3->O           12   0.468   2.450  Ker3541 (N3543)
     LUT4_D:I1->O          7   0.468   1.950  _n00341 (_n0034)
     LUT2_L:I1->LO         1   0.468   0.100  Maddsub__n0020_inst_lut3_01_SW0 (N4171)
     LUT4:I3->O            1   0.468   0.000  Maddsub__n0020_inst_lut3_01 (Maddsub__n0020_inst_lut3_0)
     MUXCY:S->O            1   0.515   0.000  Maddsub__n0020_inst_cy_12 (Maddsub__n0020_inst_cy_12)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_13 (Maddsub__n0020_inst_cy_13)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_14 (Maddsub__n0020_inst_cy_14)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_15 (Maddsub__n0020_inst_cy_15)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_16 (Maddsub__n0020_inst_cy_16)
     MUXCY:CI->O           0   0.058   0.000  Maddsub__n0020_inst_cy_17 (Maddsub__n0020_inst_cy_17)
     XORCY:CI->O           1   0.648   0.920  Maddsub__n0020_inst_sum_19 (_n0020<6>)
     LUT2_L:I0->LO         1   0.468   0.000  _n0015<6>1 (_n0015<6>)
     FDCE:D                    0.724          fifo_cnt_6
    ----------------------------------------
    Total                     13.017ns (5.977ns logic, 7.040ns route)
                                       (45.9% logic, 54.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              10.841ns (Levels of Logic = 12)
  Source:            wr (PAD)
  Destination:       fifo_cnt_6 (FF)
  Destination Clock: clk rising

  Data Path: wr to fifo_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.797   3.025  wr_IBUF (wr_IBUF)
     LUT4_D:I2->O          7   0.468   1.950  _n00341 (_n0034)
     LUT2_L:I1->LO         1   0.468   0.100  Maddsub__n0020_inst_lut3_01_SW0 (N4171)
     LUT4:I3->O            1   0.468   0.000  Maddsub__n0020_inst_lut3_01 (Maddsub__n0020_inst_lut3_0)
     MUXCY:S->O            1   0.515   0.000  Maddsub__n0020_inst_cy_12 (Maddsub__n0020_inst_cy_12)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_13 (Maddsub__n0020_inst_cy_13)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_14 (Maddsub__n0020_inst_cy_14)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_15 (Maddsub__n0020_inst_cy_15)
     MUXCY:CI->O           1   0.058   0.000  Maddsub__n0020_inst_cy_16 (Maddsub__n0020_inst_cy_16)
     MUXCY:CI->O           0   0.058   0.000  Maddsub__n0020_inst_cy_17 (Maddsub__n0020_inst_cy_17)
     XORCY:CI->O           1   0.648   0.920  Maddsub__n0020_inst_sum_19 (_n0020<6>)
     LUT2_L:I0->LO         1   0.468   0.000  _n0015<6>1 (_n0015<6>)
     FDCE:D                    0.724          fifo_cnt_6
    ----------------------------------------
    Total                     10.841ns (4.846ns logic, 5.995ns route)
                                       (44.7% logic, 55.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.718ns (Levels of Logic = 4)
  Source:            info_cnt_2 (FF)
  Destination:       info_empty (PAD)
  Source Clock:      clk rising

  Data Path: info_cnt_2 to info_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.992   1.320  info_cnt_2 (info_cnt_2)
     LUT3_L:I0->LO         1   0.468   0.100  Ker3546_SW0 (N3859)
     LUT4:I3->O            9   0.468   2.150  Ker3546 (N3548)
     LUT2:I1->O            2   0.468   1.150  info_empty1 (info_empty_OBUF)
     OBUF:I->O                 4.602          info_empty_OBUF (info_empty)
    ----------------------------------------
    Total                     11.718ns (6.998ns logic, 4.720ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
CPU : 3.90 / 4.32 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 63272 kilobytes


