// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:31:15 MDT 2014
// Date        : Sun Oct 25 15:46:29 2015
// Host        : arthas-ubuntu running 64-bit Ubuntu 14.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/arthas/git/SHD/SHD.srcs/sources_1/ip/pcie3_7x_0/pcie3_7x_0_funcsim.v
// Design      : pcie3_7x_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* X_CORE_INFO = "pcie3_7x_0_pcie_3_0_7vx,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "pcie3_7x_0,pcie3_7x_0_pcie_3_0_7vx,{}" *) (* CORE_GENERATION_INFO = "pcie3_7x_0,pcie3_7x_0_pcie_3_0_7vx,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie3_7x,x_ipVersion=3.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=4,USER_CLK2_FREQ=4,PF0_LINK_CAP_ASPM_SUPPORT=0,C_DATA_WIDTH=128,REF_CLK_FREQ=0,PCIE_LINK_SPEED=3,KEEP_WIDTH=4,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x00,AXISTEN_IF_CC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_CQ_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_STRADDLE=FALSE,AXISTEN_IF_RQ_ALIGNMENT_MODE=FALSE,PF0_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF0_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x300,PF0_ARI_CAP_NEXTPTR=0x000,VF0_ARI_CAP_NEXTPTR=0x000,VF1_ARI_CAP_NEXTPTR=0x000,VF2_ARI_CAP_NEXTPTR=0x000,VF3_ARI_CAP_NEXTPTR=0x000,VF4_ARI_CAP_NEXTPTR=0x000,VF5_ARI_CAP_NEXTPTR=0x000,PF0_BAR0_APERTURE_SIZE=0b00011,PF0_BAR0_CONTROL=0b100,PF0_BAR1_APERTURE_SIZE=0b00000,PF0_BAR1_CONTROL=0b000,PF0_BAR2_APERTURE_SIZE=0b00000,PF0_BAR2_CONTROL=0b000,PF0_BAR3_APERTURE_SIZE=0b00000,PF0_BAR3_CONTROL=0b000,PF0_BAR4_APERTURE_SIZE=0b00000,PF0_BAR4_CONTROL=0b000,PF0_BAR5_APERTURE_SIZE=0b00000,PF0_BAR5_CONTROL=0b000,PF0_CAPABILITY_POINTER=0x80,PF0_CLASS_CODE=0x058000,PF0_VENDOR_ID=0x10EE,PF0_DEVICE_ID=0x7034,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_LTR_SUPPORT=FALSE,PF0_DEV_CAP2_OBFF_SUPPORT=00,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=FALSE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF0_DPA_CAP_NEXTPTR=0x300,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF0_DSN_CAP_NEXTPTR=0x300,PF0_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x0,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,PF0_LTR_CAP_NEXTPTR=0x300,PF0_MSIX_CAP_NEXTPTR=0x00,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0xC0,PF0_PB_CAP_NEXTPTR=0x274,PF0_PM_CAP_NEXTPTR=0x90,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_RBAR_CAP_ENABLE=FALSE,PF0_RBAR_CAP_NEXTPTR=0x300,PF0_RBAR_CAP_SIZE0=0x00000,PF0_RBAR_CAP_SIZE1=0x00000,PF0_RBAR_CAP_SIZE2=0x00000,PF1_RBAR_CAP_SIZE0=0x00000,PF1_RBAR_CAP_SIZE1=0x00000,PF1_RBAR_CAP_SIZE2=0x00000,PF0_REVISION_ID=0x00,PF0_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR0_CONTROL=0b000,PF0_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR1_CONTROL=0b000,PF0_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR2_CONTROL=0b000,PF0_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR3_CONTROL=0b000,PF0_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR4_CONTROL=0b000,PF0_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR5_CONTROL=0b000,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x300,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x0,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x10EE,PF0_SUBSYSTEM_ID=0x0007,PF0_TPHR_CAP_ENABLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x300,VF0_TPHR_CAP_NEXTPTR=0x000,VF1_TPHR_CAP_NEXTPTR=0x000,VF2_TPHR_CAP_NEXTPTR=0x000,VF3_TPHR_CAP_NEXTPTR=0x000,VF4_TPHR_CAP_NEXTPTR=0x000,VF5_TPHR_CAP_NEXTPTR=0x000,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF1_TPHR_CAP_ST_TABLE_LOC=0x0,PF1_TPHR_CAP_ST_TABLE_SIZE=0x000,PF1_TPHR_CAP_VER=0x1,VF0_TPHR_CAP_ST_MODE_SEL=0x0,VF0_TPHR_CAP_ST_TABLE_LOC=0x0,VF0_TPHR_CAP_ST_TABLE_SIZE=0x000,VF0_TPHR_CAP_VER=0x1,VF1_TPHR_CAP_ST_MODE_SEL=0x0,VF1_TPHR_CAP_ST_TABLE_LOC=0x0,VF1_TPHR_CAP_ST_TABLE_SIZE=0x000,VF1_TPHR_CAP_VER=0x1,VF2_TPHR_CAP_ST_MODE_SEL=0x0,VF2_TPHR_CAP_ST_TABLE_LOC=0x0,VF2_TPHR_CAP_ST_TABLE_SIZE=0x000,VF2_TPHR_CAP_VER=0x1,VF3_TPHR_CAP_ST_MODE_SEL=0x0,VF3_TPHR_CAP_ST_TABLE_LOC=0x0,VF3_TPHR_CAP_ST_TABLE_SIZE=0x000,VF3_TPHR_CAP_VER=0x1,VF4_TPHR_CAP_ST_MODE_SEL=0x0,VF4_TPHR_CAP_ST_TABLE_LOC=0x0,VF4_TPHR_CAP_ST_TABLE_SIZE=0x000,VF4_TPHR_CAP_VER=0x1,VF5_TPHR_CAP_ST_MODE_SEL=0x0,VF5_TPHR_CAP_ST_TABLE_LOC=0x0,VF5_TPHR_CAP_ST_TABLE_SIZE=0x000,VF5_TPHR_CAP_VER=0x1,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF0_TPHR_CAP_INT_VEC_MODE=FALSE,VF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF2_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF2_TPHR_CAP_INT_VEC_MODE=FALSE,VF3_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF3_TPHR_CAP_INT_VEC_MODE=FALSE,VF4_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF4_TPHR_CAP_INT_VEC_MODE=FALSE,VF5_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF5_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_VC_CAP_NEXTPTR=0x000,SPARE_WORD1=0x00000000,PF1_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF1_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0b00000,PF1_BAR0_CONTROL=0b000,PF1_BAR1_APERTURE_SIZE=0b00000,PF1_BAR1_CONTROL=0b000,PF1_BAR2_APERTURE_SIZE=0b00000,PF1_BAR2_CONTROL=0b000,PF1_BAR3_APERTURE_SIZE=0b00000,PF1_BAR3_CONTROL=0b000,PF1_BAR4_APERTURE_SIZE=0b00000,PF1_BAR4_CONTROL=0b000,PF1_BAR5_APERTURE_SIZE=0b00000,PF1_BAR5_CONTROL=0b000,PF1_CAPABILITY_POINTER=0x80,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x7011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF1_DPA_CAP_NEXTPTR=0x000,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP_NEXTPTR=0x00,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x00,PF1_PB_CAP_NEXTPTR=0x000,PF1_PM_CAP_NEXTPTR=0x00,PF1_RBAR_CAP_ENABLE=FALSE,PF1_RBAR_CAP_NEXTPTR=0x000,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR0_CONTROL=0b000,PF1_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR1_CONTROL=0b000,PF1_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR2_CONTROL=0b000,PF1_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR3_CONTROL=0b000,PF1_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR4_CONTROL=0b000,PF1_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR5_CONTROL=0b000,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x0,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_ENABLE=FALSE,PF1_TPHR_CAP_NEXTPTR=0x000,PL_UPSTREAM_FACING=TRUE,SRIOV_CAP_ENABLE=FALSE,TL_CREDITS_CD=0x000,TL_CREDITS_CH=0x00000000,TL_CREDITS_NPD=0x028,TL_CREDITS_NPH=0x20,TL_CREDITS_PD=0x198,TL_CREDITS_PH=0x20,TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE=FALSE,TL_LEGACY_MODE_ENABLE=FALSE,TL_PF_ENABLE_REG=FALSE,VF0_CAPABILITY_POINTER=0x80,VF0_MSIX_CAP_PBA_BIR=0,VF0_MSIX_CAP_PBA_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_BIR=0,VF0_MSIX_CAP_TABLE_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_SIZE=0x000,VF0_MSI_CAP_MULTIMSGCAP=0,VF0_PM_CAP_NEXTPTR=00000000,VF1_MSIX_CAP_PBA_BIR=0,VF1_MSIX_CAP_PBA_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_BIR=0,VF1_MSIX_CAP_TABLE_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_SIZE=0x000,VF1_MSI_CAP_MULTIMSGCAP=0,VF1_PM_CAP_NEXTPTR=00000000,VF2_MSIX_CAP_PBA_BIR=0,VF2_MSIX_CAP_PBA_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_BIR=0,VF2_MSIX_CAP_TABLE_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_SIZE=0x000,VF2_MSI_CAP_MULTIMSGCAP=0,VF2_PM_CAP_NEXTPTR=00000000,VF3_MSIX_CAP_PBA_BIR=0,VF3_MSIX_CAP_PBA_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_BIR=0,VF3_MSIX_CAP_TABLE_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_SIZE=0x000,VF3_MSI_CAP_MULTIMSGCAP=0,VF3_PM_CAP_NEXTPTR=00000000,VF4_MSIX_CAP_PBA_BIR=0,VF4_MSIX_CAP_PBA_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_BIR=0,VF4_MSIX_CAP_TABLE_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_SIZE=0x000,VF4_MSI_CAP_MULTIMSGCAP=0,VF4_PM_CAP_NEXTPTR=00000000,VF5_MSIX_CAP_PBA_BIR=0,VF5_MSIX_CAP_PBA_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_BIR=0,VF5_MSIX_CAP_TABLE_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_SIZE=0x000,VF5_MSI_CAP_MULTIMSGCAP=0,VF5_PM_CAP_NEXTPTR=00000000,COMPLETION_SPACE=16KB,gen_x0y0_ucf=0,gen_x0y3_ucf=0,gen_x0y2_ucf=0,gen_x0y1_ucf=1,silicon_revision=Production,xlnx_ref_board=1,pcie_blk_locn=1,SHARED_LOGIC_IN_CORE=FALSE,PIPE_SIM=FALSE,MSI_EN=TRUE,MSIX_EN=FALSE,PCIE_EXT_CLK=FALSE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,CFG_STATUS_IF=TRUE,TX_FC_IF=FALSE,CFG_EXT_IF=FALSE,CFG_FC_IF=TRUE,PER_FUNC_STATUS_IF=FALSE,CFG_MGMT_IF=FALSE,RCV_MSG_IF=FALSE,CFG_TX_MSG_IF=FALSE,CFG_CTL_IF=FALSE,PCIE_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,AXISTEN_IF_ENABLE_CLIENT_TAG=TRUE,PCIE_USE_MODE=2.1,PCIE_FAST_CONFIG=NONE,EXT_STARTUP_PRIMITIVE=FALSE,EXT_PIPE_INTERFACE=FALSE,AXISTEN_IF_ENABLE_MSG_ROUTE=0x00000,AXISTEN_IF_ENABLE_RX_MSG_INTFC=FALSE}" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module pcie3_7x_0
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    sys_clk,
    sys_reset);
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk CLK" *) output user_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset RST" *) output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TLAST" *) input s_axis_rq_tlast;
  input [127:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [3:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TVALID" *) input s_axis_rq_tvalid;
  output [127:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TLAST" *) output m_axis_rc_tlast;
  output [3:0]m_axis_rc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TVALID" *) output m_axis_rc_tvalid;
  input [21:0]m_axis_rc_tready;
  output [127:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TLAST" *) output m_axis_cq_tlast;
  output [3:0]m_axis_cq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TVALID" *) output m_axis_cq_tvalid;
  input [21:0]m_axis_cq_tready;
  input [127:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TLAST" *) input s_axis_cc_tlast;
  input [3:0]s_axis_cc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TVALID" *) input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num_vld" *) output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_vld" *) output pcie_rq_tag_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req" *) input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_down" *) output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_cor_out" *) output cfg_err_cor_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_nonfatal_out" *) output cfg_err_nonfatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_fatal_out" *) output cfg_err_fatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltr_enable" *) output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status pl_status_change" *) output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT" *) output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mask_update" *) output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi sent" *) output cfg_interrupt_msi_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi fail" *) output cfg_interrupt_msi_fail;
  input [2:0]cfg_interrupt_msi_attr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_present" *) input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst RST" *) input sys_reset;

  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire [1:0]cfg_rcb_status;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [127:0]m_axis_cq_tdata;
  wire [3:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [127:0]m_axis_rc_tdata;
  wire [3:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [127:0]s_axis_cc_tdata;
  wire [3:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [127:0]s_axis_rq_tdata;
  wire [3:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire user_app_rdy;
  wire user_clk;
  wire user_lnk_up;
  wire user_reset;
  wire NLW_inst_cfg_ext_read_received_UNCONNECTED;
  wire NLW_inst_cfg_ext_write_received_UNCONNECTED;
  wire NLW_inst_cfg_hot_reset_out_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED;
  wire NLW_inst_cfg_mgmt_read_write_done_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_UNCONNECTED;
  wire NLW_inst_cfg_msg_transmit_done_UNCONNECTED;
  wire NLW_inst_cfg_per_function_update_done_UNCONNECTED;
  wire NLW_inst_cfg_power_state_change_interrupt_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_gen3_out_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_pipe_txoutclk_out_UNCONNECTED;
  wire NLW_inst_qpll_drp_clk_UNCONNECTED;
  wire NLW_inst_qpll_drp_gen3_UNCONNECTED;
  wire NLW_inst_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_inst_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_inst_qpll_drp_start_UNCONNECTED;
  wire NLW_inst_qpll_qplld_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_ext_function_number_UNCONNECTED;
  wire [9:0]NLW_inst_cfg_ext_register_number_UNCONNECTED;
  wire [3:0]NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED;
  wire [31:0]NLW_inst_cfg_ext_write_data_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_flr_in_process_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED;
  wire [31:0]NLW_inst_cfg_mgmt_read_data_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_msg_received_data_UNCONNECTED;
  wire [4:0]NLW_inst_cfg_msg_received_type_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_per_func_status_data_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_vf_flr_in_process_UNCONNECTED;
  wire [16:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [63:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [3:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_inst_icap_o_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [1:0]NLW_inst_pcie_tfc_npd_av_UNCONNECTED;
  wire [1:0]NLW_inst_pcie_tfc_nph_av_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [59:0]NLW_inst_pipe_dmonitorout_UNCONNECTED;
  wire [27:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_eyescandataerror_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_pclk_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [19:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxcommadet_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_rxdisperr_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxdlysresetdone_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_rxnotintable_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxphaligndone_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxpmaresetdone_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_rxstatus_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_rxsyncdone_UNCONNECTED;
  wire [27:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [23:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_txdlysresetdone_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_txphaligndone_UNCONNECTED;
  wire [3:0]NLW_inst_pipe_txphinitdone_UNCONNECTED;
  wire [1:0]NLW_inst_qpll_qpllreset_UNCONNECTED;
  wire [31:0]NLW_inst_user_tph_stt_read_data_UNCONNECTED;

(* ARI_CAP_ENABLE = "FALSE" *) 
   (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
   (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_ENABLE_CLIENT_TAG = "true" *) 
   (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
   (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
   (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) 
   (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) 
   (* AXISTEN_IF_WIDTH = "2'b01" *) 
   (* CFG_CTL_IF = "FALSE" *) 
   (* CFG_EXT_IF = "FALSE" *) 
   (* CFG_FC_IF = "true" *) 
   (* CFG_MGMT_IF = "FALSE" *) 
   (* CFG_STATUS_IF = "true" *) 
   (* CFG_TX_MSG_IF = "FALSE" *) 
   (* COMPLETION_SPACE = "16KB" *) 
   (* CRM_CORE_CLK_FREQ_500 = "true" *) 
   (* CRM_USER_CLK_FREQ = "2'b10" *) 
   (* C_DATA_WIDTH = "128" *) 
   (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
   (* ENABLE_FAST_SIM_TRAINING = "true" *) 
   (* EXT_CH_GT_DRP = "FALSE" *) 
   (* EXT_PIPE_INTERFACE = "FALSE" *) 
   (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
   (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) 
   (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "true" *) 
   (* IMPL_TARGET = "HARD" *) 
   (* INTERFACE_SPEED = "500 MHZ" *) 
   (* KEEP_WIDTH = "4" *) 
   (* LL_ACK_TIMEOUT = "9'b000000000" *) 
   (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
   (* LL_ACK_TIMEOUT_FUNC = "0" *) 
   (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
   (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
   (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
   (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
   (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
   (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
   (* MSIX_EN = "FALSE" *) 
   (* MSI_EN = "true" *) 
   (* NO_DECODE_LOGIC = "FALSE" *) 
   (* PCIE_CHAN_BOND = "0" *) 
   (* PCIE_CHAN_BOND_EN = "FALSE" *) 
   (* PCIE_DRP = "FALSE" *) 
   (* PCIE_EXT_CLK = "FALSE" *) 
   (* PCIE_EXT_GT_COMMON = "FALSE" *) 
   (* PCIE_FAST_CONFIG = "NONE" *) 
   (* PCIE_GT_DEVICE = "GTH" *) 
   (* PCIE_LINK_SPEED = "3" *) 
   (* PCIE_LPM_DFE = "LPM" *) 
   (* PCIE_TXBUF_EN = "FALSE" *) 
   (* PCIE_USE_MODE = "2.1" *) 
   (* PER_FUNC_STATUS_IF = "FALSE" *) 
   (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
   (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
   (* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
   (* PF0_ARI_CAP_VER = "4'b0001" *) 
   (* PF0_BAR0_APERTURE_SIZE = "5'b00011" *) 
   (* PF0_BAR0_CONTROL = "3'b100" *) 
   (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR1_CONTROL = "3'b000" *) 
   (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR2_CONTROL = "3'b000" *) 
   (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR3_CONTROL = "3'b000" *) 
   (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR4_CONTROL = "3'b000" *) 
   (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR5_CONTROL = "3'b000" *) 
   (* PF0_BIST_REGISTER = "8'b00000000" *) 
   (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
   (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) 
   (* PF0_DEVICE_ID = "16'b0111000000110100" *) 
   (* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "true" *) 
   (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
   (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
   (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
   (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) 
   (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
   (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
   (* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
   (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
   (* PF0_DPA_CAP_VER = "4'b0001" *) 
   (* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
   (* PF0_INTERRUPT_LINE = "8'b00000000" *) 
   (* PF0_INTERRUPT_PIN = "3'b000" *) 
   (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
   (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) 
   (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
   (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
   (* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_LTR_CAP_VER = "4'b0001" *) 
   (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF0_MSIX_CAP_PBA_BIR = "0" *) 
   (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
   (* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) 
   (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) 
   (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
   (* PF0_PB_CAP_VER = "4'b0001" *) 
   (* PF0_PM_CAP_ID = "8'b00000001" *) 
   (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
   (* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) 
   (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) 
   (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
   (* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) 
   (* PF0_PM_CAP_VER_ID = "3'b011" *) 
   (* PF0_PM_CSR_NOSOFTRESET = "true" *) 
   (* PF0_RBAR_CAP_ENABLE = "FALSE" *) 
   (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) 
   (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
   (* PF0_RBAR_CAP_INDEX2 = "3'b000" *) 
   (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_VER = "4'b0001" *) 
   (* PF0_RBAR_NUM = "3'b001" *) 
   (* PF0_REVISION_ID = "8'b00000000" *) 
   (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
   (* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
   (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
   (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
   (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
   (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
   (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
   (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
   (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
   (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
   (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* PF0_TPHR_CAP_VER = "4'b0001" *) 
   (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF0_VC_CAP_VER = "4'b0001" *) 
   (* PF0_VENDOR_ID = "16'b0001000011101110" *) 
   (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
   (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
   (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
   (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR0_CONTROL = "3'b000" *) 
   (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR1_CONTROL = "3'b000" *) 
   (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR2_CONTROL = "3'b000" *) 
   (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR3_CONTROL = "3'b000" *) 
   (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR4_CONTROL = "3'b000" *) 
   (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR5_CONTROL = "3'b000" *) 
   (* PF1_BIST_REGISTER = "8'b00000000" *) 
   (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
   (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
   (* PF1_DEVICE_ID = "16'b0111000000010001" *) 
   (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
   (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
   (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
   (* PF1_DPA_CAP_VER = "4'b0001" *) 
   (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
   (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
   (* PF1_INTERRUPT_PIN = "3'b000" *) 
   (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
   (* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
   (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
   (* PF1_PB_CAP_VER = "4'b0001" *) 
   (* PF1_PM_CAP_ID = "8'b00000001" *) 
   (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_PM_CAP_VER_ID = "3'b011" *) 
   (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
   (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
   (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
   (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) 
   (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_VER = "4'b0001" *) 
   (* PF1_RBAR_NUM = "3'b001" *) 
   (* PF1_REVISION_ID = "8'b00000000" *) 
   (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
   (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
   (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
   (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
   (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
   (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
   (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
   (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
   (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
   (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* PF1_TPHR_CAP_VER = "4'b0001" *) 
   (* PIPE_PIPELINE_STAGES = "0" *) 
   (* PIPE_SIM = "FALSE" *) 
   (* PIPE_SIM_MODE = "FALSE" *) 
   (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
   (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
   (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
   (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
   (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
   (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) 
   (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
   (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
   (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) 
   (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
   (* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) 
   (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
   (* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b0100" *) 
   (* PL_N_FTS_COMCLK_GEN1 = "255" *) 
   (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
   (* PL_N_FTS_COMCLK_GEN3 = "255" *) 
   (* PL_N_FTS_GEN1 = "255" *) 
   (* PL_N_FTS_GEN2 = "255" *) 
   (* PL_N_FTS_GEN3 = "255" *) 
   (* PL_UPSTREAM_FACING = "true" *) 
   (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
   (* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) 
   (* PM_ENABLE_SLOT_POWER_CAPTURE = "true" *) 
   (* PM_L1_REENTRY_DELAY = "25000" *) 
   (* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) 
   (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) 
   (* RCV_MSG_IF = "FALSE" *) 
   (* REF_CLK_FREQ = "0" *) 
   (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
   (* SIM_VERSION = "1.0" *) 
   (* SPARE_BIT0 = "0" *) 
   (* SPARE_BIT1 = "0" *) 
   (* SPARE_BIT2 = "0" *) 
   (* SPARE_BIT3 = "0" *) 
   (* SPARE_BIT4 = "0" *) 
   (* SPARE_BIT5 = "0" *) 
   (* SPARE_BIT6 = "0" *) 
   (* SPARE_BIT7 = "0" *) 
   (* SPARE_BIT8 = "0" *) 
   (* SPARE_BYTE0 = "8'b00000000" *) 
   (* SPARE_BYTE1 = "8'b00000000" *) 
   (* SPARE_BYTE2 = "8'b00000000" *) 
   (* SPARE_BYTE3 = "8'b00000000" *) 
   (* SPARE_WORD0 = "0" *) 
   (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
   (* SPARE_WORD2 = "0" *) 
   (* SPARE_WORD3 = "0" *) 
   (* SRIOV_CAP_ENABLE = "FALSE" *) 
   (* TCQ = "100" *) 
   (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
   (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) 
   (* TL_CREDITS_CD = "12'b000000000000" *) 
   (* TL_CREDITS_CH = "8'b00000000" *) 
   (* TL_CREDITS_NPD = "12'b000000101000" *) 
   (* TL_CREDITS_NPH = "8'b00100000" *) 
   (* TL_CREDITS_PD = "12'b000110011000" *) 
   (* TL_CREDITS_PH = "8'b00100000" *) 
   (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "true" *) 
   (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
   (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
   (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
   (* TL_PF_ENABLE_REG = "FALSE" *) 
   (* TL_TAG_MGMT_ENABLE = "true" *) 
   (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
   (* TX_FC_IF = "FALSE" *) 
   (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
   (* TX_MARGIN_FULL_1 = "7'b1001110" *) 
   (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
   (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
   (* TX_MARGIN_FULL_4 = "7'b1000011" *) 
   (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
   (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
   (* TX_MARGIN_LOW_2 = "7'b1000011" *) 
   (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
   (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
   (* USER_CLK2_FREQ = "4" *) 
   (* USER_CLK_FREQ = "5" *) 
   (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
   (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF0_PM_CAP_ID = "8'b00000001" *) 
   (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF0_PM_CAP_VER_ID = "3'b011" *) 
   (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF0_TPHR_CAP_VER = "4'b0001" *) 
   (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF1_PM_CAP_ID = "8'b00000001" *) 
   (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF1_PM_CAP_VER_ID = "3'b011" *) 
   (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF1_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF1_TPHR_CAP_VER = "4'b0001" *) 
   (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF2_PM_CAP_ID = "8'b00000001" *) 
   (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF2_PM_CAP_VER_ID = "3'b011" *) 
   (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF2_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF2_TPHR_CAP_VER = "4'b0001" *) 
   (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF3_PM_CAP_ID = "8'b00000001" *) 
   (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF3_PM_CAP_VER_ID = "3'b011" *) 
   (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF3_TPHR_CAP_VER = "4'b0001" *) 
   (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF4_PM_CAP_ID = "8'b00000001" *) 
   (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF4_PM_CAP_VER_ID = "3'b011" *) 
   (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF4_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF4_TPHR_CAP_VER = "4'b0001" *) 
   (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF5_PM_CAP_ID = "8'b00000001" *) 
   (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF5_PM_CAP_VER_ID = "3'b011" *) 
   (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF5_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF5_TPHR_CAP_VER = "4'b0001" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) 
   (* component_name = "pcie3_7x_v3_0" *) 
   (* gen_x0y0_ucf = "0" *) 
   (* gen_x0y1_ucf = "1" *) 
   (* gen_x0y2_ucf = "0" *) 
   (* gen_x0y3_ucf = "0" *) 
   (* pcie_blk_locn = "1" *) 
   (* silicon_revision = "Production" *) 
   (* xlnx_ref_board = "1" *) 
   pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx inst
       (.cfg_config_space_enable(1'b1),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ds_device_number({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ds_function_number({1'b0,1'b0,1'b0}),
        .cfg_ds_port_number({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_dsn({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_err_cor_in(1'b0),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(1'b0),
        .cfg_ext_function_number(NLW_inst_cfg_ext_function_number_UNCONNECTED[7:0]),
        .cfg_ext_read_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ext_read_data_valid(1'b0),
        .cfg_ext_read_received(NLW_inst_cfg_ext_read_received_UNCONNECTED),
        .cfg_ext_register_number(NLW_inst_cfg_ext_register_number_UNCONNECTED[9:0]),
        .cfg_ext_write_byte_enable(NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED[3:0]),
        .cfg_ext_write_data(NLW_inst_cfg_ext_write_data_UNCONNECTED[31:0]),
        .cfg_ext_write_received(NLW_inst_cfg_ext_write_received_UNCONNECTED),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done({1'b0,1'b0}),
        .cfg_flr_in_process(NLW_inst_cfg_flr_in_process_UNCONNECTED[1:0]),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(1'b0),
        .cfg_hot_reset_out(NLW_inst_cfg_hot_reset_out_UNCONNECTED),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_enable(NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_fail(NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED),
        .cfg_interrupt_msix_int(1'b0),
        .cfg_interrupt_msix_mask(NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_sent(NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED),
        .cfg_interrupt_msix_vf_enable(NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED[5:0]),
        .cfg_interrupt_msix_vf_mask(NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED[5:0]),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(1'b1),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_mgmt_byte_enable({1'b0,1'b0,1'b0,1'b0}),
        .cfg_mgmt_read(1'b0),
        .cfg_mgmt_read_data(NLW_inst_cfg_mgmt_read_data_UNCONNECTED[31:0]),
        .cfg_mgmt_read_write_done(NLW_inst_cfg_mgmt_read_write_done_UNCONNECTED),
        .cfg_mgmt_type1_cfg_reg_access(1'b0),
        .cfg_mgmt_write(1'b0),
        .cfg_mgmt_write_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_msg_received(NLW_inst_cfg_msg_received_UNCONNECTED),
        .cfg_msg_received_data(NLW_inst_cfg_msg_received_data_UNCONNECTED[7:0]),
        .cfg_msg_received_type(NLW_inst_cfg_msg_received_type_UNCONNECTED[4:0]),
        .cfg_msg_transmit(1'b0),
        .cfg_msg_transmit_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_msg_transmit_done(NLW_inst_cfg_msg_transmit_done_UNCONNECTED),
        .cfg_msg_transmit_type({1'b0,1'b0,1'b0}),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control({1'b0,1'b0,1'b0}),
        .cfg_per_func_status_data(NLW_inst_cfg_per_func_status_data_UNCONNECTED[15:0]),
        .cfg_per_function_number({1'b0,1'b0,1'b0}),
        .cfg_per_function_output_request(1'b0),
        .cfg_per_function_update_done(NLW_inst_cfg_per_function_update_done_UNCONNECTED),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(1'b0),
        .cfg_power_state_change_interrupt(NLW_inst_cfg_power_state_change_interrupt_UNCONNECTED),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(1'b0),
        .cfg_subsys_vend_id({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_vf_flr_in_process(NLW_inst_cfg_vf_flr_in_process_UNCONNECTED[5:0]),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[16:0]),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[63:0]),
        .ext_ch_gt_drpen({1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[3:0]),
        .ext_ch_gt_drpwe({1'b0,1'b0,1'b0,1'b0}),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[3:0]),
        .icap_clk(1'b0),
        .icap_csib(1'b1),
        .icap_i({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .icap_o(NLW_inst_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b1),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave({1'b0,1'b0,1'b0,1'b0}),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[3:0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_clk(1'b1),
        .pcie_drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(1'b0),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(1'b0),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(NLW_inst_pcie_tfc_npd_av_UNCONNECTED[1:0]),
        .pcie_tfc_nph_av(NLW_inst_pcie_tfc_nph_av_UNCONNECTED[1:0]),
        .pipe_cpll_lock(NLW_inst_pipe_cpll_lock_UNCONNECTED[3:0]),
        .pipe_dclk_in(1'b0),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[3:0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[3:0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[3:0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[3:0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[3:0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[3:0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[3:0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[3:0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[3:0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[3:0]),
        .pipe_dmonitorout(NLW_inst_pipe_dmonitorout_UNCONNECTED[59:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[27:0]),
        .pipe_eyescandataerror(NLW_inst_pipe_eyescandataerror_UNCONNECTED[3:0]),
        .pipe_gen3_out(NLW_inst_pipe_gen3_out_UNCONNECTED),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(1'b1),
        .pipe_mmcm_rst_n(1'b1),
        .pipe_oobclk_in(1'b0),
        .pipe_pclk_in(1'b0),
        .pipe_pclk_sel_out(NLW_inst_pipe_pclk_sel_out_UNCONNECTED[3:0]),
        .pipe_qpll_lock(NLW_inst_pipe_qpll_lock_UNCONNECTED[0]),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[19:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_inst_pipe_rxbufstatus_UNCONNECTED[11:0]),
        .pipe_rxcommadet(NLW_inst_pipe_rxcommadet_UNCONNECTED[3:0]),
        .pipe_rxdisperr(NLW_inst_pipe_rxdisperr_UNCONNECTED[31:0]),
        .pipe_rxdlysresetdone(NLW_inst_pipe_rxdlysresetdone_UNCONNECTED[3:0]),
        .pipe_rxnotintable(NLW_inst_pipe_rxnotintable_UNCONNECTED[31:0]),
        .pipe_rxoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxoutclk_out(NLW_inst_pipe_rxoutclk_out_UNCONNECTED[3:0]),
        .pipe_rxphaligndone(NLW_inst_pipe_rxphaligndone_UNCONNECTED[3:0]),
        .pipe_rxpmaresetdone(NLW_inst_pipe_rxpmaresetdone_UNCONNECTED[3:0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[3:0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_inst_pipe_rxstatus_UNCONNECTED[11:0]),
        .pipe_rxsyncdone(NLW_inst_pipe_rxsyncdone_UNCONNECTED[3:0]),
        .pipe_rxusrclk_in(1'b0),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[27:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[23:0]),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[69:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[69:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[69:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[69:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[69:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[69:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[69:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[69:0]),
        .pipe_txdlysresetdone(NLW_inst_pipe_txdlysresetdone_UNCONNECTED[3:0]),
        .pipe_txoutclk_out(NLW_inst_pipe_txoutclk_out_UNCONNECTED),
        .pipe_txphaligndone(NLW_inst_pipe_txphaligndone_UNCONNECTED[3:0]),
        .pipe_txphinitdone(NLW_inst_pipe_txphinitdone_UNCONNECTED[3:0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(1'b0),
        .pipe_userclk2_in(1'b0),
        .qpll_drp_clk(NLW_inst_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_done({1'b0,1'b0}),
        .qpll_drp_fsm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_gen3(NLW_inst_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_inst_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({1'b0,1'b0}),
        .qpll_drp_rst_n(NLW_inst_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_inst_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_inst_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({1'b0,1'b0}),
        .qpll_qplloutclk({1'b0,1'b0}),
        .qpll_qplloutrefclk({1'b0,1'b0}),
        .qpll_qpllreset(NLW_inst_qpll_qpllreset_UNCONNECTED[1:0]),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b0),
        .startup_usrcclkts(1'b1),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .user_app_rdy(user_app_rdy),
        .user_clk(user_clk),
        .user_lnk_up(user_lnk_up),
        .user_reset(user_reset),
        .user_tph_function_num({1'b0,1'b0,1'b0}),
        .user_tph_stt_address({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_tph_stt_read_data(NLW_inst_user_tph_stt_read_data_UNCONNECTED[31:0]),
        .user_tph_stt_read_data_valid(NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED),
        .user_tph_stt_read_enable(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_common" *) 
module pcie3_7x_0_pcie3_7x_0_gt_common
   (QPLL_DRP_FSM,
    O7,
    QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    QPLL_DRP_DONE,
    O26,
    O27,
    I1,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    QPLL_DRP_GEN3,
    QPLL_DRP_OVRD);
  output [1:0]QPLL_DRP_FSM;
  output O7;
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output QPLL_DRP_DONE;
  output O26;
  output O27;
  input I1;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input QPLL_DRP_GEN3;
  input QPLL_DRP_OVRD;

  wire I1;
  wire O26;
  wire O27;
  wire O7;
  wire QPLL_DRP_DONE;
  wire [1:0]QPLL_DRP_FSM;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire RST_DCLK_RESET;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;

pcie3_7x_0_pcie3_7x_0_qpll_drp qpll_drp_i
       (.D(qpll_drp_do),
        .I1(I1),
        .O1(qpll_drp_addr),
        .O2(qpll_drp_di),
        .O26(O26),
        .O27(O27),
        .O7(O7),
        .Q(QPLL_DRP_FSM),
        .QPLL_DRP_DONE(QPLL_DRP_DONE),
        .QPLL_DRP_GEN3(QPLL_DRP_GEN3),
        .QPLL_DRP_OVRD(QPLL_DRP_OVRD),
        .QPLL_DRP_START(QPLL_DRP_START),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we));
pcie3_7x_0_pcie3_7x_0_qpll_wrapper qpll_wrapper_i
       (.D(qpll_drp_do),
        .I1(I1),
        .O1(qpll_drp_addr),
        .O2(qpll_drp_di),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(QPLL_QPLLPD),
        .QPLL_QPLLRESET(QPLL_QPLLRESET),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_top" *) 
module pcie3_7x_0_pcie3_7x_0_gt_top
   (out,
    pipe_rst_fsm,
    PIPE_QRST_FSM,
    pipe_qrst_idle,
    PIPE_SYNC_FSM_TX,
    PIPE_JTAG_RDY,
    PIPE_DRP_FSM,
    Q,
    INT_USERCLK2_OUT,
    INT_MMCM_LOCK_OUT,
    pipe_txoutclk_out,
    INT_OOBCLK_OUT,
    ext_ch_gt_drpclk,
    int_userclk1_out,
    pipe_cpll_lock,
    pipe_rxpmaresetdone,
    int_qplllock_out,
    pipe_pclk_sel_out,
    pipe_rxstatus,
    PIPE_GEN3_RDY,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    out0,
    pipe_sync_fsm_rx,
    PIPE_RXELECIDLE,
    PIPE_RXPHALIGNDONE,
    pipe_rxsyncdone,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    PIPE_TXEQ_COEFF,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    pipe_rxbufstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    O1,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    O2,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    O3,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    O4,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    O5,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    pipe_rate_idle,
    ext_ch_gt_drpaddr,
    PIPETXRATE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXDATAK,
    int_pclk_sel_slave,
    sys_reset,
    pipe_mmcm_rst_n,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe);
  output [1:0]out;
  output [3:0]pipe_rst_fsm;
  output [11:0]PIPE_QRST_FSM;
  output pipe_qrst_idle;
  output [23:0]PIPE_SYNC_FSM_TX;
  output [3:0]PIPE_JTAG_RDY;
  output [23:0]PIPE_DRP_FSM;
  output [0:0]Q;
  output INT_USERCLK2_OUT;
  output INT_MMCM_LOCK_OUT;
  output pipe_txoutclk_out;
  output INT_OOBCLK_OUT;
  output ext_ch_gt_drpclk;
  output int_userclk1_out;
  output [3:0]pipe_cpll_lock;
  output [3:0]pipe_rxpmaresetdone;
  output [0:0]int_qplllock_out;
  output [3:0]pipe_pclk_sel_out;
  output [11:0]pipe_rxstatus;
  output [3:0]PIPE_GEN3_RDY;
  output pipe_rx0_eq_adapt_done;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [4:0]out0;
  output [27:0]pipe_sync_fsm_rx;
  output [3:0]PIPE_RXELECIDLE;
  output [3:0]PIPE_RXPHALIGNDONE;
  output [3:0]pipe_rxsyncdone;
  output [3:0]ext_ch_gt_drprdy;
  output [63:0]ext_ch_gt_drpdo;
  output [63:0]PIPE_TXEQ_COEFF;
  output [3:0]PIPE_TXEQ_DONE;
  output [3:0]PIPE_RXEQ_DONE;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output [3:0]pipe_eyescandataerror;
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  output [3:0]pipe_rxcommadet;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_rxprbserr;
  output [3:0]pipe_txdlysresetdone;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [59:0]pipe_dmonitorout;
  output [11:0]pipe_rxbufstatus;
  output [127:0]PIPE_RXDATA;
  output [7:0]PIPE_RXDATAK;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output [4:0]O1;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output O2;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output [4:0]O3;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output O4;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output [4:0]O5;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  output pipe_rate_idle;
  input [35:0]ext_ch_gt_drpaddr;
  input [1:0]PIPETXRATE;
  input [3:0]PIPE_TXCOMPLIANCE;
  input [3:0]PIPE_TXELECIDLE;
  input [7:0]PIPE_TXEQ_CONTROL;
  input [23:0]PIPE_TXEQ_DEEMPH;
  input [15:0]PIPE_TXEQ_PRESET;
  input [11:0]PIPE_RXEQ_PRESET;
  input [7:0]PIPE_RXEQ_CONTROL;
  input [15:0]PIPE_RXEQ_TXPRESET;
  input [23:0]PIPE_RXEQ_LFFS;
  input sys_clk;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  input [3:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [3:0]PIPE_RXSLIDE;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [7:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [127:0]PIPE_TXDATA;
  input [7:0]PIPE_TXDATAK;
  input [3:0]int_pclk_sel_slave;
  input sys_reset;
  input pipe_mmcm_rst_n;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpen;
  input [3:0]ext_ch_gt_drpwe;

  wire GT_RXPMARESET0;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET043_out;
  wire GT_RXPMARESET09_out;
  wire INT_MMCM_LOCK_OUT;
  wire INT_OOBCLK_OUT;
  wire INT_USERCLK2_OUT;
  wire [4:0]O1;
  wire O2;
  wire [4:0]O3;
  wire O4;
  wire [4:0]O5;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [23:0]PIPE_DRP_FSM;
  wire [3:0]PIPE_GEN3_RDY;
  wire [3:0]PIPE_JTAG_RDY;
  wire [7:0]PIPE_POWERDOWN;
  wire [11:0]PIPE_QRST_FSM;
  wire [127:0]PIPE_RXDATA;
  wire [7:0]PIPE_RXDATAK;
  wire [3:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXEQ_CONTROL;
  wire [3:0]PIPE_RXEQ_DONE;
  wire [23:0]PIPE_RXEQ_LFFS;
  wire [11:0]PIPE_RXEQ_PRESET;
  wire [15:0]PIPE_RXEQ_TXPRESET;
  wire [3:0]PIPE_RXPHALIGNDONE;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_RXSLIDE;
  wire [23:0]PIPE_SYNC_FSM_TX;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [63:0]PIPE_TXEQ_COEFF;
  wire [7:0]PIPE_TXEQ_CONTROL;
  wire [23:0]PIPE_TXEQ_DEEMPH;
  wire [3:0]PIPE_TXEQ_DONE;
  wire [15:0]PIPE_TXEQ_PRESET;
  wire [0:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire [35:0]ext_ch_gt_drpaddr;
  wire ext_ch_gt_drpclk;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [3:0]int_pclk_sel_slave;
  wire [0:0]int_qplllock_out;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire int_userclk1_out;
  wire n_0_mmcm_i_i_1;
  wire \n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ;
  wire n_0_pclk_sel_i_1__3;
  wire \n_0_reg_phy_rdy_reg[0] ;
  wire n_0_rxdlysresetdone_reg1_i_1;
  wire n_0_txdlysresetdone_reg1_i_1;
  wire n_3_pipe_wrapper_i;
  wire n_457_pipe_wrapper_i;
  wire n_458_pipe_wrapper_i;
  wire n_459_pipe_wrapper_i;
  wire n_499_pipe_wrapper_i;
  wire n_625_pipe_wrapper_i;
  wire n_626_pipe_wrapper_i;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in;
  wire p_0_in19_in;
  wire p_0_in41_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire p_1_in20_in;
  wire p_1_in42_in;
  wire p_1_in8_in;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire [3:0]\pipe_clock_int.pipe_clock_i/p_0_in ;
  wire [3:0]pipe_cpll_lock;
  wire [59:0]pipe_dmonitorout;
  wire [3:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [3:0]pipe_pclk_sel_out;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [3:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [11:0]pipe_rxstatus;
  wire [3:0]pipe_rxsyncdone;
  wire [27:0]pipe_sync_fsm_rx;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire qpllreset;
  wire qrst_qpllreset;
  wire [3:0]rate_idle;
  wire sys_clk;
  wire sys_reset;

LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_10__2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .O(GT_RXPMARESET09_out));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_9__0 
       (.I0(p_1_in),
        .I1(p_0_in),
        .O(GT_RXPMARESET0));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_9__0__0 
       (.I0(p_1_in42_in),
        .I1(p_0_in41_in),
        .O(GT_RXPMARESET043_out));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_9__1 
       (.I0(p_1_in20_in),
        .I1(p_0_in19_in),
        .O(GT_RXPMARESET021_out));
LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
     \gth_common.gthe2_common_i_i_3 
       (.I0(qrst_qpllreset),
        .I1(n_457_pipe_wrapper_i),
        .I2(n_458_pipe_wrapper_i),
        .I3(n_625_pipe_wrapper_i),
        .I4(n_626_pipe_wrapper_i),
        .I5(n_459_pipe_wrapper_i),
        .O(qpllreset));
LUT1 #(
    .INIT(2'h1)) 
     mmcm_i_i_1
       (.I0(pipe_mmcm_rst_n),
        .O(n_0_mmcm_i_i_1));
LUT1 #(
    .INIT(2'h1)) 
     \pclk_i1_bufgctrl.pclk_i1_i_1 
       (.I0(n_3_pipe_wrapper_i),
        .O(\n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAA880000000)) 
     pclk_sel_i_1__3
       (.I0(pipe_mmcm_rst_n),
        .I1(\pipe_clock_int.pipe_clock_i/p_0_in [1]),
        .I2(\pipe_clock_int.pipe_clock_i/p_0_in [0]),
        .I3(\pipe_clock_int.pipe_clock_i/p_0_in [2]),
        .I4(\pipe_clock_int.pipe_clock_i/p_0_in [3]),
        .I5(n_3_pipe_wrapper_i),
        .O(n_0_pclk_sel_i_1__3));
LUT4 #(
    .INIT(16'h8000)) 
     pipe_rate_idle_INST_0
       (.I0(rate_idle[1]),
        .I1(rate_idle[0]),
        .I2(rate_idle[2]),
        .I3(rate_idle[3]),
        .O(pipe_rate_idle));
pcie3_7x_0_pcie3_7x_0_pipe_wrapper pipe_wrapper_i
       (.CLK(INT_OOBCLK_OUT),
        .D(pipe_cpll_lock),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .GT_RXPMARESET043_out(GT_RXPMARESET043_out),
        .GT_RXPMARESET09_out(GT_RXPMARESET09_out),
        .I1(\n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ),
        .I2(n_0_pclk_sel_i_1__3),
        .INT_USERCLK2_OUT(INT_USERCLK2_OUT),
        .O1(n_3_pipe_wrapper_i),
        .O10(PIPE_SYNC_FSM_TX[17:12]),
        .O11({PIPE_DRP_FSM[17:12],PIPE_JTAG_RDY[2]}),
        .O12(PIPE_SYNC_FSM_TX[23:18]),
        .O13({PIPE_DRP_FSM[23:18],PIPE_JTAG_RDY[3]}),
        .O14(n_499_pipe_wrapper_i),
        .O15(pipe_pclk_sel_out),
        .O16(O1),
        .O17(O3),
        .O18(O5),
        .O19(p_1_in),
        .O2(ext_ch_gt_drpclk),
        .O20(p_1_in42_in),
        .O21(p_1_in20_in),
        .O22(O2),
        .O23(p_1_in8_in),
        .O24(O4),
        .O25(PIPE_TXEQ_COEFF[15:0]),
        .O26(n_625_pipe_wrapper_i),
        .O27(n_626_pipe_wrapper_i),
        .O28(PIPE_TXEQ_COEFF[31:16]),
        .O29(PIPE_TXEQ_COEFF[47:32]),
        .O3(out),
        .O30(PIPE_TXEQ_COEFF[63:48]),
        .O4(PIPE_SYNC_FSM_TX[5:0]),
        .O5({PIPE_DRP_FSM[5:0],PIPE_JTAG_RDY[0]}),
        .O6({n_457_pipe_wrapper_i,n_458_pipe_wrapper_i}),
        .O7(n_459_pipe_wrapper_i),
        .O8(PIPE_SYNC_FSM_TX[11:6]),
        .O9({PIPE_DRP_FSM[11:6],PIPE_JTAG_RDY[1]}),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[3:1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_RXSLIDE(PIPE_RXSLIDE),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET),
        .Q(PIPE_QRST_FSM),
        .QPLL_QPLLLOCK(int_qplllock_out),
        .QPLL_QPLLOUTCLK(int_qplloutclk_out),
        .QPLL_QPLLOUTREFCLK(int_qplloutrefclk_out),
        .QPLL_QPLLRESET(qpllreset),
        .RATE_FSM(out0),
        .RATE_MMCM_LOCK(INT_MMCM_LOCK_OUT),
        .SR(n_0_mmcm_i_i_1),
        .SYNC_RXDLYSRESETDONE(n_0_rxdlysresetdone_reg1_i_1),
        .SYNC_RXPHALIGNDONE_M(PIPE_RXPHALIGNDONE[0]),
        .SYNC_TXDLYSRESETDONE(n_0_txdlysresetdone_reg1_i_1),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .int_userclk1_out(int_userclk1_out),
        .out(\pipe_clock_int.pipe_clock_i/p_0_in ),
        .p_0_in(p_0_in),
        .p_0_in19_in(p_0_in19_in),
        .p_0_in41_in(p_0_in41_in),
        .p_0_in7_in(p_0_in7_in),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .qrst_qpllreset(qrst_qpllreset),
        .rate_idle(rate_idle),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset));
FDPE \reg_phy_rdy_reg[0] 
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(1'b0),
        .PRE(n_499_pipe_wrapper_i),
        .Q(\n_0_reg_phy_rdy_reg[0] ));
FDPE \reg_phy_rdy_reg[1] 
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(\n_0_reg_phy_rdy_reg[0] ),
        .PRE(n_499_pipe_wrapper_i),
        .Q(Q));
LUT4 #(
    .INIT(16'h8000)) 
     rxdlysresetdone_reg1_i_1
       (.I0(pipe_rxdlysresetdone[1]),
        .I1(pipe_rxdlysresetdone[0]),
        .I2(pipe_rxdlysresetdone[2]),
        .I3(pipe_rxdlysresetdone[3]),
        .O(n_0_rxdlysresetdone_reg1_i_1));
LUT4 #(
    .INIT(16'h8000)) 
     txdlysresetdone_reg1_i_1
       (.I0(pipe_txdlysresetdone[1]),
        .I1(pipe_txdlysresetdone[0]),
        .I2(pipe_txdlysresetdone[2]),
        .I3(pipe_txdlysresetdone[3]),
        .O(n_0_txdlysresetdone_reg1_i_1));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_gt_wrapper
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    O2,
    O3,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    O4,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    sys_clk,
    CLK,
    I1,
    I2,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    DRP_GTXRESET,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    I3,
    I4,
    I5,
    SYNC_RXDLYEN,
    I6,
    I7,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    rst_userrdy,
    I8,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I9,
    I10,
    PIPE_TXELECIDLE,
    I11,
    I12,
    GT_TXPMARESET0,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    SYNC_TXPHALIGNDONE,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    p_0_in3_in,
    rst_cpllpd,
    p_0_in2_in,
    I13);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output O2;
  output O3;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output O4;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input sys_clk;
  input CLK;
  input I1;
  input I2;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input DRP_GTXRESET;
  input QPLL_QPLLOUTCLK;
  input QPLL_QPLLOUTREFCLK;
  input I3;
  input I4;
  input I5;
  input SYNC_RXDLYEN;
  input I6;
  input I7;
  input GT_RXPMARESET0;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input rst_userrdy;
  input I8;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I9;
  input I10;
  input [0:0]PIPE_TXELECIDLE;
  input I11;
  input I12;
  input GT_TXPMARESET0;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input SYNC_TXPHALIGNDONE;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input p_0_in3_in;
  input rst_cpllpd;
  input p_0_in2_in;
  input I13;

  wire CLK;
  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_GTXRESET;
  wire GT_RXPMARESET0;
  wire GT_TXPMARESET0;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_refclk;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_cpllpd;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I13(I13),
        .gt_refclk(gt_refclk),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .rst_cpllpd(rst_cpllpd));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG gInst
       (.I(sys_clk),
        .O(gt_refclk));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(CLK),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(DRP_GTXRESET),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(DRP_GTXRESET),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(QPLL_QPLLOUTCLK),
        .QPLLREFCLK(QPLL_QPLLOUTREFCLK),
        .RESETOVRD(I3),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I4),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I5),
        .RXDFEAGCOVRDEN(I4),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I5),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I6),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I4),
        .RXLPMHFHOLD(I5),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(I5),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I4),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I4),
        .RXPCSRESET(Q[4]),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I7),
        .RXPHALIGNDONE(SYNC_RXPHALIGNDONE_M),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(O2),
        .RXSYNCMODE(1'b1),
        .RXSYNCOUT(O2),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(I8),
        .RXUSRCLK2(I8),
        .RXVALID(O3),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I4),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I9),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I10),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I11),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I12),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET0),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(SYNC_TXPHALIGNDONE),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(O4),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(O4),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(I8),
        .TXUSRCLK2(I8));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_gt_wrapper_0
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    sys_clk,
    I1,
    I2,
    I3,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    rst_gtreset,
    I4,
    I5,
    I6,
    I7,
    I8,
    SYNC_RXDLYEN,
    I9,
    I10,
    GT_RXPMARESET043_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    I11,
    rst_userrdy,
    I12,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET046_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    SYNC_TXPHALIGNDONE,
    I17,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    p_0_in49_in,
    rst_cpllpd,
    p_0_in47_in,
    I18);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input sys_clk;
  input I1;
  input I2;
  input I3;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input rst_gtreset;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input SYNC_RXDLYEN;
  input I9;
  input I10;
  input GT_RXPMARESET043_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input I11;
  input rst_userrdy;
  input I12;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET046_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input SYNC_TXPHALIGNDONE;
  input I17;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input p_0_in49_in;
  input rst_cpllpd;
  input p_0_in47_in;
  input I18;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET043_out;
  wire GT_TXPMARESET046_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_refclk;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I18(I18),
        .gt_refclk(gt_refclk),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .rst_cpllpd(rst_cpllpd));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG gInst
       (.I(sys_clk),
        .O(gt_refclk));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I7),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I8),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I8),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I8),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(I8),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(Q[4]),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET043_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(I11),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET046_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(SYNC_TXPHALIGNDONE),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I17),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_gt_wrapper_12
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O3,
    sys_clk,
    I1,
    I2,
    I3,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    rst_gtreset,
    I4,
    I5,
    I6,
    I7,
    I8,
    SYNC_RXDLYEN,
    I9,
    I10,
    GT_RXPMARESET09_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    I11,
    rst_userrdy,
    I12,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET012_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txsyncallin,
    I17,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    p_0_in15_in,
    rst_cpllpd,
    p_0_in13_in,
    I18,
    I19);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output O3;
  input sys_clk;
  input I1;
  input I2;
  input I3;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input rst_gtreset;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input SYNC_RXDLYEN;
  input I9;
  input I10;
  input GT_RXPMARESET09_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input I11;
  input rst_userrdy;
  input I12;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET012_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txsyncallin;
  input I17;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input p_0_in15_in;
  input rst_cpllpd;
  input p_0_in13_in;
  input I18;
  input [1:0]I19;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET09_out;
  wire GT_TXPMARESET012_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [1:0]I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_refclk;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sys_clk;
  wire txsyncallin;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I18(I18),
        .gt_refclk(gt_refclk),
        .p_0_in13_in(p_0_in13_in),
        .p_0_in15_in(p_0_in15_in),
        .rst_cpllpd(rst_cpllpd));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG gInst
       (.I(sys_clk),
        .O(gt_refclk));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I7),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I8),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I8),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I8),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(I8),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(Q[4]),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET09_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(I11),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET012_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txsyncallin),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I17),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
LUT3 #(
    .INIT(8'h80)) 
     rxphaligndone_s_reg1_i_1
       (.I0(PIPE_RXPHALIGNDONE),
        .I1(I19[1]),
        .I2(I19[0]),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_gt_wrapper_6
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    sys_clk,
    I1,
    I2,
    I3,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    rst_gtreset,
    I4,
    I5,
    I6,
    I7,
    I8,
    SYNC_RXDLYEN,
    I9,
    I10,
    GT_RXPMARESET021_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    I11,
    rst_userrdy,
    I12,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET024_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txsyncallin,
    I17,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    p_0_in27_in,
    rst_cpllpd,
    p_0_in25_in,
    I18);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input sys_clk;
  input I1;
  input I2;
  input I3;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input rst_gtreset;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input SYNC_RXDLYEN;
  input I9;
  input I10;
  input GT_RXPMARESET021_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input I11;
  input rst_userrdy;
  input I12;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET024_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txsyncallin;
  input I17;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input p_0_in27_in;
  input rst_cpllpd;
  input p_0_in25_in;
  input I18;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET021_out;
  wire GT_TXPMARESET024_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_refclk;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sys_clk;
  wire txsyncallin;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I18(I18),
        .gt_refclk(gt_refclk),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .rst_cpllpd(rst_cpllpd));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG gInst
       (.I(sys_clk),
        .O(gt_refclk));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I7),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I8),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I8),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I8),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(I8),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(Q[4]),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET021_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(I11),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET024_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txsyncallin),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I17),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gtx_cpllpd_ovrd" *) 
module pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd
   (CPLLPD0,
    CPLLRESET0,
    gt_refclk,
    p_0_in15_in,
    rst_cpllpd,
    p_0_in13_in,
    I18);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_refclk;
  input p_0_in15_in;
  input rst_cpllpd;
  input p_0_in13_in;
  input I18;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I18;
  wire cpllpd;
  wire cpllrst;
  wire gt_refclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_1__2 
       (.I0(cpllpd),
        .I1(p_0_in15_in),
        .I2(rst_cpllpd),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_2__2 
       (.I0(cpllrst),
        .I1(p_0_in13_in),
        .I2(I18),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gtx_cpllpd_ovrd" *) 
module pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_19
   (CPLLPD0,
    CPLLRESET0,
    gt_refclk,
    p_0_in27_in,
    rst_cpllpd,
    p_0_in25_in,
    I18);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_refclk;
  input p_0_in27_in;
  input rst_cpllpd;
  input p_0_in25_in;
  input I18;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I18;
  wire cpllpd;
  wire cpllrst;
  wire gt_refclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_1__1 
       (.I0(cpllpd),
        .I1(p_0_in27_in),
        .I2(rst_cpllpd),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_2__1 
       (.I0(cpllrst),
        .I1(p_0_in25_in),
        .I2(I18),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gtx_cpllpd_ovrd" *) 
module pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_21
   (CPLLPD0,
    CPLLRESET0,
    gt_refclk,
    p_0_in49_in,
    rst_cpllpd,
    p_0_in47_in,
    I18);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_refclk;
  input p_0_in49_in;
  input rst_cpllpd;
  input p_0_in47_in;
  input I18;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I18;
  wire cpllpd;
  wire cpllrst;
  wire gt_refclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_1__0 
       (.I0(cpllpd),
        .I1(p_0_in49_in),
        .I2(rst_cpllpd),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_2__0 
       (.I0(cpllrst),
        .I1(p_0_in47_in),
        .I2(I18),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gtx_cpllpd_ovrd" *) 
module pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd_23
   (CPLLPD0,
    CPLLRESET0,
    gt_refclk,
    p_0_in3_in,
    rst_cpllpd,
    p_0_in2_in,
    I13);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_refclk;
  input p_0_in3_in;
  input rst_cpllpd;
  input p_0_in2_in;
  input I13;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I13;
  wire cpllpd;
  wire cpllrst;
  wire gt_refclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_refclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_refclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_1 
       (.I0(cpllpd),
        .I1(p_0_in3_in),
        .I2(rst_cpllpd),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gth_channel.gthe2_channel_i_i_2 
       (.I0(cpllrst),
        .I1(p_0_in2_in),
        .I2(I13),
        .O(CPLLRESET0));
endmodule

(* TCQ = "100" *) (* component_name = "pcie3_7x_v3_0" *) (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
(* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b0100" *) (* USER_CLK2_FREQ = "4" *) (* C_DATA_WIDTH = "128" *) 
(* PIPE_PIPELINE_STAGES = "0" *) (* PIPE_SIM = "FALSE" *) (* PIPE_SIM_MODE = "FALSE" *) 
(* REF_CLK_FREQ = "0" *) (* PCIE_EXT_CLK = "FALSE" *) (* PCIE_EXT_GT_COMMON = "FALSE" *) 
(* EXT_CH_GT_DRP = "FALSE" *) (* PCIE_DRP = "FALSE" *) (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
(* PCIE_TXBUF_EN = "FALSE" *) (* PCIE_GT_DEVICE = "GTH" *) (* PCIE_CHAN_BOND = "0" *) 
(* PCIE_CHAN_BOND_EN = "FALSE" *) (* PCIE_USE_MODE = "2.1" *) (* PCIE_LPM_DFE = "LPM" *) 
(* PCIE_LINK_SPEED = "3" *) (* KEEP_WIDTH = "4" *) (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
(* TX_MARGIN_FULL_1 = "7'b1001110" *) (* TX_MARGIN_FULL_2 = "7'b1001101" *) (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
(* TX_MARGIN_FULL_4 = "7'b1000011" *) (* TX_MARGIN_LOW_0 = "7'b1000101" *) (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
(* TX_MARGIN_LOW_2 = "7'b1000011" *) (* TX_MARGIN_LOW_3 = "7'b1000010" *) (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
(* ARI_CAP_ENABLE = "FALSE" *) (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
(* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_ENABLE_CLIENT_TAG = "true" *) (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
(* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) 
(* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
(* GEN3_PCS_AUTO_REALIGN = "2'b01" *) (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "true" *) (* LL_ACK_TIMEOUT = "9'b000000000" *) 
(* LL_ACK_TIMEOUT_EN = "FALSE" *) (* LL_ACK_TIMEOUT_FUNC = "0" *) (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_REPLAY_TIMEOUT = "9'b000000000" *) (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
(* LL_REPLAY_TIMEOUT_FUNC = "0" *) (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
(* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
(* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
(* PF0_ARI_CAP_VER = "4'b0001" *) (* PF0_BAR0_APERTURE_SIZE = "5'b00011" *) (* PF0_BAR0_CONTROL = "3'b100" *) 
(* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR1_CONTROL = "3'b000" *) (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR2_CONTROL = "3'b000" *) (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR3_CONTROL = "3'b000" *) 
(* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR4_CONTROL = "3'b000" *) (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR5_CONTROL = "3'b000" *) (* PF0_BIST_REGISTER = "8'b00000000" *) (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
(* PF0_CLASS_CODE = "24'b000001011000000000000000" *) (* PF0_VENDOR_ID = "16'b0001000011101110" *) (* PF0_DEVICE_ID = "16'b0111000000110100" *) 
(* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "true" *) (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
(* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
(* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
(* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF0_TPHR_CAP_VER = "4'b0001" *) 
(* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF1_TPHR_CAP_ENABLE = "FALSE" *) (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF1_TPHR_CAP_VER = "4'b0001" *) (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* VF2_TPHR_CAP_ENABLE = "FALSE" *) (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF2_TPHR_CAP_VER = "4'b0001" *) (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
(* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF3_TPHR_CAP_VER = "4'b0001" *) 
(* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF4_TPHR_CAP_ENABLE = "FALSE" *) (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF4_TPHR_CAP_VER = "4'b0001" *) (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* VF5_TPHR_CAP_ENABLE = "FALSE" *) (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF5_TPHR_CAP_VER = "4'b0001" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF0_DPA_CAP_VER = "4'b0001" *) 
(* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF0_INTERRUPT_LINE = "8'b00000000" *) (* PF0_INTERRUPT_PIN = "3'b000" *) (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
(* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_LTR_CAP_VER = "4'b0001" *) (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF0_MSIX_CAP_PBA_BIR = "0" *) (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF0_PB_CAP_VER = "4'b0001" *) (* PF0_PM_CAP_ID = "8'b00000001" *) (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
(* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
(* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) (* PF0_PM_CAP_VER_ID = "3'b011" *) (* PF0_PM_CSR_NOSOFTRESET = "true" *) 
(* PF0_RBAR_CAP_ENABLE = "FALSE" *) (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF0_RBAR_CAP_INDEX2 = "3'b000" *) (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_VER = "4'b0001" *) 
(* PF0_RBAR_NUM = "3'b001" *) (* PF0_REVISION_ID = "8'b00000000" *) (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
(* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
(* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* PF0_TPHR_CAP_ENABLE = "FALSE" *) (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF0_TPHR_CAP_VER = "4'b0001" *) (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_VC_CAP_VER = "4'b0001" *) (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
(* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
(* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR0_CONTROL = "3'b000" *) (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR1_CONTROL = "3'b000" *) (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR2_CONTROL = "3'b000" *) 
(* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR3_CONTROL = "3'b000" *) (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR4_CONTROL = "3'b000" *) (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR5_CONTROL = "3'b000" *) 
(* PF1_BIST_REGISTER = "8'b00000000" *) (* PF1_CAPABILITY_POINTER = "8'b10000000" *) (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
(* PF1_DEVICE_ID = "16'b0111000000010001" *) (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF1_DPA_CAP_VER = "4'b0001" *) (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
(* PF1_INTERRUPT_PIN = "3'b000" *) (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
(* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF1_MSIX_CAP_TABLE_BIR = "0" *) (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) (* PF1_PB_CAP_VER = "4'b0001" *) 
(* PF1_PM_CAP_ID = "8'b00000001" *) (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* PF1_PM_CAP_VER_ID = "3'b011" *) 
(* PF1_RBAR_CAP_ENABLE = "FALSE" *) (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF1_RBAR_CAP_INDEX2 = "3'b000" *) (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_VER = "4'b0001" *) 
(* PF1_RBAR_NUM = "3'b001" *) (* PF1_REVISION_ID = "8'b00000000" *) (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
(* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* PF1_TPHR_CAP_ENABLE = "FALSE" *) (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* PF1_TPHR_CAP_VER = "4'b0001" *) (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
(* PL_DISABLE_SCRAMBLING = "FALSE" *) (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
(* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
(* PL_EQ_BYPASS_PHASE23 = "FALSE" *) (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) (* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) (* PL_N_FTS_COMCLK_GEN1 = "255" *) (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
(* PL_N_FTS_COMCLK_GEN3 = "255" *) (* PL_N_FTS_GEN1 = "255" *) (* PL_N_FTS_GEN2 = "255" *) 
(* PL_N_FTS_GEN3 = "255" *) (* PL_UPSTREAM_FACING = "true" *) (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
(* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) (* PM_ENABLE_SLOT_POWER_CAPTURE = "true" *) (* PM_L1_REENTRY_DELAY = "25000" *) 
(* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) (* SIM_VERSION = "1.0" *) 
(* SPARE_BIT0 = "0" *) (* SPARE_BIT1 = "0" *) (* SPARE_BIT2 = "0" *) 
(* SPARE_BIT3 = "0" *) (* SPARE_BIT4 = "0" *) (* SPARE_BIT5 = "0" *) 
(* SPARE_BIT6 = "0" *) (* SPARE_BIT7 = "0" *) (* SPARE_BIT8 = "0" *) 
(* SPARE_BYTE0 = "8'b00000000" *) (* SPARE_BYTE1 = "8'b00000000" *) (* SPARE_BYTE2 = "8'b00000000" *) 
(* SPARE_BYTE3 = "8'b00000000" *) (* SPARE_WORD0 = "0" *) (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
(* SPARE_WORD2 = "0" *) (* SPARE_WORD3 = "0" *) (* SRIOV_CAP_ENABLE = "FALSE" *) 
(* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) (* TL_CREDITS_CD = "12'b000000000000" *) 
(* TL_CREDITS_CH = "8'b00000000" *) (* TL_CREDITS_NPD = "12'b000000101000" *) (* TL_CREDITS_NPH = "8'b00100000" *) 
(* TL_CREDITS_PD = "12'b000110011000" *) (* TL_CREDITS_PH = "8'b00100000" *) (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "true" *) 
(* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
(* TL_PF_ENABLE_REG = "FALSE" *) (* TL_TAG_MGMT_ENABLE = "true" *) (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
(* VF0_MSIX_CAP_PBA_BIR = "0" *) (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF0_PM_CAP_ID = "8'b00000001" *) (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF0_PM_CAP_VER_ID = "3'b011" *) 
(* VF1_MSIX_CAP_PBA_BIR = "0" *) (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF1_PM_CAP_ID = "8'b00000001" *) (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF1_PM_CAP_VER_ID = "3'b011" *) 
(* VF2_MSIX_CAP_PBA_BIR = "0" *) (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF2_PM_CAP_ID = "8'b00000001" *) (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF2_PM_CAP_VER_ID = "3'b011" *) 
(* VF3_MSIX_CAP_PBA_BIR = "0" *) (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF3_PM_CAP_ID = "8'b00000001" *) (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF3_PM_CAP_VER_ID = "3'b011" *) 
(* VF4_MSIX_CAP_PBA_BIR = "0" *) (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF4_PM_CAP_ID = "8'b00000001" *) (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF4_PM_CAP_VER_ID = "3'b011" *) 
(* VF5_MSIX_CAP_PBA_BIR = "0" *) (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF5_PM_CAP_ID = "8'b00000001" *) (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF5_PM_CAP_VER_ID = "3'b011" *) 
(* IMPL_TARGET = "HARD" *) (* NO_DECODE_LOGIC = "FALSE" *) (* COMPLETION_SPACE = "16KB" *) 
(* PCIE_FAST_CONFIG = "NONE" *) (* gen_x0y0_ucf = "0" *) (* gen_x0y1_ucf = "1" *) 
(* gen_x0y2_ucf = "0" *) (* gen_x0y3_ucf = "0" *) (* pcie_blk_locn = "1" *) 
(* silicon_revision = "Production" *) (* xlnx_ref_board = "1" *) (* MSI_EN = "true" *) 
(* MSIX_EN = "FALSE" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) (* TX_FC_IF = "FALSE" *) 
(* CFG_FC_IF = "true" *) (* CFG_EXT_IF = "FALSE" *) (* CFG_STATUS_IF = "true" *) 
(* PER_FUNC_STATUS_IF = "FALSE" *) (* CFG_MGMT_IF = "FALSE" *) (* RCV_MSG_IF = "FALSE" *) 
(* CFG_TX_MSG_IF = "FALSE" *) (* CFG_CTL_IF = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
(* EXT_PIPE_INTERFACE = "FALSE" *) (* USER_CLK_FREQ = "5" *) (* CRM_USER_CLK_FREQ = "2'b10" *) 
(* AXISTEN_IF_WIDTH = "2'b01" *) (* CRM_CORE_CLK_FREQ_500 = "true" *) (* INTERFACE_SPEED = "500 MHZ" *) 
(* ENABLE_FAST_SIM_TRAINING = "true" *) (* ORIG_REF_NAME = "pcie3_7x_0_pcie_3_0_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_subsys_vend_id,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_interrupt_msix_data,
    cfg_interrupt_msix_address,
    cfg_interrupt_msix_int,
    cfg_interrupt_msix_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    user_tph_stt_address,
    user_tph_function_num,
    user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_tph_stt_read_enable,
    sys_clk,
    sys_reset,
    pipe_mmcm_rst_n,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pcie_drp_rdy,
    pcie_drp_do,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets);
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [3:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [3:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [3:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  input s_axis_rq_tlast;
  input [127:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [3:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  input s_axis_rq_tvalid;
  output [127:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tlast;
  output [3:0]m_axis_rc_tkeep;
  output m_axis_rc_tvalid;
  input [21:0]m_axis_rc_tready;
  output [127:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tlast;
  output [3:0]m_axis_cq_tkeep;
  output m_axis_cq_tvalid;
  input [21:0]m_axis_cq_tready;
  input [127:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tlast;
  input [3:0]s_axis_cc_tkeep;
  input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [2:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [15:0]cfg_subsys_vend_id;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [1:0]cfg_flr_in_process;
  input [1:0]cfg_flr_done;
  output [5:0]cfg_vf_flr_in_process;
  input [5:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  input [31:0]cfg_interrupt_msix_data;
  input [63:0]cfg_interrupt_msix_address;
  input cfg_interrupt_msix_int;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_msix_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input [4:0]user_tph_stt_address;
  input [2:0]user_tph_function_num;
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  input user_tph_stt_read_enable;
  input sys_clk;
  input sys_reset;
  input pipe_mmcm_rst_n;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [3:0]pipe_rxprbserr;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [19:0]pipe_rate_fsm;
  output [23:0]pipe_sync_fsm_tx;
  output [27:0]pipe_sync_fsm_rx;
  output [27:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [3:0]pipe_eyescandataerror;
  output [11:0]pipe_rxstatus;
  output [59:0]pipe_dmonitorout;
  output [3:0]pipe_cpll_lock;
  output [0:0]pipe_qpll_lock;
  output [3:0]pipe_rxpmaresetdone;
  output [11:0]pipe_rxbufstatus;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [3:0]pipe_txdlysresetdone;
  output [3:0]pipe_rxphaligndone;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]pipe_rxsyncdone;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output [3:0]pipe_rxcommadet;
  output [3:0]gt_ch_drp_rdy;
  output [3:0]pipe_debug_0;
  output [3:0]pipe_debug_1;
  output [3:0]pipe_debug_2;
  output [3:0]pipe_debug_3;
  output [3:0]pipe_debug_4;
  output [3:0]pipe_debug_5;
  output [3:0]pipe_debug_6;
  output [3:0]pipe_debug_7;
  output [3:0]pipe_debug_8;
  output [3:0]pipe_debug_9;
  output [31:0]pipe_debug;
  input [25:0]common_commands_in;
  input [83:0]pipe_rx_0_sigs;
  input [83:0]pipe_rx_1_sigs;
  input [83:0]pipe_rx_2_sigs;
  input [83:0]pipe_rx_3_sigs;
  input [83:0]pipe_rx_4_sigs;
  input [83:0]pipe_rx_5_sigs;
  input [83:0]pipe_rx_6_sigs;
  input [83:0]pipe_rx_7_sigs;
  output [16:0]common_commands_out;
  output [69:0]pipe_tx_0_sigs;
  output [69:0]pipe_tx_1_sigs;
  output [69:0]pipe_tx_2_sigs;
  output [69:0]pipe_tx_3_sigs;
  output [69:0]pipe_tx_4_sigs;
  output [69:0]pipe_tx_5_sigs;
  output [69:0]pipe_tx_6_sigs;
  output [69:0]pipe_tx_7_sigs;
  output ext_ch_gt_drpclk;
  input [35:0]ext_ch_gt_drpaddr;
  input [3:0]ext_ch_gt_drpen;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpwe;
  output [63:0]ext_ch_gt_drpdo;
  output [3:0]ext_ch_gt_drprdy;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [35:0]ext_ch_gt_drpaddr;
  wire ext_ch_gt_drpclk;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire \force_adapt_i/speed_change ;
  wire [3:0]gt_ch_drp_rdy;
  wire int_oobclk_out;
  wire [3:0]int_pclk_sel_slave;
  wire [0:0]\^int_qplllock_out ;
  wire [0:0]\^int_qplloutclk_out ;
  wire [0:0]\^int_qplloutrefclk_out ;
  wire int_userclk1_out;
  wire int_userclk2_out;
  wire [127:0]m_axis_cq_tdata;
  wire [3:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [127:0]m_axis_rc_tdata;
  wire [3:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mmcm_lock;
  wire n_1148_pcie_top_i;
  wire n_1149_pcie_top_i;
  wire n_71_gt_top_i;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire [3:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [59:0]pipe_dmonitorout;
  wire [27:1]\^pipe_drp_fsm ;
  wire [3:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [11:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire [19:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [1:0]pipe_rx0_char_is_k;
  wire [31:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire [5:0]pipe_rx0_eq_lffs;
  wire pipe_rx0_eq_lffs_sel;
  wire [17:0]pipe_rx0_eq_new_txcoeff;
  wire [3:0]pipe_rx0_eq_txpreset;
  wire [1:0]pipe_rx0_eqcontrol;
  wire pipe_rx0_eqdone;
  wire [2:0]pipe_rx0_eqpreset;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [1:0]pipe_rx1_char_is_k;
  wire [31:0]pipe_rx1_data;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_eq_adapt_done;
  wire [5:0]pipe_rx1_eq_lffs;
  wire pipe_rx1_eq_lffs_sel;
  wire [17:0]pipe_rx1_eq_new_txcoeff;
  wire [3:0]pipe_rx1_eq_txpreset;
  wire [1:0]pipe_rx1_eqcontrol;
  wire pipe_rx1_eqdone;
  wire [2:0]pipe_rx1_eqpreset;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire [1:0]pipe_rx2_char_is_k;
  wire [31:0]pipe_rx2_data;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_eq_adapt_done;
  wire [5:0]pipe_rx2_eq_lffs;
  wire pipe_rx2_eq_lffs_sel;
  wire [17:0]pipe_rx2_eq_new_txcoeff;
  wire [3:0]pipe_rx2_eq_txpreset;
  wire [1:0]pipe_rx2_eqcontrol;
  wire pipe_rx2_eqdone;
  wire [2:0]pipe_rx2_eqpreset;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire [1:0]pipe_rx3_char_is_k;
  wire [31:0]pipe_rx3_data;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_eq_adapt_done;
  wire [5:0]pipe_rx3_eq_lffs;
  wire pipe_rx3_eq_lffs_sel;
  wire [17:0]pipe_rx3_eq_new_txcoeff;
  wire [3:0]pipe_rx3_eq_txpreset;
  wire [1:0]pipe_rx3_eqcontrol;
  wire pipe_rx3_eqdone;
  wire [2:0]pipe_rx3_eqpreset;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire [3:0]pipe_rx_slide;
  wire [3:0]pipe_rx_syncdone;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_in;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxphaligndone;
  wire [3:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [3:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [11:0]pipe_rxstatus;
  wire [3:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [27:0]pipe_sync_fsm_rx;
  wire [23:0]pipe_sync_fsm_tx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [31:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [16:0]pipe_tx0_eqcoeff;
  wire [1:0]pipe_tx0_eqcontrol;
  wire [5:0]pipe_tx0_eqdeemph;
  wire pipe_tx0_eqdone;
  wire [3:0]pipe_tx0_eqpreset;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [31:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [16:0]pipe_tx1_eqcoeff;
  wire [1:0]pipe_tx1_eqcontrol;
  wire [5:0]pipe_tx1_eqdeemph;
  wire pipe_tx1_eqdone;
  wire [3:0]pipe_tx1_eqpreset;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [31:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [16:0]pipe_tx2_eqcoeff;
  wire [1:0]pipe_tx2_eqcontrol;
  wire [5:0]pipe_tx2_eqdeemph;
  wire pipe_tx2_eqdone;
  wire [3:0]pipe_tx2_eqpreset;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [31:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [16:0]pipe_tx3_eqcoeff;
  wire [1:0]pipe_tx3_eqcontrol;
  wire [5:0]pipe_tx3_eqdeemph;
  wire pipe_tx3_eqdone;
  wire [3:0]pipe_tx3_eqpreset;
  wire [1:0]pipe_tx3_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire [1:0]pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire [1:0]qpll_drp_reset;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire [127:0]s_axis_cc_tdata;
  wire [3:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [127:0]s_axis_rq_tdata;
  wire [3:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  assign common_commands_out[16] = \<const0> ;
  assign common_commands_out[15] = \<const0> ;
  assign common_commands_out[14] = \<const0> ;
  assign common_commands_out[13] = \<const0> ;
  assign common_commands_out[12] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = ext_ch_gt_drpclk;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = int_oobclk_out;
  assign int_qplllock_out[1] = \<const0> ;
  assign int_qplllock_out[0] = \^int_qplllock_out [0];
  assign int_qplloutclk_out[1] = \<const0> ;
  assign int_qplloutclk_out[0] = \^int_qplloutclk_out [0];
  assign int_qplloutrefclk_out[1] = \<const0> ;
  assign int_qplloutrefclk_out[0] = \^int_qplloutrefclk_out [0];
  assign int_rxoutclk_out[3] = \<const0> ;
  assign int_rxoutclk_out[2] = \<const0> ;
  assign int_rxoutclk_out[1] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[3] = \<const0> ;
  assign pipe_debug_0[2] = \<const0> ;
  assign pipe_debug_0[1] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[3] = \<const0> ;
  assign pipe_debug_1[2] = \<const0> ;
  assign pipe_debug_1[1] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[3] = \<const0> ;
  assign pipe_debug_2[2] = \<const0> ;
  assign pipe_debug_2[1] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[3] = \<const0> ;
  assign pipe_debug_3[2] = \<const0> ;
  assign pipe_debug_3[1] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[3] = \<const0> ;
  assign pipe_debug_4[2] = \<const0> ;
  assign pipe_debug_4[1] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[3] = \<const0> ;
  assign pipe_debug_5[2] = \<const0> ;
  assign pipe_debug_5[1] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[3] = \<const0> ;
  assign pipe_debug_6[2] = \<const0> ;
  assign pipe_debug_6[1] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[3] = \<const0> ;
  assign pipe_debug_7[2] = \<const0> ;
  assign pipe_debug_7[1] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[3] = \<const0> ;
  assign pipe_debug_8[2] = \<const0> ;
  assign pipe_debug_8[1] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[3] = \<const0> ;
  assign pipe_debug_9[2] = \<const0> ;
  assign pipe_debug_9[1] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_drp_fsm[27:22] = \^pipe_drp_fsm [27:22];
  assign pipe_drp_fsm[21] = gt_ch_drp_rdy[3];
  assign pipe_drp_fsm[20:15] = \^pipe_drp_fsm [20:15];
  assign pipe_drp_fsm[14] = gt_ch_drp_rdy[2];
  assign pipe_drp_fsm[13:8] = \^pipe_drp_fsm [13:8];
  assign pipe_drp_fsm[7] = gt_ch_drp_rdy[1];
  assign pipe_drp_fsm[6:1] = \^pipe_drp_fsm [6:1];
  assign pipe_drp_fsm[0] = gt_ch_drp_rdy[0];
  assign pipe_gen3_out = \<const0> ;
  assign pipe_qpll_lock[0] = \^int_qplllock_out [0];
  assign pipe_tx_0_sigs[69] = \<const0> ;
  assign pipe_tx_0_sigs[68] = \<const0> ;
  assign pipe_tx_0_sigs[67] = \<const0> ;
  assign pipe_tx_0_sigs[66] = \<const0> ;
  assign pipe_tx_0_sigs[65] = \<const0> ;
  assign pipe_tx_0_sigs[64] = \<const0> ;
  assign pipe_tx_0_sigs[63] = \<const0> ;
  assign pipe_tx_0_sigs[62] = \<const0> ;
  assign pipe_tx_0_sigs[61] = \<const0> ;
  assign pipe_tx_0_sigs[60] = \<const0> ;
  assign pipe_tx_0_sigs[59] = \<const0> ;
  assign pipe_tx_0_sigs[58] = \<const0> ;
  assign pipe_tx_0_sigs[57] = \<const0> ;
  assign pipe_tx_0_sigs[56] = \<const0> ;
  assign pipe_tx_0_sigs[55] = \<const0> ;
  assign pipe_tx_0_sigs[54] = \<const0> ;
  assign pipe_tx_0_sigs[53] = \<const0> ;
  assign pipe_tx_0_sigs[52] = \<const0> ;
  assign pipe_tx_0_sigs[51] = \<const0> ;
  assign pipe_tx_0_sigs[50] = \<const0> ;
  assign pipe_tx_0_sigs[49] = \<const0> ;
  assign pipe_tx_0_sigs[48] = \<const0> ;
  assign pipe_tx_0_sigs[47] = \<const0> ;
  assign pipe_tx_0_sigs[46] = \<const0> ;
  assign pipe_tx_0_sigs[45] = \<const0> ;
  assign pipe_tx_0_sigs[44] = \<const0> ;
  assign pipe_tx_0_sigs[43] = \<const0> ;
  assign pipe_tx_0_sigs[42] = \<const0> ;
  assign pipe_tx_0_sigs[41] = \<const0> ;
  assign pipe_tx_0_sigs[40] = \<const0> ;
  assign pipe_tx_0_sigs[39] = \<const0> ;
  assign pipe_tx_0_sigs[38] = \<const0> ;
  assign pipe_tx_0_sigs[37] = \<const0> ;
  assign pipe_tx_0_sigs[36] = \<const0> ;
  assign pipe_tx_0_sigs[35] = \<const0> ;
  assign pipe_tx_0_sigs[34] = \<const0> ;
  assign pipe_tx_0_sigs[33] = \<const0> ;
  assign pipe_tx_0_sigs[32] = \<const0> ;
  assign pipe_tx_0_sigs[31] = \<const0> ;
  assign pipe_tx_0_sigs[30] = \<const0> ;
  assign pipe_tx_0_sigs[29] = \<const0> ;
  assign pipe_tx_0_sigs[28] = \<const0> ;
  assign pipe_tx_0_sigs[27] = \<const0> ;
  assign pipe_tx_0_sigs[26] = \<const0> ;
  assign pipe_tx_0_sigs[25] = \<const0> ;
  assign pipe_tx_0_sigs[24] = \<const0> ;
  assign pipe_tx_0_sigs[23] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[69] = \<const0> ;
  assign pipe_tx_1_sigs[68] = \<const0> ;
  assign pipe_tx_1_sigs[67] = \<const0> ;
  assign pipe_tx_1_sigs[66] = \<const0> ;
  assign pipe_tx_1_sigs[65] = \<const0> ;
  assign pipe_tx_1_sigs[64] = \<const0> ;
  assign pipe_tx_1_sigs[63] = \<const0> ;
  assign pipe_tx_1_sigs[62] = \<const0> ;
  assign pipe_tx_1_sigs[61] = \<const0> ;
  assign pipe_tx_1_sigs[60] = \<const0> ;
  assign pipe_tx_1_sigs[59] = \<const0> ;
  assign pipe_tx_1_sigs[58] = \<const0> ;
  assign pipe_tx_1_sigs[57] = \<const0> ;
  assign pipe_tx_1_sigs[56] = \<const0> ;
  assign pipe_tx_1_sigs[55] = \<const0> ;
  assign pipe_tx_1_sigs[54] = \<const0> ;
  assign pipe_tx_1_sigs[53] = \<const0> ;
  assign pipe_tx_1_sigs[52] = \<const0> ;
  assign pipe_tx_1_sigs[51] = \<const0> ;
  assign pipe_tx_1_sigs[50] = \<const0> ;
  assign pipe_tx_1_sigs[49] = \<const0> ;
  assign pipe_tx_1_sigs[48] = \<const0> ;
  assign pipe_tx_1_sigs[47] = \<const0> ;
  assign pipe_tx_1_sigs[46] = \<const0> ;
  assign pipe_tx_1_sigs[45] = \<const0> ;
  assign pipe_tx_1_sigs[44] = \<const0> ;
  assign pipe_tx_1_sigs[43] = \<const0> ;
  assign pipe_tx_1_sigs[42] = \<const0> ;
  assign pipe_tx_1_sigs[41] = \<const0> ;
  assign pipe_tx_1_sigs[40] = \<const0> ;
  assign pipe_tx_1_sigs[39] = \<const0> ;
  assign pipe_tx_1_sigs[38] = \<const0> ;
  assign pipe_tx_1_sigs[37] = \<const0> ;
  assign pipe_tx_1_sigs[36] = \<const0> ;
  assign pipe_tx_1_sigs[35] = \<const0> ;
  assign pipe_tx_1_sigs[34] = \<const0> ;
  assign pipe_tx_1_sigs[33] = \<const0> ;
  assign pipe_tx_1_sigs[32] = \<const0> ;
  assign pipe_tx_1_sigs[31] = \<const0> ;
  assign pipe_tx_1_sigs[30] = \<const0> ;
  assign pipe_tx_1_sigs[29] = \<const0> ;
  assign pipe_tx_1_sigs[28] = \<const0> ;
  assign pipe_tx_1_sigs[27] = \<const0> ;
  assign pipe_tx_1_sigs[26] = \<const0> ;
  assign pipe_tx_1_sigs[25] = \<const0> ;
  assign pipe_tx_1_sigs[24] = \<const0> ;
  assign pipe_tx_1_sigs[23] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[69] = \<const0> ;
  assign pipe_tx_2_sigs[68] = \<const0> ;
  assign pipe_tx_2_sigs[67] = \<const0> ;
  assign pipe_tx_2_sigs[66] = \<const0> ;
  assign pipe_tx_2_sigs[65] = \<const0> ;
  assign pipe_tx_2_sigs[64] = \<const0> ;
  assign pipe_tx_2_sigs[63] = \<const0> ;
  assign pipe_tx_2_sigs[62] = \<const0> ;
  assign pipe_tx_2_sigs[61] = \<const0> ;
  assign pipe_tx_2_sigs[60] = \<const0> ;
  assign pipe_tx_2_sigs[59] = \<const0> ;
  assign pipe_tx_2_sigs[58] = \<const0> ;
  assign pipe_tx_2_sigs[57] = \<const0> ;
  assign pipe_tx_2_sigs[56] = \<const0> ;
  assign pipe_tx_2_sigs[55] = \<const0> ;
  assign pipe_tx_2_sigs[54] = \<const0> ;
  assign pipe_tx_2_sigs[53] = \<const0> ;
  assign pipe_tx_2_sigs[52] = \<const0> ;
  assign pipe_tx_2_sigs[51] = \<const0> ;
  assign pipe_tx_2_sigs[50] = \<const0> ;
  assign pipe_tx_2_sigs[49] = \<const0> ;
  assign pipe_tx_2_sigs[48] = \<const0> ;
  assign pipe_tx_2_sigs[47] = \<const0> ;
  assign pipe_tx_2_sigs[46] = \<const0> ;
  assign pipe_tx_2_sigs[45] = \<const0> ;
  assign pipe_tx_2_sigs[44] = \<const0> ;
  assign pipe_tx_2_sigs[43] = \<const0> ;
  assign pipe_tx_2_sigs[42] = \<const0> ;
  assign pipe_tx_2_sigs[41] = \<const0> ;
  assign pipe_tx_2_sigs[40] = \<const0> ;
  assign pipe_tx_2_sigs[39] = \<const0> ;
  assign pipe_tx_2_sigs[38] = \<const0> ;
  assign pipe_tx_2_sigs[37] = \<const0> ;
  assign pipe_tx_2_sigs[36] = \<const0> ;
  assign pipe_tx_2_sigs[35] = \<const0> ;
  assign pipe_tx_2_sigs[34] = \<const0> ;
  assign pipe_tx_2_sigs[33] = \<const0> ;
  assign pipe_tx_2_sigs[32] = \<const0> ;
  assign pipe_tx_2_sigs[31] = \<const0> ;
  assign pipe_tx_2_sigs[30] = \<const0> ;
  assign pipe_tx_2_sigs[29] = \<const0> ;
  assign pipe_tx_2_sigs[28] = \<const0> ;
  assign pipe_tx_2_sigs[27] = \<const0> ;
  assign pipe_tx_2_sigs[26] = \<const0> ;
  assign pipe_tx_2_sigs[25] = \<const0> ;
  assign pipe_tx_2_sigs[24] = \<const0> ;
  assign pipe_tx_2_sigs[23] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[69] = \<const0> ;
  assign pipe_tx_3_sigs[68] = \<const0> ;
  assign pipe_tx_3_sigs[67] = \<const0> ;
  assign pipe_tx_3_sigs[66] = \<const0> ;
  assign pipe_tx_3_sigs[65] = \<const0> ;
  assign pipe_tx_3_sigs[64] = \<const0> ;
  assign pipe_tx_3_sigs[63] = \<const0> ;
  assign pipe_tx_3_sigs[62] = \<const0> ;
  assign pipe_tx_3_sigs[61] = \<const0> ;
  assign pipe_tx_3_sigs[60] = \<const0> ;
  assign pipe_tx_3_sigs[59] = \<const0> ;
  assign pipe_tx_3_sigs[58] = \<const0> ;
  assign pipe_tx_3_sigs[57] = \<const0> ;
  assign pipe_tx_3_sigs[56] = \<const0> ;
  assign pipe_tx_3_sigs[55] = \<const0> ;
  assign pipe_tx_3_sigs[54] = \<const0> ;
  assign pipe_tx_3_sigs[53] = \<const0> ;
  assign pipe_tx_3_sigs[52] = \<const0> ;
  assign pipe_tx_3_sigs[51] = \<const0> ;
  assign pipe_tx_3_sigs[50] = \<const0> ;
  assign pipe_tx_3_sigs[49] = \<const0> ;
  assign pipe_tx_3_sigs[48] = \<const0> ;
  assign pipe_tx_3_sigs[47] = \<const0> ;
  assign pipe_tx_3_sigs[46] = \<const0> ;
  assign pipe_tx_3_sigs[45] = \<const0> ;
  assign pipe_tx_3_sigs[44] = \<const0> ;
  assign pipe_tx_3_sigs[43] = \<const0> ;
  assign pipe_tx_3_sigs[42] = \<const0> ;
  assign pipe_tx_3_sigs[41] = \<const0> ;
  assign pipe_tx_3_sigs[40] = \<const0> ;
  assign pipe_tx_3_sigs[39] = \<const0> ;
  assign pipe_tx_3_sigs[38] = \<const0> ;
  assign pipe_tx_3_sigs[37] = \<const0> ;
  assign pipe_tx_3_sigs[36] = \<const0> ;
  assign pipe_tx_3_sigs[35] = \<const0> ;
  assign pipe_tx_3_sigs[34] = \<const0> ;
  assign pipe_tx_3_sigs[33] = \<const0> ;
  assign pipe_tx_3_sigs[32] = \<const0> ;
  assign pipe_tx_3_sigs[31] = \<const0> ;
  assign pipe_tx_3_sigs[30] = \<const0> ;
  assign pipe_tx_3_sigs[29] = \<const0> ;
  assign pipe_tx_3_sigs[28] = \<const0> ;
  assign pipe_tx_3_sigs[27] = \<const0> ;
  assign pipe_tx_3_sigs[26] = \<const0> ;
  assign pipe_tx_3_sigs[25] = \<const0> ;
  assign pipe_tx_3_sigs[24] = \<const0> ;
  assign pipe_tx_3_sigs[23] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[69] = \<const0> ;
  assign pipe_tx_4_sigs[68] = \<const0> ;
  assign pipe_tx_4_sigs[67] = \<const0> ;
  assign pipe_tx_4_sigs[66] = \<const0> ;
  assign pipe_tx_4_sigs[65] = \<const0> ;
  assign pipe_tx_4_sigs[64] = \<const0> ;
  assign pipe_tx_4_sigs[63] = \<const0> ;
  assign pipe_tx_4_sigs[62] = \<const0> ;
  assign pipe_tx_4_sigs[61] = \<const0> ;
  assign pipe_tx_4_sigs[60] = \<const0> ;
  assign pipe_tx_4_sigs[59] = \<const0> ;
  assign pipe_tx_4_sigs[58] = \<const0> ;
  assign pipe_tx_4_sigs[57] = \<const0> ;
  assign pipe_tx_4_sigs[56] = \<const0> ;
  assign pipe_tx_4_sigs[55] = \<const0> ;
  assign pipe_tx_4_sigs[54] = \<const0> ;
  assign pipe_tx_4_sigs[53] = \<const0> ;
  assign pipe_tx_4_sigs[52] = \<const0> ;
  assign pipe_tx_4_sigs[51] = \<const0> ;
  assign pipe_tx_4_sigs[50] = \<const0> ;
  assign pipe_tx_4_sigs[49] = \<const0> ;
  assign pipe_tx_4_sigs[48] = \<const0> ;
  assign pipe_tx_4_sigs[47] = \<const0> ;
  assign pipe_tx_4_sigs[46] = \<const0> ;
  assign pipe_tx_4_sigs[45] = \<const0> ;
  assign pipe_tx_4_sigs[44] = \<const0> ;
  assign pipe_tx_4_sigs[43] = \<const0> ;
  assign pipe_tx_4_sigs[42] = \<const0> ;
  assign pipe_tx_4_sigs[41] = \<const0> ;
  assign pipe_tx_4_sigs[40] = \<const0> ;
  assign pipe_tx_4_sigs[39] = \<const0> ;
  assign pipe_tx_4_sigs[38] = \<const0> ;
  assign pipe_tx_4_sigs[37] = \<const0> ;
  assign pipe_tx_4_sigs[36] = \<const0> ;
  assign pipe_tx_4_sigs[35] = \<const0> ;
  assign pipe_tx_4_sigs[34] = \<const0> ;
  assign pipe_tx_4_sigs[33] = \<const0> ;
  assign pipe_tx_4_sigs[32] = \<const0> ;
  assign pipe_tx_4_sigs[31] = \<const0> ;
  assign pipe_tx_4_sigs[30] = \<const0> ;
  assign pipe_tx_4_sigs[29] = \<const0> ;
  assign pipe_tx_4_sigs[28] = \<const0> ;
  assign pipe_tx_4_sigs[27] = \<const0> ;
  assign pipe_tx_4_sigs[26] = \<const0> ;
  assign pipe_tx_4_sigs[25] = \<const0> ;
  assign pipe_tx_4_sigs[24] = \<const0> ;
  assign pipe_tx_4_sigs[23] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[69] = \<const0> ;
  assign pipe_tx_5_sigs[68] = \<const0> ;
  assign pipe_tx_5_sigs[67] = \<const0> ;
  assign pipe_tx_5_sigs[66] = \<const0> ;
  assign pipe_tx_5_sigs[65] = \<const0> ;
  assign pipe_tx_5_sigs[64] = \<const0> ;
  assign pipe_tx_5_sigs[63] = \<const0> ;
  assign pipe_tx_5_sigs[62] = \<const0> ;
  assign pipe_tx_5_sigs[61] = \<const0> ;
  assign pipe_tx_5_sigs[60] = \<const0> ;
  assign pipe_tx_5_sigs[59] = \<const0> ;
  assign pipe_tx_5_sigs[58] = \<const0> ;
  assign pipe_tx_5_sigs[57] = \<const0> ;
  assign pipe_tx_5_sigs[56] = \<const0> ;
  assign pipe_tx_5_sigs[55] = \<const0> ;
  assign pipe_tx_5_sigs[54] = \<const0> ;
  assign pipe_tx_5_sigs[53] = \<const0> ;
  assign pipe_tx_5_sigs[52] = \<const0> ;
  assign pipe_tx_5_sigs[51] = \<const0> ;
  assign pipe_tx_5_sigs[50] = \<const0> ;
  assign pipe_tx_5_sigs[49] = \<const0> ;
  assign pipe_tx_5_sigs[48] = \<const0> ;
  assign pipe_tx_5_sigs[47] = \<const0> ;
  assign pipe_tx_5_sigs[46] = \<const0> ;
  assign pipe_tx_5_sigs[45] = \<const0> ;
  assign pipe_tx_5_sigs[44] = \<const0> ;
  assign pipe_tx_5_sigs[43] = \<const0> ;
  assign pipe_tx_5_sigs[42] = \<const0> ;
  assign pipe_tx_5_sigs[41] = \<const0> ;
  assign pipe_tx_5_sigs[40] = \<const0> ;
  assign pipe_tx_5_sigs[39] = \<const0> ;
  assign pipe_tx_5_sigs[38] = \<const0> ;
  assign pipe_tx_5_sigs[37] = \<const0> ;
  assign pipe_tx_5_sigs[36] = \<const0> ;
  assign pipe_tx_5_sigs[35] = \<const0> ;
  assign pipe_tx_5_sigs[34] = \<const0> ;
  assign pipe_tx_5_sigs[33] = \<const0> ;
  assign pipe_tx_5_sigs[32] = \<const0> ;
  assign pipe_tx_5_sigs[31] = \<const0> ;
  assign pipe_tx_5_sigs[30] = \<const0> ;
  assign pipe_tx_5_sigs[29] = \<const0> ;
  assign pipe_tx_5_sigs[28] = \<const0> ;
  assign pipe_tx_5_sigs[27] = \<const0> ;
  assign pipe_tx_5_sigs[26] = \<const0> ;
  assign pipe_tx_5_sigs[25] = \<const0> ;
  assign pipe_tx_5_sigs[24] = \<const0> ;
  assign pipe_tx_5_sigs[23] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[69] = \<const0> ;
  assign pipe_tx_6_sigs[68] = \<const0> ;
  assign pipe_tx_6_sigs[67] = \<const0> ;
  assign pipe_tx_6_sigs[66] = \<const0> ;
  assign pipe_tx_6_sigs[65] = \<const0> ;
  assign pipe_tx_6_sigs[64] = \<const0> ;
  assign pipe_tx_6_sigs[63] = \<const0> ;
  assign pipe_tx_6_sigs[62] = \<const0> ;
  assign pipe_tx_6_sigs[61] = \<const0> ;
  assign pipe_tx_6_sigs[60] = \<const0> ;
  assign pipe_tx_6_sigs[59] = \<const0> ;
  assign pipe_tx_6_sigs[58] = \<const0> ;
  assign pipe_tx_6_sigs[57] = \<const0> ;
  assign pipe_tx_6_sigs[56] = \<const0> ;
  assign pipe_tx_6_sigs[55] = \<const0> ;
  assign pipe_tx_6_sigs[54] = \<const0> ;
  assign pipe_tx_6_sigs[53] = \<const0> ;
  assign pipe_tx_6_sigs[52] = \<const0> ;
  assign pipe_tx_6_sigs[51] = \<const0> ;
  assign pipe_tx_6_sigs[50] = \<const0> ;
  assign pipe_tx_6_sigs[49] = \<const0> ;
  assign pipe_tx_6_sigs[48] = \<const0> ;
  assign pipe_tx_6_sigs[47] = \<const0> ;
  assign pipe_tx_6_sigs[46] = \<const0> ;
  assign pipe_tx_6_sigs[45] = \<const0> ;
  assign pipe_tx_6_sigs[44] = \<const0> ;
  assign pipe_tx_6_sigs[43] = \<const0> ;
  assign pipe_tx_6_sigs[42] = \<const0> ;
  assign pipe_tx_6_sigs[41] = \<const0> ;
  assign pipe_tx_6_sigs[40] = \<const0> ;
  assign pipe_tx_6_sigs[39] = \<const0> ;
  assign pipe_tx_6_sigs[38] = \<const0> ;
  assign pipe_tx_6_sigs[37] = \<const0> ;
  assign pipe_tx_6_sigs[36] = \<const0> ;
  assign pipe_tx_6_sigs[35] = \<const0> ;
  assign pipe_tx_6_sigs[34] = \<const0> ;
  assign pipe_tx_6_sigs[33] = \<const0> ;
  assign pipe_tx_6_sigs[32] = \<const0> ;
  assign pipe_tx_6_sigs[31] = \<const0> ;
  assign pipe_tx_6_sigs[30] = \<const0> ;
  assign pipe_tx_6_sigs[29] = \<const0> ;
  assign pipe_tx_6_sigs[28] = \<const0> ;
  assign pipe_tx_6_sigs[27] = \<const0> ;
  assign pipe_tx_6_sigs[26] = \<const0> ;
  assign pipe_tx_6_sigs[25] = \<const0> ;
  assign pipe_tx_6_sigs[24] = \<const0> ;
  assign pipe_tx_6_sigs[23] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[69] = \<const0> ;
  assign pipe_tx_7_sigs[68] = \<const0> ;
  assign pipe_tx_7_sigs[67] = \<const0> ;
  assign pipe_tx_7_sigs[66] = \<const0> ;
  assign pipe_tx_7_sigs[65] = \<const0> ;
  assign pipe_tx_7_sigs[64] = \<const0> ;
  assign pipe_tx_7_sigs[63] = \<const0> ;
  assign pipe_tx_7_sigs[62] = \<const0> ;
  assign pipe_tx_7_sigs[61] = \<const0> ;
  assign pipe_tx_7_sigs[60] = \<const0> ;
  assign pipe_tx_7_sigs[59] = \<const0> ;
  assign pipe_tx_7_sigs[58] = \<const0> ;
  assign pipe_tx_7_sigs[57] = \<const0> ;
  assign pipe_tx_7_sigs[56] = \<const0> ;
  assign pipe_tx_7_sigs[55] = \<const0> ;
  assign pipe_tx_7_sigs[54] = \<const0> ;
  assign pipe_tx_7_sigs[53] = \<const0> ;
  assign pipe_tx_7_sigs[52] = \<const0> ;
  assign pipe_tx_7_sigs[51] = \<const0> ;
  assign pipe_tx_7_sigs[50] = \<const0> ;
  assign pipe_tx_7_sigs[49] = \<const0> ;
  assign pipe_tx_7_sigs[48] = \<const0> ;
  assign pipe_tx_7_sigs[47] = \<const0> ;
  assign pipe_tx_7_sigs[46] = \<const0> ;
  assign pipe_tx_7_sigs[45] = \<const0> ;
  assign pipe_tx_7_sigs[44] = \<const0> ;
  assign pipe_tx_7_sigs[43] = \<const0> ;
  assign pipe_tx_7_sigs[42] = \<const0> ;
  assign pipe_tx_7_sigs[41] = \<const0> ;
  assign pipe_tx_7_sigs[40] = \<const0> ;
  assign pipe_tx_7_sigs[39] = \<const0> ;
  assign pipe_tx_7_sigs[38] = \<const0> ;
  assign pipe_tx_7_sigs[37] = \<const0> ;
  assign pipe_tx_7_sigs[36] = \<const0> ;
  assign pipe_tx_7_sigs[35] = \<const0> ;
  assign pipe_tx_7_sigs[34] = \<const0> ;
  assign pipe_tx_7_sigs[33] = \<const0> ;
  assign pipe_tx_7_sigs[32] = \<const0> ;
  assign pipe_tx_7_sigs[31] = \<const0> ;
  assign pipe_tx_7_sigs[30] = \<const0> ;
  assign pipe_tx_7_sigs[29] = \<const0> ;
  assign pipe_tx_7_sigs[28] = \<const0> ;
  assign pipe_tx_7_sigs[27] = \<const0> ;
  assign pipe_tx_7_sigs[26] = \<const0> ;
  assign pipe_tx_7_sigs[25] = \<const0> ;
  assign pipe_tx_7_sigs[24] = \<const0> ;
  assign pipe_tx_7_sigs[23] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk = int_userclk2_out;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
pcie3_7x_0_pcie3_7x_0_gt_top gt_top_i
       (.INT_MMCM_LOCK_OUT(mmcm_lock),
        .INT_OOBCLK_OUT(int_oobclk_out),
        .INT_USERCLK2_OUT(int_userclk2_out),
        .O1(pipe_rate_fsm[9:5]),
        .O2(pipe_rx2_eq_adapt_done),
        .O3(pipe_rate_fsm[14:10]),
        .O4(pipe_rx3_eq_adapt_done),
        .O5(pipe_rate_fsm[19:15]),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(pipe_rx0_eq_new_txcoeff),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(pipe_rx1_eq_new_txcoeff),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(pipe_rx2_eq_new_txcoeff),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(pipe_rx3_eq_new_txcoeff),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PIPE_DRP_FSM({\^pipe_drp_fsm [27:22],\^pipe_drp_fsm [20:15],\^pipe_drp_fsm [13:8],\^pipe_drp_fsm [6:1]}),
        .PIPE_GEN3_RDY(pipe_rx_syncdone),
        .PIPE_JTAG_RDY(gt_ch_drp_rdy),
        .PIPE_POWERDOWN({pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_QRST_FSM(pipe_qrst_fsm),
        .PIPE_RXDATA({pipe_rx3_data,pipe_rx2_data,pipe_rx1_data,pipe_rx0_data}),
        .PIPE_RXDATAK({pipe_rx3_char_is_k,pipe_rx2_char_is_k,pipe_rx1_char_is_k,pipe_rx0_char_is_k}),
        .PIPE_RXELECIDLE({pipe_rx3_elec_idle,pipe_rx2_elec_idle,pipe_rx1_elec_idle,pipe_rx0_elec_idle}),
        .PIPE_RXEQ_CONTROL({pipe_rx3_eqcontrol,pipe_rx2_eqcontrol,pipe_rx1_eqcontrol,pipe_rx0_eqcontrol}),
        .PIPE_RXEQ_DONE({pipe_rx3_eqdone,pipe_rx2_eqdone,pipe_rx1_eqdone,pipe_rx0_eqdone}),
        .PIPE_RXEQ_LFFS({pipe_rx3_eq_lffs,pipe_rx2_eq_lffs,pipe_rx1_eq_lffs,pipe_rx0_eq_lffs}),
        .PIPE_RXEQ_PRESET({pipe_rx3_eqpreset,pipe_rx2_eqpreset,pipe_rx1_eqpreset,pipe_rx0_eqpreset}),
        .PIPE_RXEQ_TXPRESET({pipe_rx3_eq_txpreset,pipe_rx2_eq_txpreset,pipe_rx1_eq_txpreset,pipe_rx0_eq_txpreset}),
        .PIPE_RXPHALIGNDONE(pipe_rxphaligndone),
        .PIPE_RXPOLARITY({pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_RXSLIDE(pipe_rx_slide),
        .PIPE_SYNC_FSM_TX(pipe_sync_fsm_tx),
        .PIPE_TXCOMPLIANCE({pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXDEEMPH(pipe_tx_deemph),
        .PIPE_TXELECIDLE({pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PIPE_TXEQ_COEFF({pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0],pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0],pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0],pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .PIPE_TXEQ_CONTROL({pipe_tx3_eqcontrol,pipe_tx2_eqcontrol,pipe_tx1_eqcontrol,pipe_tx0_eqcontrol}),
        .PIPE_TXEQ_DEEMPH({pipe_tx3_eqdeemph,pipe_tx2_eqdeemph,pipe_tx1_eqdeemph,pipe_tx0_eqdeemph}),
        .PIPE_TXEQ_DONE({pipe_tx3_eqdone,pipe_tx2_eqdone,pipe_tx1_eqdone,pipe_tx0_eqdone}),
        .PIPE_TXEQ_PRESET({pipe_tx3_eqpreset,pipe_tx2_eqpreset,pipe_tx1_eqpreset,pipe_tx0_eqpreset}),
        .Q(n_71_gt_top_i),
        .USER_RXEQ_ADAPT_DONE(pipe_rx1_eq_adapt_done),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpclk(ext_ch_gt_drpclk),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .int_qplllock_out(\^int_qplllock_out ),
        .int_qplloutclk_out(\^int_qplloutclk_out ),
        .int_qplloutrefclk_out(\^int_qplloutrefclk_out ),
        .int_userclk1_out(int_userclk1_out),
        .out({pipe_rst_fsm[4],pipe_rst_idle}),
        .out0(pipe_rate_fsm[4:0]),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_cpll_lock(pipe_cpll_lock),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm[3:0]),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset));
pcie3_7x_0_pcie3_7x_0_pcie_top pcie_top_i
       (.CLK(int_userclk2_out),
        .I1(\force_adapt_i/speed_change ),
        .O1(n_1148_pcie_top_i),
        .O2(n_1149_pcie_top_i),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(pipe_rx0_eq_new_txcoeff),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(pipe_rx1_eq_new_txcoeff),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(pipe_rx2_eq_new_txcoeff),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(pipe_rx3_eq_new_txcoeff),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PIPE_GEN3_RDY(pipe_rx_syncdone),
        .PIPE_POWERDOWN({pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_RXDATA({pipe_rx3_data,pipe_rx2_data,pipe_rx1_data,pipe_rx0_data}),
        .PIPE_RXDATAK({pipe_rx3_char_is_k,pipe_rx2_char_is_k,pipe_rx1_char_is_k,pipe_rx0_char_is_k}),
        .PIPE_RXELECIDLE({pipe_rx3_elec_idle,pipe_rx2_elec_idle,pipe_rx1_elec_idle,pipe_rx0_elec_idle}),
        .PIPE_RXEQ_CONTROL({pipe_rx3_eqcontrol,pipe_rx2_eqcontrol,pipe_rx1_eqcontrol,pipe_rx0_eqcontrol}),
        .PIPE_RXEQ_DONE({pipe_rx3_eqdone,pipe_rx2_eqdone,pipe_rx1_eqdone,pipe_rx0_eqdone}),
        .PIPE_RXEQ_LFFS({pipe_rx3_eq_lffs,pipe_rx2_eq_lffs,pipe_rx1_eq_lffs,pipe_rx0_eq_lffs}),
        .PIPE_RXEQ_PRESET({pipe_rx3_eqpreset,pipe_rx2_eqpreset,pipe_rx1_eqpreset,pipe_rx0_eqpreset}),
        .PIPE_RXEQ_TXPRESET({pipe_rx3_eq_txpreset,pipe_rx2_eq_txpreset,pipe_rx1_eq_txpreset,pipe_rx0_eq_txpreset}),
        .PIPE_RXPOLARITY({pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_RXSLIDE(pipe_rx_slide),
        .PIPE_TXCOMPLIANCE({pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXDEEMPH(pipe_tx_deemph),
        .PIPE_TXELECIDLE({pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PIPE_TXEQ_COEFF({pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0],pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0],pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0],pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .PIPE_TXEQ_CONTROL({pipe_tx3_eqcontrol,pipe_tx2_eqcontrol,pipe_tx1_eqcontrol,pipe_tx0_eqcontrol}),
        .PIPE_TXEQ_DEEMPH({pipe_tx3_eqdeemph,pipe_tx2_eqdeemph,pipe_tx1_eqdeemph,pipe_tx0_eqdeemph}),
        .PIPE_TXEQ_DONE({pipe_tx3_eqdone,pipe_tx2_eqdone,pipe_tx1_eqdone,pipe_tx0_eqdone}),
        .PIPE_TXEQ_PRESET({pipe_tx3_eqpreset,pipe_tx2_eqpreset,pipe_tx1_eqpreset,pipe_tx0_eqpreset}),
        .Q(n_71_gt_top_i),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .int_oobclk_out(int_oobclk_out),
        .int_userclk1_out(int_userclk1_out),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mmcm_lock(mmcm_lock),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_adapt_done(pipe_rx1_eq_adapt_done),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_adapt_done(pipe_rx2_eq_adapt_done),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_adapt_done(pipe_rx3_eq_adapt_done),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .speed_change(\force_adapt_i/speed_change ),
        .sys_reset(sys_reset),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
FDPE user_reset_int_reg
       (.C(int_userclk2_out),
        .CE(\<const1> ),
        .D(n_1148_pcie_top_i),
        .PRE(n_1149_pcie_top_i),
        .Q(user_reset_int));
FDPE user_reset_reg
       (.C(int_userclk2_out),
        .CE(\<const1> ),
        .D(user_reset_int),
        .PRE(n_1149_pcie_top_i),
        .Q(user_reset));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_7vx
   (cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_input_update_done,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mc_update_done,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    D,
    cfg_tph_stt_write_enable,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPERX0EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX3EQCONTROL,
    PIPE_TXDATAK,
    PIPE_TXEQ_CONTROL,
    PIPE_POWERDOWN,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    ADDRARDADDR,
    PIPE_RXEQ_PRESET,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    CFGTPHSTTWRITEDATA,
    PIPE_TXDATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    CFGTPHSTTWRITEBYTEVALID,
    pcie_rq_seq_num,
    PIPE_RXEQ_TXPRESET,
    PIPE_TXEQ_PRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    PIPE_RXEQ_LFFS,
    PIPE_TXEQ_DEEMPH,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PIPE_RXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    user_lnk_up,
    O1,
    O2,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_input_update_request,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    out6,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    cfg_tph_stt_read_data_valid,
    int_userclk1_out,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    pcie_cq_np_req,
    int_oobclk_out,
    pipe_reset_n,
    PIPE_RXELECIDLE,
    PIPE_RXEQ_DONE,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_eq_adapt_done,
    pipe_rx1_eq_lffs_sel,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_eq_adapt_done,
    pipe_rx2_eq_lffs_sel,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_eq_adapt_done,
    pipe_rx3_eq_lffs_sel,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    PIPE_TXEQ_DONE,
    reset_n,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    CLK,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_COEFF,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    PIPE_RXDATAK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    DOADO,
    PIPERX0DATA,
    PIPERX1DATA,
    PIPERX2DATA,
    PIPERX3DATA,
    PIPERX6DATA,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PIPE_GEN3_RDY,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    user_reset_int,
    sys_reset);
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_input_update_done;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mc_update_done;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output D;
  output cfg_tph_stt_write_enable;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [3:0]PIPE_RXPOLARITY;
  output [3:0]PIPE_TXCOMPLIANCE;
  output [3:0]PIPE_TXELECIDLE;
  output [0:0]PIPE_TXDEEMPH;
  output pipe_tx_rcvr_det;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPERX0EQCONTROL;
  output [1:0]PIPERX1EQCONTROL;
  output [1:0]PIPERX2EQCONTROL;
  output [1:0]PIPERX3EQCONTROL;
  output [7:0]PIPE_TXDATAK;
  output [7:0]PIPE_TXEQ_CONTROL;
  output [7:0]PIPE_POWERDOWN;
  output [1:0]PIPETXRATE;
  output [127:0]m_axis_cq_tdata;
  output [127:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]ADDRARDADDR;
  output [11:0]PIPE_RXEQ_PRESET;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]CFGTPHSTTWRITEDATA;
  output [127:0]PIPE_TXDATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]CFGTPHSTTWRITEBYTEVALID;
  output [3:0]pcie_rq_seq_num;
  output [15:0]PIPE_RXEQ_TXPRESET;
  output [15:0]PIPE_TXEQ_PRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [23:0]PIPE_RXEQ_LFFS;
  output [23:0]PIPE_TXEQ_DEEMPH;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [3:0]m_axis_cq_tkeep;
  output [3:0]m_axis_rc_tkeep;
  output [3:0]PIPE_RXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output user_lnk_up;
  output O1;
  output O2;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_input_update_request;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input out6;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input cfg_tph_stt_read_data_valid;
  input int_userclk1_out;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input mgmt_reset_n;
  input mgmt_sticky_reset_n;
  input pcie_cq_np_req;
  input int_oobclk_out;
  input pipe_reset_n;
  input [3:0]PIPE_RXELECIDLE;
  input [3:0]PIPE_RXEQ_DONE;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_eq_adapt_done;
  input pipe_rx1_eq_lffs_sel;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_eq_adapt_done;
  input pipe_rx2_eq_lffs_sel;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_eq_adapt_done;
  input pipe_rx3_eq_lffs_sel;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input [3:0]PIPE_TXEQ_DONE;
  input reset_n;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input CLK;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [63:0]PIPE_TXEQ_COEFF;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [7:0]PIPE_RXDATAK;
  input [21:0]m_axis_cq_tready;
  input [21:0]m_axis_rc_tready;
  input [127:0]s_axis_cc_tdata;
  input [127:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [11:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [31:0]DOADO;
  input [31:0]PIPERX0DATA;
  input [31:0]PIPERX1DATA;
  input [31:0]PIPERX2DATA;
  input [31:0]PIPERX3DATA;
  input [31:0]PIPERX6DATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [3:0]PIPE_GEN3_RDY;
  input [3:0]s_axis_cc_tkeep;
  input [3:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input user_reset_int;
  input sys_reset;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CLK;
  wire D;
  wire [31:0]DOADO;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [71:0]MICOMPLETIONRAMWRITEDATAL;
  wire [71:0]MICOMPLETIONRAMWRITEDATAU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [8:0]MIREQUESTRAMREADADDRESSA;
  wire [8:0]MIREQUESTRAMREADADDRESSB;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [8:0]MIREQUESTRAMWRITEADDRESSA;
  wire [8:0]MIREQUESTRAMWRITEADDRESSB;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire O1;
  wire O2;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX1DATA;
  wire [1:0]PIPERX1EQCONTROL;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX2DATA;
  wire [1:0]PIPERX2EQCONTROL;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX3DATA;
  wire [1:0]PIPERX3EQCONTROL;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX6DATA;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [3:0]PIPE_GEN3_RDY;
  wire [7:0]PIPE_POWERDOWN;
  wire [7:0]PIPE_RXDATAK;
  wire [3:0]PIPE_RXELECIDLE;
  wire [3:0]PIPE_RXEQ_DONE;
  wire [23:0]PIPE_RXEQ_LFFS;
  wire [11:0]PIPE_RXEQ_PRESET;
  wire [15:0]PIPE_RXEQ_TXPRESET;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_RXSLIDE;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [63:0]PIPE_TXEQ_COEFF;
  wire [7:0]PIPE_TXEQ_CONTROL;
  wire [23:0]PIPE_TXEQ_DEEMPH;
  wire [3:0]PIPE_TXEQ_DONE;
  wire [15:0]PIPE_TXEQ_PRESET;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire int_oobclk_out;
  wire int_userclk1_out;
  wire [127:0]m_axis_cq_tdata;
  wire [3:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [127:0]m_axis_rc_tdata;
  wire [3:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire [127:0]mim_cpl_rdata;
  wire [15:0]mim_cpl_rdop;
  wire [127:0]mim_rep_rdata;
  wire [15:0]mim_rep_rdop;
  wire [127:0]mim_req_rdata;
  wire [15:0]mim_req_rdop;
  wire n_10_PCIE_3_0_i;
  wire n_17_PCIE_3_0_i;
  wire n_2101_PCIE_3_0_i;
  wire n_2102_PCIE_3_0_i;
  wire n_2103_PCIE_3_0_i;
  wire n_2104_PCIE_3_0_i;
  wire n_2109_PCIE_3_0_i;
  wire n_2110_PCIE_3_0_i;
  wire n_2111_PCIE_3_0_i;
  wire n_2112_PCIE_3_0_i;
  wire n_433_PCIE_3_0_i;
  wire n_434_PCIE_3_0_i;
  wire n_435_PCIE_3_0_i;
  wire n_436_PCIE_3_0_i;
  wire n_437_PCIE_3_0_i;
  wire n_438_PCIE_3_0_i;
  wire n_439_PCIE_3_0_i;
  wire n_440_PCIE_3_0_i;
  wire n_441_PCIE_3_0_i;
  wire n_442_PCIE_3_0_i;
  wire n_443_PCIE_3_0_i;
  wire n_444_PCIE_3_0_i;
  wire n_445_PCIE_3_0_i;
  wire n_446_PCIE_3_0_i;
  wire n_447_PCIE_3_0_i;
  wire n_448_PCIE_3_0_i;
  wire n_45_PCIE_3_0_i;
  wire n_47_PCIE_3_0_i;
  wire n_49_PCIE_3_0_i;
  wire n_51_PCIE_3_0_i;
  wire n_53_PCIE_3_0_i;
  wire n_553_PCIE_3_0_i;
  wire n_554_PCIE_3_0_i;
  wire n_55_PCIE_3_0_i;
  wire n_561_PCIE_3_0_i;
  wire n_562_PCIE_3_0_i;
  wire n_569_PCIE_3_0_i;
  wire n_570_PCIE_3_0_i;
  wire n_577_PCIE_3_0_i;
  wire n_578_PCIE_3_0_i;
  wire n_57_PCIE_3_0_i;
  wire n_59_PCIE_3_0_i;
  wire n_613_PCIE_3_0_i;
  wire n_614_PCIE_3_0_i;
  wire n_615_PCIE_3_0_i;
  wire n_616_PCIE_3_0_i;
  wire n_617_PCIE_3_0_i;
  wire n_618_PCIE_3_0_i;
  wire n_619_PCIE_3_0_i;
  wire n_620_PCIE_3_0_i;
  wire n_621_PCIE_3_0_i;
  wire n_622_PCIE_3_0_i;
  wire n_623_PCIE_3_0_i;
  wire n_624_PCIE_3_0_i;
  wire n_625_PCIE_3_0_i;
  wire n_626_PCIE_3_0_i;
  wire n_627_PCIE_3_0_i;
  wire n_628_PCIE_3_0_i;
  wire n_629_PCIE_3_0_i;
  wire n_630_PCIE_3_0_i;
  wire n_631_PCIE_3_0_i;
  wire n_632_PCIE_3_0_i;
  wire n_633_PCIE_3_0_i;
  wire n_634_PCIE_3_0_i;
  wire n_635_PCIE_3_0_i;
  wire n_636_PCIE_3_0_i;
  wire n_637_PCIE_3_0_i;
  wire n_638_PCIE_3_0_i;
  wire n_639_PCIE_3_0_i;
  wire n_640_PCIE_3_0_i;
  wire n_641_PCIE_3_0_i;
  wire n_642_PCIE_3_0_i;
  wire n_643_PCIE_3_0_i;
  wire n_644_PCIE_3_0_i;
  wire n_645_PCIE_3_0_i;
  wire n_646_PCIE_3_0_i;
  wire n_647_PCIE_3_0_i;
  wire n_648_PCIE_3_0_i;
  wire n_649_PCIE_3_0_i;
  wire n_650_PCIE_3_0_i;
  wire n_651_PCIE_3_0_i;
  wire n_652_PCIE_3_0_i;
  wire n_653_PCIE_3_0_i;
  wire n_654_PCIE_3_0_i;
  wire n_655_PCIE_3_0_i;
  wire n_656_PCIE_3_0_i;
  wire n_657_PCIE_3_0_i;
  wire n_658_PCIE_3_0_i;
  wire n_659_PCIE_3_0_i;
  wire n_660_PCIE_3_0_i;
  wire n_661_PCIE_3_0_i;
  wire n_662_PCIE_3_0_i;
  wire n_663_PCIE_3_0_i;
  wire n_664_PCIE_3_0_i;
  wire n_665_PCIE_3_0_i;
  wire n_666_PCIE_3_0_i;
  wire n_667_PCIE_3_0_i;
  wire n_668_PCIE_3_0_i;
  wire n_669_PCIE_3_0_i;
  wire n_670_PCIE_3_0_i;
  wire n_671_PCIE_3_0_i;
  wire n_672_PCIE_3_0_i;
  wire n_673_PCIE_3_0_i;
  wire n_674_PCIE_3_0_i;
  wire n_675_PCIE_3_0_i;
  wire n_676_PCIE_3_0_i;
  wire n_677_PCIE_3_0_i;
  wire n_678_PCIE_3_0_i;
  wire n_679_PCIE_3_0_i;
  wire n_680_PCIE_3_0_i;
  wire n_681_PCIE_3_0_i;
  wire n_682_PCIE_3_0_i;
  wire n_683_PCIE_3_0_i;
  wire n_684_PCIE_3_0_i;
  wire n_685_PCIE_3_0_i;
  wire n_686_PCIE_3_0_i;
  wire n_687_PCIE_3_0_i;
  wire n_688_PCIE_3_0_i;
  wire n_689_PCIE_3_0_i;
  wire n_690_PCIE_3_0_i;
  wire n_691_PCIE_3_0_i;
  wire n_692_PCIE_3_0_i;
  wire n_693_PCIE_3_0_i;
  wire n_694_PCIE_3_0_i;
  wire n_695_PCIE_3_0_i;
  wire n_696_PCIE_3_0_i;
  wire n_697_PCIE_3_0_i;
  wire n_698_PCIE_3_0_i;
  wire n_699_PCIE_3_0_i;
  wire n_700_PCIE_3_0_i;
  wire n_701_PCIE_3_0_i;
  wire n_702_PCIE_3_0_i;
  wire n_703_PCIE_3_0_i;
  wire n_704_PCIE_3_0_i;
  wire n_705_PCIE_3_0_i;
  wire n_706_PCIE_3_0_i;
  wire n_707_PCIE_3_0_i;
  wire n_708_PCIE_3_0_i;
  wire n_709_PCIE_3_0_i;
  wire n_710_PCIE_3_0_i;
  wire n_711_PCIE_3_0_i;
  wire n_712_PCIE_3_0_i;
  wire n_713_PCIE_3_0_i;
  wire n_714_PCIE_3_0_i;
  wire n_715_PCIE_3_0_i;
  wire n_716_PCIE_3_0_i;
  wire n_717_PCIE_3_0_i;
  wire n_718_PCIE_3_0_i;
  wire n_719_PCIE_3_0_i;
  wire n_720_PCIE_3_0_i;
  wire n_721_PCIE_3_0_i;
  wire n_722_PCIE_3_0_i;
  wire n_723_PCIE_3_0_i;
  wire n_724_PCIE_3_0_i;
  wire n_725_PCIE_3_0_i;
  wire n_726_PCIE_3_0_i;
  wire n_727_PCIE_3_0_i;
  wire n_728_PCIE_3_0_i;
  wire n_729_PCIE_3_0_i;
  wire n_730_PCIE_3_0_i;
  wire n_731_PCIE_3_0_i;
  wire n_732_PCIE_3_0_i;
  wire n_733_PCIE_3_0_i;
  wire n_734_PCIE_3_0_i;
  wire n_735_PCIE_3_0_i;
  wire n_736_PCIE_3_0_i;
  wire n_737_PCIE_3_0_i;
  wire n_738_PCIE_3_0_i;
  wire n_739_PCIE_3_0_i;
  wire n_740_PCIE_3_0_i;
  wire n_741_PCIE_3_0_i;
  wire n_742_PCIE_3_0_i;
  wire n_7_PCIE_3_0_i;
  wire n_80_PCIE_3_0_i;
  wire n_871_PCIE_3_0_i;
  wire n_872_PCIE_3_0_i;
  wire n_873_PCIE_3_0_i;
  wire n_874_PCIE_3_0_i;
  wire n_875_PCIE_3_0_i;
  wire n_876_PCIE_3_0_i;
  wire n_877_PCIE_3_0_i;
  wire n_878_PCIE_3_0_i;
  wire n_879_PCIE_3_0_i;
  wire n_880_PCIE_3_0_i;
  wire n_881_PCIE_3_0_i;
  wire n_882_PCIE_3_0_i;
  wire n_883_PCIE_3_0_i;
  wire n_884_PCIE_3_0_i;
  wire n_885_PCIE_3_0_i;
  wire n_886_PCIE_3_0_i;
  wire n_887_PCIE_3_0_i;
  wire n_888_PCIE_3_0_i;
  wire n_889_PCIE_3_0_i;
  wire n_890_PCIE_3_0_i;
  wire n_891_PCIE_3_0_i;
  wire n_892_PCIE_3_0_i;
  wire n_893_PCIE_3_0_i;
  wire n_894_PCIE_3_0_i;
  wire n_895_PCIE_3_0_i;
  wire n_896_PCIE_3_0_i;
  wire n_897_PCIE_3_0_i;
  wire n_898_PCIE_3_0_i;
  wire n_899_PCIE_3_0_i;
  wire n_8_PCIE_3_0_i;
  wire n_900_PCIE_3_0_i;
  wire n_901_PCIE_3_0_i;
  wire n_902_PCIE_3_0_i;
  wire n_903_PCIE_3_0_i;
  wire n_904_PCIE_3_0_i;
  wire n_905_PCIE_3_0_i;
  wire n_906_PCIE_3_0_i;
  wire n_907_PCIE_3_0_i;
  wire n_908_PCIE_3_0_i;
  wire n_909_PCIE_3_0_i;
  wire n_910_PCIE_3_0_i;
  wire n_911_PCIE_3_0_i;
  wire n_912_PCIE_3_0_i;
  wire n_913_PCIE_3_0_i;
  wire n_914_PCIE_3_0_i;
  wire n_915_PCIE_3_0_i;
  wire n_916_PCIE_3_0_i;
  wire n_917_PCIE_3_0_i;
  wire n_918_PCIE_3_0_i;
  wire n_919_PCIE_3_0_i;
  wire n_920_PCIE_3_0_i;
  wire n_921_PCIE_3_0_i;
  wire n_922_PCIE_3_0_i;
  wire n_923_PCIE_3_0_i;
  wire n_924_PCIE_3_0_i;
  wire n_925_PCIE_3_0_i;
  wire n_926_PCIE_3_0_i;
  wire n_927_PCIE_3_0_i;
  wire n_928_PCIE_3_0_i;
  wire n_929_PCIE_3_0_i;
  wire n_930_PCIE_3_0_i;
  wire n_931_PCIE_3_0_i;
  wire n_932_PCIE_3_0_i;
  wire n_933_PCIE_3_0_i;
  wire n_934_PCIE_3_0_i;
  wire n_935_PCIE_3_0_i;
  wire n_936_PCIE_3_0_i;
  wire n_937_PCIE_3_0_i;
  wire n_938_PCIE_3_0_i;
  wire n_939_PCIE_3_0_i;
  wire n_940_PCIE_3_0_i;
  wire n_941_PCIE_3_0_i;
  wire n_942_PCIE_3_0_i;
  wire n_943_PCIE_3_0_i;
  wire n_944_PCIE_3_0_i;
  wire n_945_PCIE_3_0_i;
  wire n_946_PCIE_3_0_i;
  wire n_947_PCIE_3_0_i;
  wire n_948_PCIE_3_0_i;
  wire n_949_PCIE_3_0_i;
  wire n_950_PCIE_3_0_i;
  wire n_951_PCIE_3_0_i;
  wire n_952_PCIE_3_0_i;
  wire n_953_PCIE_3_0_i;
  wire n_954_PCIE_3_0_i;
  wire n_955_PCIE_3_0_i;
  wire n_956_PCIE_3_0_i;
  wire n_957_PCIE_3_0_i;
  wire n_958_PCIE_3_0_i;
  wire n_959_PCIE_3_0_i;
  wire n_960_PCIE_3_0_i;
  wire n_961_PCIE_3_0_i;
  wire n_962_PCIE_3_0_i;
  wire n_963_PCIE_3_0_i;
  wire n_964_PCIE_3_0_i;
  wire n_965_PCIE_3_0_i;
  wire n_966_PCIE_3_0_i;
  wire n_967_PCIE_3_0_i;
  wire n_968_PCIE_3_0_i;
  wire n_969_PCIE_3_0_i;
  wire n_970_PCIE_3_0_i;
  wire n_971_PCIE_3_0_i;
  wire n_972_PCIE_3_0_i;
  wire n_973_PCIE_3_0_i;
  wire n_974_PCIE_3_0_i;
  wire n_975_PCIE_3_0_i;
  wire n_976_PCIE_3_0_i;
  wire n_977_PCIE_3_0_i;
  wire n_978_PCIE_3_0_i;
  wire n_979_PCIE_3_0_i;
  wire n_980_PCIE_3_0_i;
  wire n_981_PCIE_3_0_i;
  wire n_982_PCIE_3_0_i;
  wire n_983_PCIE_3_0_i;
  wire n_984_PCIE_3_0_i;
  wire n_985_PCIE_3_0_i;
  wire n_986_PCIE_3_0_i;
  wire n_987_PCIE_3_0_i;
  wire n_988_PCIE_3_0_i;
  wire n_989_PCIE_3_0_i;
  wire n_990_PCIE_3_0_i;
  wire n_991_PCIE_3_0_i;
  wire n_992_PCIE_3_0_i;
  wire n_993_PCIE_3_0_i;
  wire n_994_PCIE_3_0_i;
  wire n_995_PCIE_3_0_i;
  wire n_996_PCIE_3_0_i;
  wire n_997_PCIE_3_0_i;
  wire n_998_PCIE_3_0_i;
  wire n_9_PCIE_3_0_i;
  wire out6;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_reset_n;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_adapt_done;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_adapt_done;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_adapt_done;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [1:0]pipe_rx4_eqcontrol_pcie;
  wire [5:0]pipe_rx4_eqlp_lffs;
  wire [3:0]pipe_rx4_eqlp_txpreset;
  wire [2:0]pipe_rx4_eqpreset;
  wire pipe_rx4_polarity;
  wire [1:0]pipe_rx5_eqcontrol_pcie;
  wire [5:0]pipe_rx5_eqlp_lffs;
  wire [3:0]pipe_rx5_eqlp_txpreset;
  wire [2:0]pipe_rx5_eqpreset;
  wire pipe_rx5_polarity;
  wire [1:0]pipe_rx6_eqcontrol_pcie;
  wire [5:0]pipe_rx6_eqlp_lffs;
  wire [3:0]pipe_rx6_eqlp_txpreset;
  wire [2:0]pipe_rx6_eqpreset;
  wire pipe_rx6_polarity;
  wire [1:0]pipe_rx7_eqcontrol_pcie;
  wire [5:0]pipe_rx7_eqlp_lffs;
  wire [3:0]pipe_rx7_eqlp_txpreset;
  wire [2:0]pipe_rx7_eqpreset;
  wire pipe_rx7_polarity;
  wire [7:4]pipe_rx_slide;
  wire [11:0]pipe_rxstatus;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [31:0]pipe_tx4_data;
  wire pipe_tx4_data_valid;
  wire pipe_tx4_elec_idle;
  wire [1:0]pipe_tx4_eqcontrol;
  wire [5:0]pipe_tx4_eqdeemph;
  wire [3:0]pipe_tx4_eqpreset;
  wire [1:0]pipe_tx4_powerdown;
  wire pipe_tx4_start_block;
  wire [1:0]pipe_tx4_syncheader;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [31:0]pipe_tx5_data;
  wire pipe_tx5_data_valid;
  wire pipe_tx5_elec_idle;
  wire [1:0]pipe_tx5_eqcontrol;
  wire [5:0]pipe_tx5_eqdeemph;
  wire [3:0]pipe_tx5_eqpreset;
  wire [1:0]pipe_tx5_powerdown;
  wire pipe_tx5_start_block;
  wire [1:0]pipe_tx5_syncheader;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [31:0]pipe_tx6_data;
  wire pipe_tx6_data_valid;
  wire pipe_tx6_elec_idle;
  wire [1:0]pipe_tx6_eqcontrol;
  wire [5:0]pipe_tx6_eqdeemph;
  wire [3:0]pipe_tx6_eqpreset;
  wire [1:0]pipe_tx6_powerdown;
  wire pipe_tx6_start_block;
  wire [1:0]pipe_tx6_syncheader;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [31:0]pipe_tx7_data;
  wire pipe_tx7_data_valid;
  wire pipe_tx7_elec_idle;
  wire [1:0]pipe_tx7_eqcontrol;
  wire [5:0]pipe_tx7_eqdeemph;
  wire [3:0]pipe_tx7_eqpreset;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx7_start_block;
  wire [1:0]pipe_tx7_syncheader;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_reset;
  wire pipe_tx_swing;
  wire reset_n;
  wire [127:0]s_axis_cc_tdata;
  wire [3:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [127:0]s_axis_rq_tdata;
  wire [3:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset_int;
  wire [1:0]NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED;
  wire [1:0]NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* S = "true" *) 
   PCIE_3_0 #(
    .ARI_CAP_ENABLE("FALSE"),
    .AXISTEN_IF_CC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_CC_PARITY_CHK("FALSE"),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_ENABLE_CLIENT_TAG("TRUE"),
    .AXISTEN_IF_ENABLE_MSG_ROUTE(18'h00000),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC("FALSE"),
    .AXISTEN_IF_RC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RC_STRADDLE("FALSE"),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RQ_PARITY_CHK("FALSE"),
    .AXISTEN_IF_WIDTH(2'h1),
    .CRM_CORE_CLK_FREQ_500("TRUE"),
    .CRM_USER_CLK_FREQ(2'h2),
    .DNSTREAM_LINK_NUM(8'h00),
    .GEN3_PCS_AUTO_REALIGN(2'h1),
    .GEN3_PCS_RX_ELECIDLE_INTERNAL("TRUE"),
    .LL_ACK_TIMEOUT(9'h000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_CPL_FC_UPDATE_TIMER(16'h0000),
    .LL_CPL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_FC_UPDATE_TIMER(16'h0000),
    .LL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_NP_FC_UPDATE_TIMER(16'h0000),
    .LL_NP_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_P_FC_UPDATE_TIMER(16'h0000),
    .LL_P_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_REPLAY_TIMEOUT(9'h000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(0),
    .LTR_TX_MESSAGE_MINIMUM_INTERVAL(10'h0FA),
    .LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE("FALSE"),
    .LTR_TX_MESSAGE_ON_LTR_ENABLE("FALSE"),
    .PF0_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF0_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF0_AER_CAP_NEXTPTR(12'h300),
    .PF0_ARI_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXT_FUNC(8'h00),
    .PF0_ARI_CAP_VER(4'h1),
    .PF0_BAR0_APERTURE_SIZE(5'h03),
    .PF0_BAR0_CONTROL(3'h4),
    .PF0_BAR1_APERTURE_SIZE(5'h00),
    .PF0_BAR1_CONTROL(3'h0),
    .PF0_BAR2_APERTURE_SIZE(5'h00),
    .PF0_BAR2_CONTROL(3'h0),
    .PF0_BAR3_APERTURE_SIZE(5'h00),
    .PF0_BAR3_CONTROL(3'h0),
    .PF0_BAR4_APERTURE_SIZE(5'h00),
    .PF0_BAR4_CONTROL(3'h0),
    .PF0_BAR5_APERTURE_SIZE(5'h00),
    .PF0_BAR5_CONTROL(3'h0),
    .PF0_BIST_REGISTER(8'h00),
    .PF0_CAPABILITY_POINTER(8'h80),
    .PF0_CLASS_CODE(24'h058000),
    .PF0_DEVICE_ID(16'h7034),
    .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE("TRUE"),
    .PF0_DEV_CAP2_LTR_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_OBFF_SUPPORT(2'h0),
    .PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .PF0_DEV_CAP_ENDPOINT_L1_LATENCY(0),
    .PF0_DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF0_DPA_CAP_NEXTPTR(12'h300),
    .PF0_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF0_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF0_DPA_CAP_VER(4'h1),
    .PF0_DSN_CAP_NEXTPTR(12'h300),
    .PF0_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF0_EXPANSION_ROM_ENABLE("FALSE"),
    .PF0_INTERRUPT_LINE(8'h00),
    .PF0_INTERRUPT_PIN(3'h0),
    .PF0_LINK_CAP_ASPM_SUPPORT(0),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_STATUS_SLOT_CLOCK_CONFIG("FALSE"),
    .PF0_LTR_CAP_MAX_NOSNOOP_LAT(10'h000),
    .PF0_LTR_CAP_MAX_SNOOP_LAT(10'h000),
    .PF0_LTR_CAP_NEXTPTR(12'h300),
    .PF0_LTR_CAP_VER(4'h1),
    .PF0_MSIX_CAP_NEXTPTR(8'h00),
    .PF0_MSIX_CAP_PBA_BIR(0),
    .PF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_BIR(0),
    .PF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF0_MSI_CAP_MULTIMSGCAP(0),
    .PF0_MSI_CAP_NEXTPTR(8'hC0),
    .PF0_PB_CAP_NEXTPTR(12'h274),
    .PF0_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF0_PB_CAP_VER(4'h1),
    .PF0_PM_CAP_ID(8'h01),
    .PF0_PM_CAP_NEXTPTR(8'h90),
    .PF0_PM_CAP_PMESUPPORT_D0("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D1("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D3HOT("FALSE"),
    .PF0_PM_CAP_SUPP_D1_STATE("FALSE"),
    .PF0_PM_CAP_VER_ID(3'h3),
    .PF0_PM_CSR_NOSOFTRESET("TRUE"),
    .PF0_RBAR_CAP_ENABLE("FALSE"),
    .PF0_RBAR_CAP_INDEX0(3'h0),
    .PF0_RBAR_CAP_INDEX1(3'h0),
    .PF0_RBAR_CAP_INDEX2(3'h0),
    .PF0_RBAR_CAP_NEXTPTR(12'h300),
    .PF0_RBAR_CAP_SIZE0(20'h00000),
    .PF0_RBAR_CAP_SIZE1(20'h00000),
    .PF0_RBAR_CAP_SIZE2(20'h00000),
    .PF0_RBAR_CAP_VER(4'h1),
    .PF0_RBAR_NUM(3'h1),
    .PF0_REVISION_ID(8'h00),
    .PF0_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR0_CONTROL(3'h0),
    .PF0_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR1_CONTROL(3'h0),
    .PF0_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR2_CONTROL(3'h0),
    .PF0_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR3_CONTROL(3'h0),
    .PF0_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR4_CONTROL(3'h0),
    .PF0_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR5_CONTROL(3'h0),
    .PF0_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF0_SRIOV_CAP_NEXTPTR(12'h300),
    .PF0_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF0_SRIOV_CAP_VER(4'h0),
    .PF0_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF0_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF0_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF0_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF0_SUBSYSTEM_ID(16'h0007),
    .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF0_TPHR_CAP_ENABLE("FALSE"),
    .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF0_TPHR_CAP_NEXTPTR(12'h300),
    .PF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF0_TPHR_CAP_VER(4'h1),
    .PF0_VC_CAP_NEXTPTR(12'h000),
    .PF0_VC_CAP_VER(4'h1),
    .PF1_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF1_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF1_AER_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXT_FUNC(8'h00),
    .PF1_BAR0_APERTURE_SIZE(5'h00),
    .PF1_BAR0_CONTROL(3'h0),
    .PF1_BAR1_APERTURE_SIZE(5'h00),
    .PF1_BAR1_CONTROL(3'h0),
    .PF1_BAR2_APERTURE_SIZE(5'h00),
    .PF1_BAR2_CONTROL(3'h0),
    .PF1_BAR3_APERTURE_SIZE(5'h00),
    .PF1_BAR3_CONTROL(3'h0),
    .PF1_BAR4_APERTURE_SIZE(5'h00),
    .PF1_BAR4_CONTROL(3'h0),
    .PF1_BAR5_APERTURE_SIZE(5'h00),
    .PF1_BAR5_CONTROL(3'h0),
    .PF1_BIST_REGISTER(8'h00),
    .PF1_CAPABILITY_POINTER(8'h80),
    .PF1_CLASS_CODE(24'h058000),
    .PF1_DEVICE_ID(16'h7011),
    .PF1_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF1_DPA_CAP_NEXTPTR(12'h000),
    .PF1_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF1_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF1_DPA_CAP_VER(4'h1),
    .PF1_DSN_CAP_NEXTPTR(12'h000),
    .PF1_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF1_EXPANSION_ROM_ENABLE("FALSE"),
    .PF1_INTERRUPT_LINE(8'h00),
    .PF1_INTERRUPT_PIN(3'h0),
    .PF1_MSIX_CAP_NEXTPTR(8'h00),
    .PF1_MSIX_CAP_PBA_BIR(0),
    .PF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_BIR(0),
    .PF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF1_MSI_CAP_MULTIMSGCAP(0),
    .PF1_MSI_CAP_NEXTPTR(8'h00),
    .PF1_PB_CAP_NEXTPTR(12'h000),
    .PF1_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF1_PB_CAP_VER(4'h1),
    .PF1_PM_CAP_ID(8'h01),
    .PF1_PM_CAP_NEXTPTR(8'h00),
    .PF1_PM_CAP_VER_ID(3'h3),
    .PF1_RBAR_CAP_ENABLE("FALSE"),
    .PF1_RBAR_CAP_INDEX0(3'h0),
    .PF1_RBAR_CAP_INDEX1(3'h0),
    .PF1_RBAR_CAP_INDEX2(3'h0),
    .PF1_RBAR_CAP_NEXTPTR(12'h000),
    .PF1_RBAR_CAP_SIZE0(20'h00000),
    .PF1_RBAR_CAP_SIZE1(20'h00000),
    .PF1_RBAR_CAP_SIZE2(20'h00000),
    .PF1_RBAR_CAP_VER(4'h1),
    .PF1_RBAR_NUM(3'h1),
    .PF1_REVISION_ID(8'h00),
    .PF1_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR0_CONTROL(3'h0),
    .PF1_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR1_CONTROL(3'h0),
    .PF1_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR2_CONTROL(3'h0),
    .PF1_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR3_CONTROL(3'h0),
    .PF1_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR4_CONTROL(3'h0),
    .PF1_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR5_CONTROL(3'h0),
    .PF1_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF1_SRIOV_CAP_NEXTPTR(12'h000),
    .PF1_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF1_SRIOV_CAP_VER(4'h0),
    .PF1_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF1_SRIOV_FUNC_DEP_LINK(16'h0001),
    .PF1_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF1_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF1_SUBSYSTEM_ID(16'h0007),
    .PF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF1_TPHR_CAP_ENABLE("FALSE"),
    .PF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF1_TPHR_CAP_NEXTPTR(12'h000),
    .PF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF1_TPHR_CAP_VER(4'h1),
    .PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .PL_DISABLE_GEN3_DC_BALANCE("FALSE"),
    .PL_DISABLE_SCRAMBLING("FALSE"),
    .PL_DISABLE_UPCONFIG_CAPABLE("FALSE"),
    .PL_EQ_ADAPT_DISABLE_COEFF_CHECK("FALSE"),
    .PL_EQ_ADAPT_DISABLE_PRESET_CHECK("FALSE"),
    .PL_EQ_ADAPT_ITER_COUNT(5'h02),
    .PL_EQ_ADAPT_REJECT_RETRY_COUNT(2'h1),
    .PL_EQ_BYPASS_PHASE23("FALSE"),
    .PL_EQ_SHORT_ADAPT_PHASE("FALSE"),
    .PL_LANE0_EQ_CONTROL(16'h3400),
    .PL_LANE1_EQ_CONTROL(16'h3400),
    .PL_LANE2_EQ_CONTROL(16'h3400),
    .PL_LANE3_EQ_CONTROL(16'h3400),
    .PL_LANE4_EQ_CONTROL(16'h3400),
    .PL_LANE5_EQ_CONTROL(16'h3400),
    .PL_LANE6_EQ_CONTROL(16'h3400),
    .PL_LANE7_EQ_CONTROL(16'h3400),
    .PL_LINK_CAP_MAX_LINK_SPEED(3'h4),
    .PL_LINK_CAP_MAX_LINK_WIDTH(4'h4),
    .PL_N_FTS_COMCLK_GEN1(255),
    .PL_N_FTS_COMCLK_GEN2(255),
    .PL_N_FTS_COMCLK_GEN3(255),
    .PL_N_FTS_GEN1(255),
    .PL_N_FTS_GEN2(255),
    .PL_N_FTS_GEN3(255),
    .PL_SIM_FAST_LINK_TRAINING("FALSE"),
    .PL_UPSTREAM_FACING("TRUE"),
    .PM_ASPML0S_TIMEOUT(16'h05DC),
    .PM_ASPML1_ENTRY_DELAY(20'h00ABE),
    .PM_ENABLE_SLOT_POWER_CAPTURE("TRUE"),
    .PM_L1_REENTRY_DELAY(32'h000061A8),
    .PM_PME_SERVICE_TIMEOUT_DELAY(20'h186A0),
    .PM_PME_TURNOFF_ACK_DELAY(16'h0064),
    .SIM_VERSION("1.0"),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SRIOV_CAP_ENABLE("FALSE"),
    .TL_COMPL_TIMEOUT_REG0(24'hBEBC20),
    .TL_COMPL_TIMEOUT_REG1(28'h3211620),
    .TL_CREDITS_CD(12'h000),
    .TL_CREDITS_CH(8'h00),
    .TL_CREDITS_NPD(12'h028),
    .TL_CREDITS_NPH(8'h20),
    .TL_CREDITS_PD(12'h198),
    .TL_CREDITS_PH(8'h20),
    .TL_ENABLE_MESSAGE_RID_CHECK_ENABLE("TRUE"),
    .TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_MODE_ENABLE("FALSE"),
    .TL_PF_ENABLE_REG("FALSE"),
    .TL_TAG_MGMT_ENABLE("TRUE"),
    .VF0_ARI_CAP_NEXTPTR(12'h000),
    .VF0_CAPABILITY_POINTER(8'h80),
    .VF0_MSIX_CAP_PBA_BIR(0),
    .VF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_BIR(0),
    .VF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF0_MSI_CAP_MULTIMSGCAP(0),
    .VF0_PM_CAP_ID(8'h01),
    .VF0_PM_CAP_NEXTPTR(8'h00),
    .VF0_PM_CAP_VER_ID(3'h3),
    .VF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF0_TPHR_CAP_ENABLE("FALSE"),
    .VF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF0_TPHR_CAP_NEXTPTR(12'h000),
    .VF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF0_TPHR_CAP_VER(4'h1),
    .VF1_ARI_CAP_NEXTPTR(12'h000),
    .VF1_MSIX_CAP_PBA_BIR(0),
    .VF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_BIR(0),
    .VF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF1_MSI_CAP_MULTIMSGCAP(0),
    .VF1_PM_CAP_ID(8'h01),
    .VF1_PM_CAP_NEXTPTR(8'h00),
    .VF1_PM_CAP_VER_ID(3'h3),
    .VF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF1_TPHR_CAP_ENABLE("FALSE"),
    .VF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF1_TPHR_CAP_NEXTPTR(12'h000),
    .VF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF1_TPHR_CAP_VER(4'h1),
    .VF2_ARI_CAP_NEXTPTR(12'h000),
    .VF2_MSIX_CAP_PBA_BIR(0),
    .VF2_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_BIR(0),
    .VF2_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF2_MSI_CAP_MULTIMSGCAP(0),
    .VF2_PM_CAP_ID(8'h01),
    .VF2_PM_CAP_NEXTPTR(8'h00),
    .VF2_PM_CAP_VER_ID(3'h3),
    .VF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF2_TPHR_CAP_ENABLE("FALSE"),
    .VF2_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF2_TPHR_CAP_NEXTPTR(12'h000),
    .VF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF2_TPHR_CAP_VER(4'h1),
    .VF3_ARI_CAP_NEXTPTR(12'h000),
    .VF3_MSIX_CAP_PBA_BIR(0),
    .VF3_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_BIR(0),
    .VF3_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF3_MSI_CAP_MULTIMSGCAP(0),
    .VF3_PM_CAP_ID(8'h01),
    .VF3_PM_CAP_NEXTPTR(8'h00),
    .VF3_PM_CAP_VER_ID(3'h3),
    .VF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF3_TPHR_CAP_ENABLE("FALSE"),
    .VF3_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF3_TPHR_CAP_NEXTPTR(12'h000),
    .VF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF3_TPHR_CAP_VER(4'h1),
    .VF4_ARI_CAP_NEXTPTR(12'h000),
    .VF4_MSIX_CAP_PBA_BIR(0),
    .VF4_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_BIR(0),
    .VF4_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF4_MSI_CAP_MULTIMSGCAP(0),
    .VF4_PM_CAP_ID(8'h01),
    .VF4_PM_CAP_NEXTPTR(8'h00),
    .VF4_PM_CAP_VER_ID(3'h3),
    .VF4_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF4_TPHR_CAP_ENABLE("FALSE"),
    .VF4_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF4_TPHR_CAP_NEXTPTR(12'h000),
    .VF4_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF4_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF4_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF4_TPHR_CAP_VER(4'h1),
    .VF5_ARI_CAP_NEXTPTR(12'h000),
    .VF5_MSIX_CAP_PBA_BIR(0),
    .VF5_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_BIR(0),
    .VF5_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF5_MSI_CAP_MULTIMSGCAP(0),
    .VF5_PM_CAP_ID(8'h01),
    .VF5_PM_CAP_NEXTPTR(8'h00),
    .VF5_PM_CAP_VER_ID(3'h3),
    .VF5_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF5_TPHR_CAP_ENABLE("FALSE"),
    .VF5_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF5_TPHR_CAP_NEXTPTR(12'h000),
    .VF5_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF5_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF5_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF5_TPHR_CAP_VER(4'h1)) 
     PCIE_3_0_i
       (.CFGCONFIGSPACEENABLE(cfg_config_space_enable),
        .CFGCURRENTSPEED(cfg_current_speed),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CFGDPASUBSTATECHANGE(cfg_dpa_substate_change),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGDSPORTNUMBER(cfg_ds_port_number),
        .CFGERRCORIN(cfg_err_cor_in),
        .CFGERRCOROUT(cfg_err_cor_out),
        .CFGERRFATALOUT(cfg_err_fatal_out),
        .CFGERRNONFATALOUT(cfg_err_nonfatal_out),
        .CFGERRUNCORIN(cfg_err_uncor_in),
        .CFGEXTFUNCTIONNUMBER(cfg_ext_function_number),
        .CFGEXTREADDATA(cfg_ext_read_data),
        .CFGEXTREADDATAVALID(cfg_ext_read_data_valid),
        .CFGEXTREADRECEIVED(cfg_ext_read_received),
        .CFGEXTREGISTERNUMBER(cfg_ext_register_number),
        .CFGEXTWRITEBYTEENABLE(cfg_ext_write_byte_enable),
        .CFGEXTWRITEDATA(cfg_ext_write_data),
        .CFGEXTWRITERECEIVED(cfg_ext_write_received),
        .CFGFCCPLD(cfg_fc_cpld),
        .CFGFCCPLH(cfg_fc_cplh),
        .CFGFCNPD(cfg_fc_npd),
        .CFGFCNPH(cfg_fc_nph),
        .CFGFCPD(cfg_fc_pd),
        .CFGFCPH(cfg_fc_ph),
        .CFGFCSEL(cfg_fc_sel),
        .CFGFLRDONE(cfg_flr_done),
        .CFGFLRINPROCESS(cfg_flr_in_process),
        .CFGFUNCTIONPOWERSTATE(cfg_function_power_state),
        .CFGFUNCTIONSTATUS(cfg_function_status),
        .CFGHOTRESETIN(cfg_hot_reset_in),
        .CFGHOTRESETOUT(cfg_hot_reset_out),
        .CFGINPUTUPDATEDONE(cfg_input_update_done),
        .CFGINPUTUPDATEREQUEST(cfg_input_update_request),
        .CFGINTERRUPTAOUTPUT(n_7_PCIE_3_0_i),
        .CFGINTERRUPTBOUTPUT(n_8_PCIE_3_0_i),
        .CFGINTERRUPTCOUTPUT(n_9_PCIE_3_0_i),
        .CFGINTERRUPTDOUTPUT(n_10_PCIE_3_0_i),
        .CFGINTERRUPTINT(cfg_interrupt_int),
        .CFGINTERRUPTMSIATTR(cfg_interrupt_msi_attr),
        .CFGINTERRUPTMSIDATA(cfg_interrupt_msi_data),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msi_enable),
        .CFGINTERRUPTMSIFAIL(cfg_interrupt_msi_fail),
        .CFGINTERRUPTMSIFUNCTIONNUMBER(cfg_interrupt_msi_function_number),
        .CFGINTERRUPTMSIINT(cfg_interrupt_msi_int),
        .CFGINTERRUPTMSIMASKUPDATE(cfg_interrupt_msi_mask_update),
        .CFGINTERRUPTMSIMMENABLE(cfg_interrupt_msi_mmenable),
        .CFGINTERRUPTMSIPENDINGSTATUS(cfg_interrupt_msi_pending_status),
        .CFGINTERRUPTMSISELECT(cfg_interrupt_msi_select),
        .CFGINTERRUPTMSISENT(cfg_interrupt_msi_sent),
        .CFGINTERRUPTMSITPHPRESENT(cfg_interrupt_msi_tph_present),
        .CFGINTERRUPTMSITPHSTTAG(cfg_interrupt_msi_tph_st_tag),
        .CFGINTERRUPTMSITPHTYPE(cfg_interrupt_msi_tph_type),
        .CFGINTERRUPTMSIVFENABLE(cfg_interrupt_msi_vf_enable),
        .CFGINTERRUPTMSIXADDRESS(cfg_interrupt_msix_address),
        .CFGINTERRUPTMSIXDATA(cfg_interrupt_msix_data),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msix_enable),
        .CFGINTERRUPTMSIXFAIL(cfg_interrupt_msix_fail),
        .CFGINTERRUPTMSIXINT(cfg_interrupt_msix_int),
        .CFGINTERRUPTMSIXMASK(cfg_interrupt_msix_mask),
        .CFGINTERRUPTMSIXSENT(cfg_interrupt_msix_sent),
        .CFGINTERRUPTMSIXVFENABLE(cfg_interrupt_msix_vf_enable),
        .CFGINTERRUPTMSIXVFMASK(cfg_interrupt_msix_vf_mask),
        .CFGINTERRUPTPENDING(cfg_interrupt_pending),
        .CFGINTERRUPTSENT(cfg_interrupt_sent),
        .CFGLINKPOWERSTATE(cfg_link_power_state),
        .CFGLINKTRAININGENABLE(cfg_link_training_enable),
        .CFGLOCALERROR(n_17_PCIE_3_0_i),
        .CFGLTRENABLE(cfg_ltr_enable),
        .CFGLTSSMSTATE(cfg_ltssm_state),
        .CFGMAXPAYLOAD(cfg_max_payload),
        .CFGMAXREADREQ(cfg_max_read_req),
        .CFGMCUPDATEDONE(cfg_mc_update_done),
        .CFGMCUPDATEREQUEST(out6),
        .CFGMGMTADDR(cfg_mgmt_addr),
        .CFGMGMTBYTEENABLE(cfg_mgmt_byte_enable),
        .CFGMGMTREAD(cfg_mgmt_read),
        .CFGMGMTREADDATA(cfg_mgmt_read_data),
        .CFGMGMTREADWRITEDONE(cfg_mgmt_read_write_done),
        .CFGMGMTTYPE1CFGREGACCESS(cfg_mgmt_type1_cfg_reg_access),
        .CFGMGMTWRITE(cfg_mgmt_write),
        .CFGMGMTWRITEDATA(cfg_mgmt_write_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDDATA(cfg_msg_received_data),
        .CFGMSGRECEIVEDTYPE(cfg_msg_received_type),
        .CFGMSGTRANSMIT(cfg_msg_transmit),
        .CFGMSGTRANSMITDATA(cfg_msg_transmit_data),
        .CFGMSGTRANSMITDONE(cfg_msg_transmit_done),
        .CFGMSGTRANSMITTYPE(cfg_msg_transmit_type),
        .CFGNEGOTIATEDWIDTH(cfg_negotiated_width),
        .CFGOBFFENABLE(cfg_obff_enable),
        .CFGPERFUNCSTATUSCONTROL(cfg_per_func_status_control),
        .CFGPERFUNCSTATUSDATA(cfg_per_func_status_data),
        .CFGPERFUNCTIONNUMBER(cfg_per_function_number),
        .CFGPERFUNCTIONOUTPUTREQUEST(cfg_per_function_output_request),
        .CFGPERFUNCTIONUPDATEDONE(cfg_per_function_update_done),
        .CFGPHYLINKDOWN(cfg_phy_link_down),
        .CFGPHYLINKSTATUS(cfg_phy_link_status),
        .CFGPLSTATUSCHANGE(cfg_pl_status_change),
        .CFGPOWERSTATECHANGEACK(cfg_power_state_change_ack),
        .CFGPOWERSTATECHANGEINTERRUPT(cfg_power_state_change_interrupt),
        .CFGRCBSTATUS(cfg_rcb_status),
        .CFGREQPMTRANSITIONL23READY(cfg_req_pm_transition_l23_ready),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID(cfg_subsys_vend_id),
        .CFGTPHFUNCTIONNUM(ADDRARDADDR[7:5]),
        .CFGTPHREQUESTERENABLE(cfg_tph_requester_enable),
        .CFGTPHSTMODE(cfg_tph_st_mode),
        .CFGTPHSTTADDRESS(ADDRARDADDR[4:0]),
        .CFGTPHSTTREADDATA(DOADO),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(D),
        .CFGTPHSTTWRITEBYTEVALID(CFGTPHSTTWRITEBYTEVALID),
        .CFGTPHSTTWRITEDATA(CFGTPHSTTWRITEDATA),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGVFFLRDONE(cfg_vf_flr_done),
        .CFGVFFLRINPROCESS(cfg_vf_flr_in_process),
        .CFGVFPOWERSTATE(cfg_vf_power_state),
        .CFGVFSTATUS(cfg_vf_status),
        .CFGVFTPHREQUESTERENABLE(cfg_vf_tph_requester_enable),
        .CFGVFTPHSTMODE(cfg_vf_tph_st_mode),
        .CORECLK(int_userclk1_out),
        .CORECLKMICOMPLETIONRAML(int_userclk1_out),
        .CORECLKMICOMPLETIONRAMU(int_userclk1_out),
        .CORECLKMIREPLAYRAM(int_userclk1_out),
        .CORECLKMIREQUESTRAM(int_userclk1_out),
        .DBGDATAOUT({n_433_PCIE_3_0_i,n_434_PCIE_3_0_i,n_435_PCIE_3_0_i,n_436_PCIE_3_0_i,n_437_PCIE_3_0_i,n_438_PCIE_3_0_i,n_439_PCIE_3_0_i,n_440_PCIE_3_0_i,n_441_PCIE_3_0_i,n_442_PCIE_3_0_i,n_443_PCIE_3_0_i,n_444_PCIE_3_0_i,n_445_PCIE_3_0_i,n_446_PCIE_3_0_i,n_447_PCIE_3_0_i,n_448_PCIE_3_0_i}),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .MAXISCQTDATA({n_615_PCIE_3_0_i,n_616_PCIE_3_0_i,n_617_PCIE_3_0_i,n_618_PCIE_3_0_i,n_619_PCIE_3_0_i,n_620_PCIE_3_0_i,n_621_PCIE_3_0_i,n_622_PCIE_3_0_i,n_623_PCIE_3_0_i,n_624_PCIE_3_0_i,n_625_PCIE_3_0_i,n_626_PCIE_3_0_i,n_627_PCIE_3_0_i,n_628_PCIE_3_0_i,n_629_PCIE_3_0_i,n_630_PCIE_3_0_i,n_631_PCIE_3_0_i,n_632_PCIE_3_0_i,n_633_PCIE_3_0_i,n_634_PCIE_3_0_i,n_635_PCIE_3_0_i,n_636_PCIE_3_0_i,n_637_PCIE_3_0_i,n_638_PCIE_3_0_i,n_639_PCIE_3_0_i,n_640_PCIE_3_0_i,n_641_PCIE_3_0_i,n_642_PCIE_3_0_i,n_643_PCIE_3_0_i,n_644_PCIE_3_0_i,n_645_PCIE_3_0_i,n_646_PCIE_3_0_i,n_647_PCIE_3_0_i,n_648_PCIE_3_0_i,n_649_PCIE_3_0_i,n_650_PCIE_3_0_i,n_651_PCIE_3_0_i,n_652_PCIE_3_0_i,n_653_PCIE_3_0_i,n_654_PCIE_3_0_i,n_655_PCIE_3_0_i,n_656_PCIE_3_0_i,n_657_PCIE_3_0_i,n_658_PCIE_3_0_i,n_659_PCIE_3_0_i,n_660_PCIE_3_0_i,n_661_PCIE_3_0_i,n_662_PCIE_3_0_i,n_663_PCIE_3_0_i,n_664_PCIE_3_0_i,n_665_PCIE_3_0_i,n_666_PCIE_3_0_i,n_667_PCIE_3_0_i,n_668_PCIE_3_0_i,n_669_PCIE_3_0_i,n_670_PCIE_3_0_i,n_671_PCIE_3_0_i,n_672_PCIE_3_0_i,n_673_PCIE_3_0_i,n_674_PCIE_3_0_i,n_675_PCIE_3_0_i,n_676_PCIE_3_0_i,n_677_PCIE_3_0_i,n_678_PCIE_3_0_i,n_679_PCIE_3_0_i,n_680_PCIE_3_0_i,n_681_PCIE_3_0_i,n_682_PCIE_3_0_i,n_683_PCIE_3_0_i,n_684_PCIE_3_0_i,n_685_PCIE_3_0_i,n_686_PCIE_3_0_i,n_687_PCIE_3_0_i,n_688_PCIE_3_0_i,n_689_PCIE_3_0_i,n_690_PCIE_3_0_i,n_691_PCIE_3_0_i,n_692_PCIE_3_0_i,n_693_PCIE_3_0_i,n_694_PCIE_3_0_i,n_695_PCIE_3_0_i,n_696_PCIE_3_0_i,n_697_PCIE_3_0_i,n_698_PCIE_3_0_i,n_699_PCIE_3_0_i,n_700_PCIE_3_0_i,n_701_PCIE_3_0_i,n_702_PCIE_3_0_i,n_703_PCIE_3_0_i,n_704_PCIE_3_0_i,n_705_PCIE_3_0_i,n_706_PCIE_3_0_i,n_707_PCIE_3_0_i,n_708_PCIE_3_0_i,n_709_PCIE_3_0_i,n_710_PCIE_3_0_i,n_711_PCIE_3_0_i,n_712_PCIE_3_0_i,n_713_PCIE_3_0_i,n_714_PCIE_3_0_i,n_715_PCIE_3_0_i,n_716_PCIE_3_0_i,n_717_PCIE_3_0_i,n_718_PCIE_3_0_i,n_719_PCIE_3_0_i,n_720_PCIE_3_0_i,n_721_PCIE_3_0_i,n_722_PCIE_3_0_i,n_723_PCIE_3_0_i,n_724_PCIE_3_0_i,n_725_PCIE_3_0_i,n_726_PCIE_3_0_i,n_727_PCIE_3_0_i,n_728_PCIE_3_0_i,n_729_PCIE_3_0_i,n_730_PCIE_3_0_i,n_731_PCIE_3_0_i,n_732_PCIE_3_0_i,n_733_PCIE_3_0_i,n_734_PCIE_3_0_i,n_735_PCIE_3_0_i,n_736_PCIE_3_0_i,n_737_PCIE_3_0_i,n_738_PCIE_3_0_i,n_739_PCIE_3_0_i,n_740_PCIE_3_0_i,n_741_PCIE_3_0_i,n_742_PCIE_3_0_i,m_axis_cq_tdata}),
        .MAXISCQTKEEP({n_2101_PCIE_3_0_i,n_2102_PCIE_3_0_i,n_2103_PCIE_3_0_i,n_2104_PCIE_3_0_i,m_axis_cq_tkeep}),
        .MAXISCQTLAST(m_axis_cq_tlast),
        .MAXISCQTREADY(m_axis_cq_tready),
        .MAXISCQTUSER(m_axis_cq_tuser),
        .MAXISCQTVALID(m_axis_cq_tvalid),
        .MAXISRCTDATA({n_871_PCIE_3_0_i,n_872_PCIE_3_0_i,n_873_PCIE_3_0_i,n_874_PCIE_3_0_i,n_875_PCIE_3_0_i,n_876_PCIE_3_0_i,n_877_PCIE_3_0_i,n_878_PCIE_3_0_i,n_879_PCIE_3_0_i,n_880_PCIE_3_0_i,n_881_PCIE_3_0_i,n_882_PCIE_3_0_i,n_883_PCIE_3_0_i,n_884_PCIE_3_0_i,n_885_PCIE_3_0_i,n_886_PCIE_3_0_i,n_887_PCIE_3_0_i,n_888_PCIE_3_0_i,n_889_PCIE_3_0_i,n_890_PCIE_3_0_i,n_891_PCIE_3_0_i,n_892_PCIE_3_0_i,n_893_PCIE_3_0_i,n_894_PCIE_3_0_i,n_895_PCIE_3_0_i,n_896_PCIE_3_0_i,n_897_PCIE_3_0_i,n_898_PCIE_3_0_i,n_899_PCIE_3_0_i,n_900_PCIE_3_0_i,n_901_PCIE_3_0_i,n_902_PCIE_3_0_i,n_903_PCIE_3_0_i,n_904_PCIE_3_0_i,n_905_PCIE_3_0_i,n_906_PCIE_3_0_i,n_907_PCIE_3_0_i,n_908_PCIE_3_0_i,n_909_PCIE_3_0_i,n_910_PCIE_3_0_i,n_911_PCIE_3_0_i,n_912_PCIE_3_0_i,n_913_PCIE_3_0_i,n_914_PCIE_3_0_i,n_915_PCIE_3_0_i,n_916_PCIE_3_0_i,n_917_PCIE_3_0_i,n_918_PCIE_3_0_i,n_919_PCIE_3_0_i,n_920_PCIE_3_0_i,n_921_PCIE_3_0_i,n_922_PCIE_3_0_i,n_923_PCIE_3_0_i,n_924_PCIE_3_0_i,n_925_PCIE_3_0_i,n_926_PCIE_3_0_i,n_927_PCIE_3_0_i,n_928_PCIE_3_0_i,n_929_PCIE_3_0_i,n_930_PCIE_3_0_i,n_931_PCIE_3_0_i,n_932_PCIE_3_0_i,n_933_PCIE_3_0_i,n_934_PCIE_3_0_i,n_935_PCIE_3_0_i,n_936_PCIE_3_0_i,n_937_PCIE_3_0_i,n_938_PCIE_3_0_i,n_939_PCIE_3_0_i,n_940_PCIE_3_0_i,n_941_PCIE_3_0_i,n_942_PCIE_3_0_i,n_943_PCIE_3_0_i,n_944_PCIE_3_0_i,n_945_PCIE_3_0_i,n_946_PCIE_3_0_i,n_947_PCIE_3_0_i,n_948_PCIE_3_0_i,n_949_PCIE_3_0_i,n_950_PCIE_3_0_i,n_951_PCIE_3_0_i,n_952_PCIE_3_0_i,n_953_PCIE_3_0_i,n_954_PCIE_3_0_i,n_955_PCIE_3_0_i,n_956_PCIE_3_0_i,n_957_PCIE_3_0_i,n_958_PCIE_3_0_i,n_959_PCIE_3_0_i,n_960_PCIE_3_0_i,n_961_PCIE_3_0_i,n_962_PCIE_3_0_i,n_963_PCIE_3_0_i,n_964_PCIE_3_0_i,n_965_PCIE_3_0_i,n_966_PCIE_3_0_i,n_967_PCIE_3_0_i,n_968_PCIE_3_0_i,n_969_PCIE_3_0_i,n_970_PCIE_3_0_i,n_971_PCIE_3_0_i,n_972_PCIE_3_0_i,n_973_PCIE_3_0_i,n_974_PCIE_3_0_i,n_975_PCIE_3_0_i,n_976_PCIE_3_0_i,n_977_PCIE_3_0_i,n_978_PCIE_3_0_i,n_979_PCIE_3_0_i,n_980_PCIE_3_0_i,n_981_PCIE_3_0_i,n_982_PCIE_3_0_i,n_983_PCIE_3_0_i,n_984_PCIE_3_0_i,n_985_PCIE_3_0_i,n_986_PCIE_3_0_i,n_987_PCIE_3_0_i,n_988_PCIE_3_0_i,n_989_PCIE_3_0_i,n_990_PCIE_3_0_i,n_991_PCIE_3_0_i,n_992_PCIE_3_0_i,n_993_PCIE_3_0_i,n_994_PCIE_3_0_i,n_995_PCIE_3_0_i,n_996_PCIE_3_0_i,n_997_PCIE_3_0_i,n_998_PCIE_3_0_i,m_axis_rc_tdata}),
        .MAXISRCTKEEP({n_2109_PCIE_3_0_i,n_2110_PCIE_3_0_i,n_2111_PCIE_3_0_i,n_2112_PCIE_3_0_i,m_axis_rc_tkeep}),
        .MAXISRCTLAST(m_axis_rc_tlast),
        .MAXISRCTREADY(m_axis_rc_tready),
        .MAXISRCTUSER(m_axis_rc_tuser),
        .MAXISRCTVALID(m_axis_rc_tvalid),
        .MGMTRESETN(mgmt_reset_n),
        .MGMTSTICKYRESETN(mgmt_sticky_reset_n),
        .MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATAL(MICOMPLETIONRAMWRITEDATAL),
        .MICOMPLETIONRAMWRITEDATAU(MICOMPLETIONRAMWRITEDATAU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMREADENABLE(NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED[1:0]),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADADDRESSA(MIREQUESTRAMREADADDRESSA),
        .MIREQUESTRAMREADADDRESSB(MIREQUESTRAMREADADDRESSB),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEADDRESSA(MIREQUESTRAMWRITEADDRESSA),
        .MIREQUESTRAMWRITEADDRESSB(MIREQUESTRAMWRITEADDRESSB),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .PCIECQNPREQ(pcie_cq_np_req),
        .PCIECQNPREQCOUNT(pcie_cq_np_req_count),
        .PCIERQSEQNUM(pcie_rq_seq_num),
        .PCIERQSEQNUMVLD(pcie_rq_seq_num_vld),
        .PCIERQTAG(pcie_rq_tag),
        .PCIERQTAGAV(NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED[1:0]),
        .PCIERQTAGVLD(pcie_rq_tag_vld),
        .PCIETFCNPDAV(pcie_tfc_npd_av),
        .PCIETFCNPHAV(pcie_tfc_nph_av),
        .PIPECLK(int_oobclk_out),
        .PIPEEQFS({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .PIPEEQLF({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .PIPERESETN(pipe_reset_n),
        .PIPERX0CHARISK(PIPE_RXDATAK[1:0]),
        .PIPERX0DATA(PIPERX0DATA),
        .PIPERX0DATAVALID(1'b0),
        .PIPERX0ELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPERX0EQCONTROL(PIPERX0EQCONTROL),
        .PIPERX0EQDONE(PIPE_RXEQ_DONE[0]),
        .PIPERX0EQLPADAPTDONE(pipe_rx0_eq_adapt_done),
        .PIPERX0EQLPLFFS(PIPE_RXEQ_LFFS[5:0]),
        .PIPERX0EQLPLFFSSEL(pipe_rx0_eq_lffs_sel),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX0EQLPTXPRESET(PIPE_RXEQ_TXPRESET[3:0]),
        .PIPERX0EQPRESET(PIPE_RXEQ_PRESET[2:0]),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(PIPE_RXPOLARITY[0]),
        .PIPERX0STARTBLOCK(1'b0),
        .PIPERX0STATUS(pipe_rxstatus[2:0]),
        .PIPERX0SYNCHEADER({1'b0,1'b0}),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHARISK(PIPE_RXDATAK[3:2]),
        .PIPERX1DATA(PIPERX1DATA),
        .PIPERX1DATAVALID(1'b0),
        .PIPERX1ELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPERX1EQCONTROL(PIPERX1EQCONTROL),
        .PIPERX1EQDONE(PIPE_RXEQ_DONE[1]),
        .PIPERX1EQLPADAPTDONE(pipe_rx1_eq_adapt_done),
        .PIPERX1EQLPLFFS(PIPE_RXEQ_LFFS[11:6]),
        .PIPERX1EQLPLFFSSEL(pipe_rx1_eq_lffs_sel),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPTXPRESET(PIPE_RXEQ_TXPRESET[7:4]),
        .PIPERX1EQPRESET(PIPE_RXEQ_PRESET[5:3]),
        .PIPERX1PHYSTATUS(pipe_rx1_phy_status),
        .PIPERX1POLARITY(PIPE_RXPOLARITY[1]),
        .PIPERX1STARTBLOCK(1'b0),
        .PIPERX1STATUS(pipe_rxstatus[5:3]),
        .PIPERX1SYNCHEADER({1'b0,1'b0}),
        .PIPERX1VALID(pipe_rx1_valid),
        .PIPERX2CHARISK(PIPE_RXDATAK[5:4]),
        .PIPERX2DATA(PIPERX2DATA),
        .PIPERX2DATAVALID(1'b0),
        .PIPERX2ELECIDLE(PIPE_RXELECIDLE[2]),
        .PIPERX2EQCONTROL(PIPERX2EQCONTROL),
        .PIPERX2EQDONE(PIPE_RXEQ_DONE[2]),
        .PIPERX2EQLPADAPTDONE(pipe_rx2_eq_adapt_done),
        .PIPERX2EQLPLFFS(PIPE_RXEQ_LFFS[17:12]),
        .PIPERX2EQLPLFFSSEL(pipe_rx2_eq_lffs_sel),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPTXPRESET(PIPE_RXEQ_TXPRESET[11:8]),
        .PIPERX2EQPRESET(PIPE_RXEQ_PRESET[8:6]),
        .PIPERX2PHYSTATUS(pipe_rx2_phy_status),
        .PIPERX2POLARITY(PIPE_RXPOLARITY[2]),
        .PIPERX2STARTBLOCK(1'b0),
        .PIPERX2STATUS(pipe_rxstatus[8:6]),
        .PIPERX2SYNCHEADER({1'b0,1'b0}),
        .PIPERX2VALID(pipe_rx2_valid),
        .PIPERX3CHARISK(PIPE_RXDATAK[7:6]),
        .PIPERX3DATA(PIPERX3DATA),
        .PIPERX3DATAVALID(1'b0),
        .PIPERX3ELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPERX3EQCONTROL(PIPERX3EQCONTROL),
        .PIPERX3EQDONE(PIPE_RXEQ_DONE[3]),
        .PIPERX3EQLPADAPTDONE(pipe_rx3_eq_adapt_done),
        .PIPERX3EQLPLFFS(PIPE_RXEQ_LFFS[23:18]),
        .PIPERX3EQLPLFFSSEL(pipe_rx3_eq_lffs_sel),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPTXPRESET(PIPE_RXEQ_TXPRESET[15:12]),
        .PIPERX3EQPRESET(PIPE_RXEQ_PRESET[11:9]),
        .PIPERX3PHYSTATUS(pipe_rx3_phy_status),
        .PIPERX3POLARITY(PIPE_RXPOLARITY[3]),
        .PIPERX3STARTBLOCK(1'b0),
        .PIPERX3STATUS(pipe_rxstatus[11:9]),
        .PIPERX3SYNCHEADER({1'b0,1'b0}),
        .PIPERX3VALID(pipe_rx3_valid),
        .PIPERX4CHARISK({1'b0,1'b0}),
        .PIPERX4DATA(PIPERX6DATA),
        .PIPERX4DATAVALID(1'b0),
        .PIPERX4ELECIDLE(1'b1),
        .PIPERX4EQCONTROL(pipe_rx4_eqcontrol_pcie),
        .PIPERX4EQDONE(1'b0),
        .PIPERX4EQLPADAPTDONE(1'b0),
        .PIPERX4EQLPLFFS(pipe_rx4_eqlp_lffs),
        .PIPERX4EQLPLFFSSEL(1'b0),
        .PIPERX4EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX4EQLPTXPRESET(pipe_rx4_eqlp_txpreset),
        .PIPERX4EQPRESET(pipe_rx4_eqpreset),
        .PIPERX4PHYSTATUS(1'b0),
        .PIPERX4POLARITY(pipe_rx4_polarity),
        .PIPERX4STARTBLOCK(1'b0),
        .PIPERX4STATUS({1'b0,1'b0,1'b0}),
        .PIPERX4SYNCHEADER({1'b0,1'b0}),
        .PIPERX4VALID(1'b0),
        .PIPERX5CHARISK({1'b0,1'b0}),
        .PIPERX5DATA(PIPERX6DATA),
        .PIPERX5DATAVALID(1'b0),
        .PIPERX5ELECIDLE(1'b1),
        .PIPERX5EQCONTROL(pipe_rx5_eqcontrol_pcie),
        .PIPERX5EQDONE(1'b0),
        .PIPERX5EQLPADAPTDONE(1'b0),
        .PIPERX5EQLPLFFS(pipe_rx5_eqlp_lffs),
        .PIPERX5EQLPLFFSSEL(1'b0),
        .PIPERX5EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX5EQLPTXPRESET(pipe_rx5_eqlp_txpreset),
        .PIPERX5EQPRESET(pipe_rx5_eqpreset),
        .PIPERX5PHYSTATUS(1'b0),
        .PIPERX5POLARITY(pipe_rx5_polarity),
        .PIPERX5STARTBLOCK(1'b0),
        .PIPERX5STATUS({1'b0,1'b0,1'b0}),
        .PIPERX5SYNCHEADER({1'b0,1'b0}),
        .PIPERX5VALID(1'b0),
        .PIPERX6CHARISK({1'b0,1'b0}),
        .PIPERX6DATA(PIPERX6DATA),
        .PIPERX6DATAVALID(1'b0),
        .PIPERX6ELECIDLE(1'b1),
        .PIPERX6EQCONTROL(pipe_rx6_eqcontrol_pcie),
        .PIPERX6EQDONE(1'b0),
        .PIPERX6EQLPADAPTDONE(1'b0),
        .PIPERX6EQLPLFFS(pipe_rx6_eqlp_lffs),
        .PIPERX6EQLPLFFSSEL(1'b0),
        .PIPERX6EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX6EQLPTXPRESET(pipe_rx6_eqlp_txpreset),
        .PIPERX6EQPRESET(pipe_rx6_eqpreset),
        .PIPERX6PHYSTATUS(1'b0),
        .PIPERX6POLARITY(pipe_rx6_polarity),
        .PIPERX6STARTBLOCK(1'b0),
        .PIPERX6STATUS({1'b0,1'b0,1'b0}),
        .PIPERX6SYNCHEADER({1'b0,1'b0}),
        .PIPERX6VALID(1'b0),
        .PIPERX7CHARISK({1'b0,1'b0}),
        .PIPERX7DATA(PIPERX6DATA),
        .PIPERX7DATAVALID(1'b0),
        .PIPERX7ELECIDLE(1'b1),
        .PIPERX7EQCONTROL(pipe_rx7_eqcontrol_pcie),
        .PIPERX7EQDONE(1'b0),
        .PIPERX7EQLPADAPTDONE(1'b0),
        .PIPERX7EQLPLFFS(pipe_rx7_eqlp_lffs),
        .PIPERX7EQLPLFFSSEL(1'b0),
        .PIPERX7EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX7EQLPTXPRESET(pipe_rx7_eqlp_txpreset),
        .PIPERX7EQPRESET(pipe_rx7_eqpreset),
        .PIPERX7PHYSTATUS(1'b0),
        .PIPERX7POLARITY(pipe_rx7_polarity),
        .PIPERX7STARTBLOCK(1'b0),
        .PIPERX7STATUS({1'b0,1'b0,1'b0}),
        .PIPERX7SYNCHEADER({1'b0,1'b0}),
        .PIPERX7VALID(1'b0),
        .PIPETX0CHARISK(PIPE_TXDATAK[1:0]),
        .PIPETX0COMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPETX0DATA(PIPE_TXDATA[31:0]),
        .PIPETX0DATAVALID(n_45_PCIE_3_0_i),
        .PIPETX0ELECIDLE(PIPE_TXELECIDLE[0]),
        .PIPETX0EQCOEFF({1'b0,PIPE_TXEQ_COEFF[15:5],1'b0,PIPE_TXEQ_COEFF[4:0]}),
        .PIPETX0EQCONTROL(PIPE_TXEQ_CONTROL[1:0]),
        .PIPETX0EQDEEMPH(PIPE_TXEQ_DEEMPH[5:0]),
        .PIPETX0EQDONE(PIPE_TXEQ_DONE[0]),
        .PIPETX0EQPRESET(PIPE_TXEQ_PRESET[3:0]),
        .PIPETX0POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPETX0STARTBLOCK(n_47_PCIE_3_0_i),
        .PIPETX0SYNCHEADER({n_553_PCIE_3_0_i,n_554_PCIE_3_0_i}),
        .PIPETX1CHARISK(PIPE_TXDATAK[3:2]),
        .PIPETX1COMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPETX1DATA(PIPE_TXDATA[63:32]),
        .PIPETX1DATAVALID(n_49_PCIE_3_0_i),
        .PIPETX1ELECIDLE(PIPE_TXELECIDLE[1]),
        .PIPETX1EQCOEFF({1'b0,PIPE_TXEQ_COEFF[31:21],1'b0,PIPE_TXEQ_COEFF[20:16]}),
        .PIPETX1EQCONTROL(PIPE_TXEQ_CONTROL[3:2]),
        .PIPETX1EQDEEMPH(PIPE_TXEQ_DEEMPH[11:6]),
        .PIPETX1EQDONE(PIPE_TXEQ_DONE[1]),
        .PIPETX1EQPRESET(PIPE_TXEQ_PRESET[7:4]),
        .PIPETX1POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPETX1STARTBLOCK(n_51_PCIE_3_0_i),
        .PIPETX1SYNCHEADER({n_561_PCIE_3_0_i,n_562_PCIE_3_0_i}),
        .PIPETX2CHARISK(PIPE_TXDATAK[5:4]),
        .PIPETX2COMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPETX2DATA(PIPE_TXDATA[95:64]),
        .PIPETX2DATAVALID(n_53_PCIE_3_0_i),
        .PIPETX2ELECIDLE(PIPE_TXELECIDLE[2]),
        .PIPETX2EQCOEFF({1'b0,PIPE_TXEQ_COEFF[47:37],1'b0,PIPE_TXEQ_COEFF[36:32]}),
        .PIPETX2EQCONTROL(PIPE_TXEQ_CONTROL[5:4]),
        .PIPETX2EQDEEMPH(PIPE_TXEQ_DEEMPH[17:12]),
        .PIPETX2EQDONE(PIPE_TXEQ_DONE[2]),
        .PIPETX2EQPRESET(PIPE_TXEQ_PRESET[11:8]),
        .PIPETX2POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPETX2STARTBLOCK(n_55_PCIE_3_0_i),
        .PIPETX2SYNCHEADER({n_569_PCIE_3_0_i,n_570_PCIE_3_0_i}),
        .PIPETX3CHARISK(PIPE_TXDATAK[7:6]),
        .PIPETX3COMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPETX3DATA(PIPE_TXDATA[127:96]),
        .PIPETX3DATAVALID(n_57_PCIE_3_0_i),
        .PIPETX3ELECIDLE(PIPE_TXELECIDLE[3]),
        .PIPETX3EQCOEFF({1'b0,PIPE_TXEQ_COEFF[63:53],1'b0,PIPE_TXEQ_COEFF[52:48]}),
        .PIPETX3EQCONTROL(PIPE_TXEQ_CONTROL[7:6]),
        .PIPETX3EQDEEMPH(PIPE_TXEQ_DEEMPH[23:18]),
        .PIPETX3EQDONE(PIPE_TXEQ_DONE[3]),
        .PIPETX3EQPRESET(PIPE_TXEQ_PRESET[15:12]),
        .PIPETX3POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPETX3STARTBLOCK(n_59_PCIE_3_0_i),
        .PIPETX3SYNCHEADER({n_577_PCIE_3_0_i,n_578_PCIE_3_0_i}),
        .PIPETX4CHARISK(pipe_tx4_char_is_k),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance),
        .PIPETX4DATA(pipe_tx4_data),
        .PIPETX4DATAVALID(pipe_tx4_data_valid),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle),
        .PIPETX4EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX4EQCONTROL(pipe_tx4_eqcontrol),
        .PIPETX4EQDEEMPH(pipe_tx4_eqdeemph),
        .PIPETX4EQDONE(1'b0),
        .PIPETX4EQPRESET(pipe_tx4_eqpreset),
        .PIPETX4POWERDOWN(pipe_tx4_powerdown),
        .PIPETX4STARTBLOCK(pipe_tx4_start_block),
        .PIPETX4SYNCHEADER(pipe_tx4_syncheader),
        .PIPETX5CHARISK(pipe_tx5_char_is_k),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance),
        .PIPETX5DATA(pipe_tx5_data),
        .PIPETX5DATAVALID(pipe_tx5_data_valid),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle),
        .PIPETX5EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX5EQCONTROL(pipe_tx5_eqcontrol),
        .PIPETX5EQDEEMPH(pipe_tx5_eqdeemph),
        .PIPETX5EQDONE(1'b0),
        .PIPETX5EQPRESET(pipe_tx5_eqpreset),
        .PIPETX5POWERDOWN(pipe_tx5_powerdown),
        .PIPETX5STARTBLOCK(pipe_tx5_start_block),
        .PIPETX5SYNCHEADER(pipe_tx5_syncheader),
        .PIPETX6CHARISK(pipe_tx6_char_is_k),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance),
        .PIPETX6DATA(pipe_tx6_data),
        .PIPETX6DATAVALID(pipe_tx6_data_valid),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle),
        .PIPETX6EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX6EQCONTROL(pipe_tx6_eqcontrol),
        .PIPETX6EQDEEMPH(pipe_tx6_eqdeemph),
        .PIPETX6EQDONE(1'b0),
        .PIPETX6EQPRESET(pipe_tx6_eqpreset),
        .PIPETX6POWERDOWN(pipe_tx6_powerdown),
        .PIPETX6STARTBLOCK(pipe_tx6_start_block),
        .PIPETX6SYNCHEADER(pipe_tx6_syncheader),
        .PIPETX7CHARISK(pipe_tx7_char_is_k),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance),
        .PIPETX7DATA(pipe_tx7_data),
        .PIPETX7DATAVALID(pipe_tx7_data_valid),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle),
        .PIPETX7EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX7EQCONTROL(pipe_tx7_eqcontrol),
        .PIPETX7EQDEEMPH(pipe_tx7_eqdeemph),
        .PIPETX7EQDONE(1'b0),
        .PIPETX7EQPRESET(pipe_tx7_eqpreset),
        .PIPETX7POWERDOWN(pipe_tx7_powerdown),
        .PIPETX7STARTBLOCK(pipe_tx7_start_block),
        .PIPETX7SYNCHEADER(pipe_tx7_syncheader),
        .PIPETXDEEMPH(PIPE_TXDEEMPH),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(pipe_tx_reset),
        .PIPETXSWING(pipe_tx_swing),
        .PLDISABLESCRAMBLER(1'b0),
        .PLEQINPROGRESS(n_80_PCIE_3_0_i),
        .PLEQPHASE({n_613_PCIE_3_0_i,n_614_PCIE_3_0_i}),
        .PLEQRESETEIEOSCOUNT(1'b0),
        .PLGEN3PCSDISABLE(1'b0),
        .PLGEN3PCSRXSLIDE({pipe_rx_slide,PIPE_RXSLIDE}),
        .PLGEN3PCSRXSYNCDONE({1'b0,1'b0,1'b0,1'b0,PIPE_GEN3_RDY}),
        .RECCLK(int_oobclk_out),
        .RESETN(reset_n),
        .SAXISCCTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_cc_tdata}),
        .SAXISCCTKEEP({1'b0,1'b0,1'b0,1'b0,s_axis_cc_tkeep}),
        .SAXISCCTLAST(s_axis_cc_tlast),
        .SAXISCCTREADY(s_axis_cc_tready),
        .SAXISCCTUSER(s_axis_cc_tuser),
        .SAXISCCTVALID(s_axis_cc_tvalid),
        .SAXISRQTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_rq_tdata}),
        .SAXISRQTKEEP({1'b0,1'b0,1'b0,1'b0,s_axis_rq_tkeep}),
        .SAXISRQTLAST(s_axis_rq_tlast),
        .SAXISRQTREADY(s_axis_rq_tready),
        .SAXISRQTUSER(s_axis_rq_tuser),
        .SAXISRQTVALID(s_axis_rq_tvalid),
        .USERCLK(CLK));
pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx pcie_bram_7vx_i
       (.MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .int_userclk1_out(int_userclk1_out),
        .mi_cpl_raddr0_i(MICOMPLETIONRAMREADADDRESSAL),
        .mi_cpl_raddr1_i(MICOMPLETIONRAMREADADDRESSBL),
        .mi_cpl_raddr2_i(MICOMPLETIONRAMREADADDRESSAU),
        .mi_cpl_raddr3_i(MICOMPLETIONRAMREADADDRESSBU),
        .mi_cpl_waddr0_i(MICOMPLETIONRAMWRITEADDRESSAL),
        .mi_cpl_waddr1_i(MICOMPLETIONRAMWRITEADDRESSBL),
        .mi_cpl_waddr2_i(MICOMPLETIONRAMWRITEADDRESSAU),
        .mi_cpl_waddr3_i(MICOMPLETIONRAMWRITEADDRESSBU),
        .mi_cpl_wdata_i({MICOMPLETIONRAMWRITEDATAU[70:63],MICOMPLETIONRAMWRITEDATAU[61:54],MICOMPLETIONRAMWRITEDATAU[52:45],MICOMPLETIONRAMWRITEDATAU[43:36],MICOMPLETIONRAMWRITEDATAU[34:27],MICOMPLETIONRAMWRITEDATAU[25:18],MICOMPLETIONRAMWRITEDATAU[16:9],MICOMPLETIONRAMWRITEDATAU[7:0],MICOMPLETIONRAMWRITEDATAL[70:63],MICOMPLETIONRAMWRITEDATAL[61:54],MICOMPLETIONRAMWRITEDATAL[52:45],MICOMPLETIONRAMWRITEDATAL[43:36],MICOMPLETIONRAMWRITEDATAL[34:27],MICOMPLETIONRAMWRITEDATAL[25:18],MICOMPLETIONRAMWRITEDATAL[16:9],MICOMPLETIONRAMWRITEDATAL[7:0]}),
        .mi_cpl_wdip_i({MICOMPLETIONRAMWRITEDATAU[71],MICOMPLETIONRAMWRITEDATAU[62],MICOMPLETIONRAMWRITEDATAU[53],MICOMPLETIONRAMWRITEDATAU[44],MICOMPLETIONRAMWRITEDATAU[35],MICOMPLETIONRAMWRITEDATAU[26],MICOMPLETIONRAMWRITEDATAU[17],MICOMPLETIONRAMWRITEDATAU[8],MICOMPLETIONRAMWRITEDATAL[71],MICOMPLETIONRAMWRITEDATAL[62],MICOMPLETIONRAMWRITEDATAL[53],MICOMPLETIONRAMWRITEDATAL[44],MICOMPLETIONRAMWRITEDATAL[35],MICOMPLETIONRAMWRITEDATAL[26],MICOMPLETIONRAMWRITEDATAL[17],MICOMPLETIONRAMWRITEDATAL[8]}),
        .mi_req_raddr0_i(MIREQUESTRAMREADADDRESSA),
        .mi_req_raddr1_i(MIREQUESTRAMREADADDRESSB),
        .mi_req_waddr0_i(MIREQUESTRAMWRITEADDRESSA),
        .mi_req_waddr1_i(MIREQUESTRAMWRITEADDRESSB));
LUT2 #(
    .INIT(4'h8)) 
     user_lnk_up_INST_0
       (.I0(cfg_phy_link_status[0]),
        .I1(cfg_phy_link_status[1]),
        .O(user_lnk_up));
LUT2 #(
    .INIT(4'hE)) 
     user_reset_i_1
       (.I0(sys_reset),
        .I1(cfg_hot_reset_out),
        .O(O2));
LUT3 #(
    .INIT(8'h8A)) 
     user_reset_int_i_1
       (.I0(user_reset_int),
        .I1(cfg_phy_link_down),
        .I2(cfg_phy_link_status[1]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx
   (MIREPLAYRAMREADDATA,
    MIREQUESTRAMREADDATA,
    MICOMPLETIONRAMREADDATA,
    int_userclk1_out,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    MICOMPLETIONRAMWRITEENABLEL,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    MICOMPLETIONRAMREADENABLEU,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    MICOMPLETIONRAMWRITEENABLEU,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MIREPLAYRAMREADDATA;
  output [143:0]MIREQUESTRAMREADDATA;
  output [143:0]MICOMPLETIONRAMREADDATA;
  input int_userclk1_out;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [3:0]MICOMPLETIONRAMREADENABLEU;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEU;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire int_userclk1_out;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;

pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl cpl_fifo
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .int_userclk1_out(int_userclk1_out),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .ren_i({MICOMPLETIONRAMREADENABLEU,MICOMPLETIONRAMREADENABLEL}),
        .wen_i({MICOMPLETIONRAMWRITEENABLEU,MICOMPLETIONRAMWRITEENABLEL}));
pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep replay_buffer
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .int_userclk1_out(int_userclk1_out));
pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req req_fifo
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .int_userclk1_out(int_userclk1_out),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_16k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k
   (MICOMPLETIONRAMREADDATA,
    int_userclk1_out,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    wen_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input int_userclk1_out;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [7:0]wen_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire int_userclk1_out;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [7:0]ren_i;
  wire [7:0]wen_i;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[1:0]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[16:9],MICOMPLETIONRAMREADDATA[7:0]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[17],MICOMPLETIONRAMREADDATA[8]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[0],wen_i[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[31:16]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[3:2]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[34:27],MICOMPLETIONRAMREADDATA[25:18]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[35],MICOMPLETIONRAMREADDATA[26]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[1]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[1],wen_i[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[47:32]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[5:4]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[52:45],MICOMPLETIONRAMREADDATA[43:36]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[53],MICOMPLETIONRAMREADDATA[44]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[2]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[2],wen_i[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[63:48]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[7:6]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[70:63],MICOMPLETIONRAMREADDATA[61:54]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[71],MICOMPLETIONRAMREADDATA[62]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[3]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[3],wen_i[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[79:64]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[9:8]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[88:81],MICOMPLETIONRAMREADDATA[79:72]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[89],MICOMPLETIONRAMREADDATA[80]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[4]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[4],wen_i[4]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[95:80]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[11:10]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[106:99],MICOMPLETIONRAMREADDATA[97:90]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[107],MICOMPLETIONRAMREADDATA[98]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[5]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[5],wen_i[5]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[111:96]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[13:12]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[124:117],MICOMPLETIONRAMREADDATA[115:108]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[125],MICOMPLETIONRAMREADDATA[116]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[6]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[6],wen_i[6]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI(mi_cpl_wdata_i[127:112]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[15:14]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[142:135],MICOMPLETIONRAMREADDATA[133:126]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[143],MICOMPLETIONRAMREADDATA[134]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[7]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[7],wen_i[7]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_8k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k
   (MIREQUESTRAMREADDATA,
    int_userclk1_out,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input int_userclk1_out;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire int_userclk1_out;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI({MIREQUESTRAMWRITEDATA[16:9],MIREQUESTRAMWRITEDATA[7:0]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[34:27],MIREQUESTRAMWRITEDATA[25:18]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[17],MIREQUESTRAMWRITEDATA[8]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[35],MIREQUESTRAMWRITEDATA[26]}),
        .DOADO({MIREQUESTRAMREADDATA[16:9],MIREQUESTRAMREADDATA[7:0]}),
        .DOBDO({MIREQUESTRAMREADDATA[34:27],MIREQUESTRAMREADDATA[25:18]}),
        .DOPADOP({MIREQUESTRAMREADDATA[17],MIREQUESTRAMREADDATA[8]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[35],MIREQUESTRAMREADDATA[26]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[0]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI({MIREQUESTRAMWRITEDATA[52:45],MIREQUESTRAMWRITEDATA[43:36]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[70:63],MIREQUESTRAMWRITEDATA[61:54]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[53],MIREQUESTRAMWRITEDATA[44]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[71],MIREQUESTRAMWRITEDATA[62]}),
        .DOADO({MIREQUESTRAMREADDATA[52:45],MIREQUESTRAMREADDATA[43:36]}),
        .DOBDO({MIREQUESTRAMREADDATA[70:63],MIREQUESTRAMREADDATA[61:54]}),
        .DOPADOP({MIREQUESTRAMREADDATA[53],MIREQUESTRAMREADDATA[44]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[71],MIREQUESTRAMREADDATA[62]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[1]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI({MIREQUESTRAMWRITEDATA[88:81],MIREQUESTRAMWRITEDATA[79:72]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[106:99],MIREQUESTRAMWRITEDATA[97:90]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[89],MIREQUESTRAMWRITEDATA[80]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[107],MIREQUESTRAMWRITEDATA[98]}),
        .DOADO({MIREQUESTRAMREADDATA[88:81],MIREQUESTRAMREADDATA[79:72]}),
        .DOBDO({MIREQUESTRAMREADDATA[106:99],MIREQUESTRAMREADDATA[97:90]}),
        .DOPADOP({MIREQUESTRAMREADDATA[89],MIREQUESTRAMREADDATA[80]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[107],MIREQUESTRAMREADDATA[98]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[2]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DIADI({MIREQUESTRAMWRITEDATA[124:117],MIREQUESTRAMWRITEDATA[115:108]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[142:135],MIREQUESTRAMWRITEDATA[133:126]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[125],MIREQUESTRAMWRITEDATA[116]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[143],MIREQUESTRAMWRITEDATA[134]}),
        .DOADO({MIREQUESTRAMREADDATA[124:117],MIREQUESTRAMREADDATA[115:108]}),
        .DOBDO({MIREQUESTRAMREADDATA[142:135],MIREQUESTRAMREADDATA[133:126]}),
        .DOPADOP({MIREQUESTRAMREADDATA[125],MIREQUESTRAMREADDATA[116]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[143],MIREQUESTRAMREADDATA[134]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[3]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3]}));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_cpl" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl
   (MICOMPLETIONRAMREADDATA,
    int_userclk1_out,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    wen_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input int_userclk1_out;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [7:0]wen_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire int_userclk1_out;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [7:0]ren_i;
  wire [7:0]wen_i;

pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k \genblk1.CPL_FIFO_16KB.U0 
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .int_userclk1_out(int_userclk1_out),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .ren_i(ren_i),
        .wen_i(wen_i));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_rep" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep
   (MIREPLAYRAMREADDATA,
    int_userclk1_out,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input int_userclk1_out;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire int_userclk1_out;

pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k U0
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .int_userclk1_out(int_userclk1_out));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_rep_8k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k
   (MIREPLAYRAMREADDATA,
    int_userclk1_out,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input int_userclk1_out;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire int_userclk1_out;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \RAMB36E1[0].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DBITERR(\NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[34:27],MIREPLAYRAMWRITEDATA[25:18],MIREPLAYRAMWRITEDATA[16:9],MIREPLAYRAMWRITEDATA[7:0]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[70:63],MIREPLAYRAMWRITEDATA[61:54],MIREPLAYRAMWRITEDATA[52:45],MIREPLAYRAMWRITEDATA[43:36]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[35],MIREPLAYRAMWRITEDATA[26],MIREPLAYRAMWRITEDATA[17],MIREPLAYRAMWRITEDATA[8]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[71],MIREPLAYRAMWRITEDATA[62],MIREPLAYRAMWRITEDATA[53],MIREPLAYRAMWRITEDATA[44]}),
        .DOADO({MIREPLAYRAMREADDATA[34:27],MIREPLAYRAMREADDATA[25:18],MIREPLAYRAMREADDATA[16:9],MIREPLAYRAMREADDATA[7:0]}),
        .DOBDO({MIREPLAYRAMREADDATA[70:63],MIREPLAYRAMREADDATA[61:54],MIREPLAYRAMREADDATA[52:45],MIREPLAYRAMREADDATA[43:36]}),
        .DOPADOP({MIREPLAYRAMREADDATA[35],MIREPLAYRAMREADDATA[26],MIREPLAYRAMREADDATA[17],MIREPLAYRAMREADDATA[8]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[71],MIREPLAYRAMREADDATA[62],MIREPLAYRAMREADDATA[53],MIREPLAYRAMREADDATA[44]}),
        .ECCPARITY(\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \RAMB36E1[1].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(int_userclk1_out),
        .CLKBWRCLK(int_userclk1_out),
        .DBITERR(\NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[106:99],MIREPLAYRAMWRITEDATA[97:90],MIREPLAYRAMWRITEDATA[88:81],MIREPLAYRAMWRITEDATA[79:72]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[142:135],MIREPLAYRAMWRITEDATA[133:126],MIREPLAYRAMWRITEDATA[124:117],MIREPLAYRAMWRITEDATA[115:108]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[107],MIREPLAYRAMWRITEDATA[98],MIREPLAYRAMWRITEDATA[89],MIREPLAYRAMWRITEDATA[80]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[143],MIREPLAYRAMWRITEDATA[134],MIREPLAYRAMWRITEDATA[125],MIREPLAYRAMWRITEDATA[116]}),
        .DOADO({MIREPLAYRAMREADDATA[106:99],MIREPLAYRAMREADDATA[97:90],MIREPLAYRAMREADDATA[88:81],MIREPLAYRAMREADDATA[79:72]}),
        .DOBDO({MIREPLAYRAMREADDATA[142:135],MIREPLAYRAMREADDATA[133:126],MIREPLAYRAMREADDATA[124:117],MIREPLAYRAMREADDATA[115:108]}),
        .DOPADOP({MIREPLAYRAMREADDATA[107],MIREPLAYRAMREADDATA[98],MIREPLAYRAMREADDATA[89],MIREPLAYRAMREADDATA[80]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[143],MIREPLAYRAMREADDATA[134],MIREPLAYRAMREADDATA[125],MIREPLAYRAMREADDATA[116]}),
        .ECCPARITY(\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_req" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req
   (MIREQUESTRAMREADDATA,
    int_userclk1_out,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input int_userclk1_out;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire int_userclk1_out;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;

pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k U0
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .int_userclk1_out(int_userclk1_out),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_force_adapt" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_force_adapt
   (speed_change,
    PIPE_RXEQ_CONTROL,
    PIPERX0DATA,
    PIPERX1DATA,
    PIPERX2DATA,
    PIPERX3DATA,
    PIPERX6DATA,
    cfg_ltssm_state,
    CLK,
    int_oobclk_out,
    I1,
    cfg_current_speed,
    PIPETXRATE,
    pipe_rx0_eq_adapt_done,
    PIPE_RXELECIDLE,
    PIPERX3EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX0EQCONTROL,
    PIPE_RXDATA,
    PIPE_TXEQ_CONTROL);
  output speed_change;
  output [7:0]PIPE_RXEQ_CONTROL;
  output [31:0]PIPERX0DATA;
  output [31:0]PIPERX1DATA;
  output [31:0]PIPERX2DATA;
  output [31:0]PIPERX3DATA;
  output [31:0]PIPERX6DATA;
  input [5:0]cfg_ltssm_state;
  input CLK;
  input int_oobclk_out;
  input I1;
  input [0:0]cfg_current_speed;
  input [0:0]PIPETXRATE;
  input pipe_rx0_eq_adapt_done;
  input [0:0]PIPE_RXELECIDLE;
  input [1:0]PIPERX3EQCONTROL;
  input [1:0]PIPERX2EQCONTROL;
  input [1:0]PIPERX1EQCONTROL;
  input [1:0]PIPERX0EQCONTROL;
  input [127:0]PIPE_RXDATA;
  input [0:0]PIPE_TXEQ_CONTROL;

  wire CLK;
  wire I1;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [31:0]PIPERX1DATA;
  wire [1:0]PIPERX1EQCONTROL;
  wire [31:0]PIPERX2DATA;
  wire [1:0]PIPERX2EQCONTROL;
  wire [31:0]PIPERX3DATA;
  wire [1:0]PIPERX3EQCONTROL;
  wire [31:0]PIPERX6DATA;
  wire [0:0]PIPETXRATE;
  wire [127:0]PIPE_RXDATA;
  wire [0:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_TXEQ_CONTROL;
  wire [0:0]cfg_current_speed;
  wire cfg_loopback;
  wire cfg_loopback_reg0;
  wire cfg_loopback_reg1;
  wire cfg_loopback_reg2;
  wire [5:0]cfg_ltssm_state;
  wire [5:0]cfg_ltssm_state_reg;
  wire [5:0]cfg_ltssm_state_reg0;
  wire [5:0]cfg_ltssm_state_reg1;
  wire [3:0]eq_state;
  wire eq_state13_out;
  wire gen3_flag;
  wire gen3_flag0;
  wire int_oobclk_out;
  wire \loopback.cfg_loopback_reg0 ;
  wire \n_0_eq_state[0]_i_2 ;
  wire \n_0_eq_state[3]_i_1 ;
  wire \n_0_eq_state_reg[0] ;
  wire \n_0_eq_state_reg[1] ;
  wire \n_0_eq_state_reg[2] ;
  wire \n_0_eq_state_reg[3] ;
  wire n_0_gen3_flag_i_1;
  wire n_0_gen3_flag_i_3;
  wire n_0_speed_change_i_1;
  wire n_0_speed_change_i_2;
  wire n_0_speed_change_i_3;
  wire pipe_rx0_eq_adapt_done;
  wire speed_change;
  wire speed_change_reg0;
  wire speed_change_reg1;
  wire speed_change_reg2;

(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_100
       (.I0(PIPE_RXDATA[17]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[17]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_101
       (.I0(PIPE_RXDATA[16]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[16]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_102
       (.I0(PIPE_RXDATA[15]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[15]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_103
       (.I0(PIPE_RXDATA[14]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[14]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_104
       (.I0(PIPE_RXDATA[13]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[13]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_105
       (.I0(PIPE_RXDATA[12]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[12]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_106
       (.I0(PIPE_RXDATA[11]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[11]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_107
       (.I0(PIPE_RXDATA[10]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[10]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_108
       (.I0(PIPE_RXDATA[9]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[9]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_109
       (.I0(PIPE_RXDATA[8]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[8]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_110
       (.I0(PIPE_RXDATA[7]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[7]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_111
       (.I0(PIPE_RXDATA[6]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[6]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_112
       (.I0(PIPE_RXDATA[5]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[5]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_113
       (.I0(PIPE_RXDATA[4]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[4]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_114
       (.I0(PIPE_RXDATA[3]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[3]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_115
       (.I0(PIPE_RXDATA[2]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[2]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_116
       (.I0(PIPE_RXDATA[1]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[1]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_117
       (.I0(PIPE_RXDATA[0]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[0]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_118
       (.I0(PIPE_RXDATA[63]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[31]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_119
       (.I0(PIPE_RXDATA[62]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[30]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_120
       (.I0(PIPE_RXDATA[61]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[29]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_121
       (.I0(PIPE_RXDATA[60]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[28]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_122
       (.I0(PIPE_RXDATA[59]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[27]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_123
       (.I0(PIPE_RXDATA[58]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[26]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_124
       (.I0(PIPE_RXDATA[57]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[25]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_125
       (.I0(PIPE_RXDATA[56]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[24]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_126
       (.I0(PIPE_RXDATA[55]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[23]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_127
       (.I0(PIPE_RXDATA[54]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[22]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_128
       (.I0(PIPE_RXDATA[53]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[21]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_129
       (.I0(PIPE_RXDATA[52]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[20]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_130
       (.I0(PIPE_RXDATA[51]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[19]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_131
       (.I0(PIPE_RXDATA[50]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[18]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_132
       (.I0(PIPE_RXDATA[49]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[17]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_133
       (.I0(PIPE_RXDATA[48]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[16]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_134
       (.I0(PIPE_RXDATA[47]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[15]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_135
       (.I0(PIPE_RXDATA[46]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[14]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_136
       (.I0(PIPE_RXDATA[45]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[13]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_137
       (.I0(PIPE_RXDATA[44]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[12]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_138
       (.I0(PIPE_RXDATA[43]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[11]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_139
       (.I0(PIPE_RXDATA[42]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[10]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_140
       (.I0(PIPE_RXDATA[41]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[9]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_141
       (.I0(PIPE_RXDATA[40]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[8]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_142
       (.I0(PIPE_RXDATA[39]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[7]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_143
       (.I0(PIPE_RXDATA[38]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[6]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_144
       (.I0(PIPE_RXDATA[37]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[5]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_145
       (.I0(PIPE_RXDATA[36]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[4]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_146
       (.I0(PIPE_RXDATA[35]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[3]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_147
       (.I0(PIPE_RXDATA[34]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[2]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_148
       (.I0(PIPE_RXDATA[33]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[1]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_149
       (.I0(PIPE_RXDATA[32]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX1DATA[0]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_150
       (.I0(PIPE_RXDATA[95]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[31]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_151
       (.I0(PIPE_RXDATA[94]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[30]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_152
       (.I0(PIPE_RXDATA[93]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[29]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_153
       (.I0(PIPE_RXDATA[92]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[28]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_154
       (.I0(PIPE_RXDATA[91]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[27]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_155
       (.I0(PIPE_RXDATA[90]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[26]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_156
       (.I0(PIPE_RXDATA[89]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[25]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_157
       (.I0(PIPE_RXDATA[88]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[24]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_158
       (.I0(PIPE_RXDATA[87]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[23]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_159
       (.I0(PIPE_RXDATA[86]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[22]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_160
       (.I0(PIPE_RXDATA[85]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[21]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_161
       (.I0(PIPE_RXDATA[84]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[20]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_162
       (.I0(PIPE_RXDATA[83]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[19]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_163
       (.I0(PIPE_RXDATA[82]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[18]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_164
       (.I0(PIPE_RXDATA[81]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[17]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_165
       (.I0(PIPE_RXDATA[80]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[16]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_166
       (.I0(PIPE_RXDATA[79]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[15]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_167
       (.I0(PIPE_RXDATA[78]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[14]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_168
       (.I0(PIPE_RXDATA[77]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[13]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_169
       (.I0(PIPE_RXDATA[76]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[12]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_170
       (.I0(PIPE_RXDATA[75]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[11]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_171
       (.I0(PIPE_RXDATA[74]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[10]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_172
       (.I0(PIPE_RXDATA[73]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[9]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_173
       (.I0(PIPE_RXDATA[72]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[8]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_174
       (.I0(PIPE_RXDATA[71]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[7]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_175
       (.I0(PIPE_RXDATA[70]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[6]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_176
       (.I0(PIPE_RXDATA[69]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[5]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_177
       (.I0(PIPE_RXDATA[68]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[4]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_178
       (.I0(PIPE_RXDATA[67]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[3]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_179
       (.I0(PIPE_RXDATA[66]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[2]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_180
       (.I0(PIPE_RXDATA[65]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[1]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_181
       (.I0(PIPE_RXDATA[64]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX2DATA[0]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_182
       (.I0(PIPE_RXDATA[127]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[31]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_183
       (.I0(PIPE_RXDATA[126]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[30]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_184
       (.I0(PIPE_RXDATA[125]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[29]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_185
       (.I0(PIPE_RXDATA[124]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[28]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_186
       (.I0(PIPE_RXDATA[123]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[27]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_187
       (.I0(PIPE_RXDATA[122]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[26]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_188
       (.I0(PIPE_RXDATA[121]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[25]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_189
       (.I0(PIPE_RXDATA[120]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[24]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_190
       (.I0(PIPE_RXDATA[119]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[23]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_191
       (.I0(PIPE_RXDATA[118]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[22]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_192
       (.I0(PIPE_RXDATA[117]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[21]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_193
       (.I0(PIPE_RXDATA[116]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[20]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_194
       (.I0(PIPE_RXDATA[115]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[19]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_195
       (.I0(PIPE_RXDATA[114]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[18]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_196
       (.I0(PIPE_RXDATA[113]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[17]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_197
       (.I0(PIPE_RXDATA[112]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[16]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_198
       (.I0(PIPE_RXDATA[111]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[15]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_199
       (.I0(PIPE_RXDATA[110]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[14]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_200
       (.I0(PIPE_RXDATA[109]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[13]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_201
       (.I0(PIPE_RXDATA[108]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[12]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_202
       (.I0(PIPE_RXDATA[107]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[11]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_203
       (.I0(PIPE_RXDATA[106]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[10]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_204
       (.I0(PIPE_RXDATA[105]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[9]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_205
       (.I0(PIPE_RXDATA[104]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[8]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_206
       (.I0(PIPE_RXDATA[103]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[7]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_207
       (.I0(PIPE_RXDATA[102]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[6]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_208
       (.I0(PIPE_RXDATA[101]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[5]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_209
       (.I0(PIPE_RXDATA[100]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[4]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_210
       (.I0(PIPE_RXDATA[99]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[3]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_211
       (.I0(PIPE_RXDATA[98]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[2]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_212
       (.I0(PIPE_RXDATA[97]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[1]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_213
       (.I0(PIPE_RXDATA[96]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX3DATA[0]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_214
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[31]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_215
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[30]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_216
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[29]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_217
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[28]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_218
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[27]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_219
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[26]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_220
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[25]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_221
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[24]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_222
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[23]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_223
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[22]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_224
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[21]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_225
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[20]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_226
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[19]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_227
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[18]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_228
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[17]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_229
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[16]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_230
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[15]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_231
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[14]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_232
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[13]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_233
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[12]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_234
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[11]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_235
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[10]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_236
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[9]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_237
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[8]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_238
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[7]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_239
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[6]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_240
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[5]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_241
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[4]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_242
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[3]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_243
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[2]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_244
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[1]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     PCIE_3_0_i_i_245
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[1] ),
        .I3(\n_0_eq_state_reg[0] ),
        .O(PIPERX6DATA[0]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_86
       (.I0(PIPE_RXDATA[31]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[31]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_87
       (.I0(PIPE_RXDATA[30]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[30]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_88
       (.I0(PIPE_RXDATA[29]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[29]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_89
       (.I0(PIPE_RXDATA[28]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[28]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_90
       (.I0(PIPE_RXDATA[27]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[27]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_91
       (.I0(PIPE_RXDATA[26]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[26]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_92
       (.I0(PIPE_RXDATA[25]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[25]));
LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_93
       (.I0(PIPE_RXDATA[24]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[24]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_94
       (.I0(PIPE_RXDATA[23]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[23]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_95
       (.I0(PIPE_RXDATA[22]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[22]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_96
       (.I0(PIPE_RXDATA[21]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[21]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_97
       (.I0(PIPE_RXDATA[20]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[20]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_98
       (.I0(PIPE_RXDATA[19]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[19]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'hAAAAABAA)) 
     PCIE_3_0_i_i_99
       (.I0(PIPE_RXDATA[18]),
        .I1(\n_0_eq_state_reg[3] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(\n_0_eq_state_reg[0] ),
        .O(PIPERX0DATA[18]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     cfg_loopback_reg0_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(cfg_loopback),
        .Q(cfg_loopback_reg0),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     cfg_loopback_reg1_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(cfg_loopback_reg0),
        .Q(cfg_loopback_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     cfg_loopback_reg2_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(cfg_loopback_reg1),
        .Q(cfg_loopback_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[0]),
        .Q(cfg_ltssm_state_reg0[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[1]),
        .Q(cfg_ltssm_state_reg0[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[2]),
        .Q(cfg_ltssm_state_reg0[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[3]),
        .Q(cfg_ltssm_state_reg0[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[4]),
        .Q(cfg_ltssm_state_reg0[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[5]),
        .Q(cfg_ltssm_state_reg0[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[0]),
        .Q(cfg_ltssm_state_reg1[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[1]),
        .Q(cfg_ltssm_state_reg1[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[2]),
        .Q(cfg_ltssm_state_reg1[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[3]),
        .Q(cfg_ltssm_state_reg1[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[4]),
        .Q(cfg_ltssm_state_reg1[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[5]),
        .Q(cfg_ltssm_state_reg1[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[0]),
        .Q(cfg_ltssm_state_reg[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[1]),
        .Q(cfg_ltssm_state_reg[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[2]),
        .Q(cfg_ltssm_state_reg[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[3]),
        .Q(cfg_ltssm_state_reg[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[4]),
        .Q(cfg_ltssm_state_reg[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_ltssm_state_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_ltssm_state[5]),
        .Q(cfg_ltssm_state_reg[5]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hF8FFF8F8)) 
     \eq_state[0]_i_1 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\n_0_eq_state[0]_i_2 ),
        .I3(speed_change_reg2),
        .I4(\n_0_eq_state_reg[3] ),
        .O(eq_state[0]));
LUT5 #(
    .INIT(32'h2A0A2A2A)) 
     \eq_state[0]_i_2 
       (.I0(\n_0_eq_state_reg[0] ),
        .I1(cfg_loopback_reg2),
        .I2(PIPETXRATE),
        .I3(PIPE_RXELECIDLE),
        .I4(speed_change_reg2),
        .O(\n_0_eq_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
     \eq_state[1]_i_1 
       (.I0(PIPE_RXELECIDLE),
        .I1(speed_change_reg2),
        .I2(PIPETXRATE),
        .I3(\n_0_eq_state_reg[0] ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\n_0_eq_state_reg[1] ),
        .O(eq_state[1]));
LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
     \eq_state[2]_i_1 
       (.I0(PIPETXRATE),
        .I1(cfg_loopback_reg2),
        .I2(eq_state13_out),
        .I3(\n_0_eq_state_reg[0] ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\n_0_eq_state_reg[2] ),
        .O(eq_state[2]));
LUT3 #(
    .INIT(8'h40)) 
     \eq_state[2]_i_2 
       (.I0(PIPE_RXELECIDLE),
        .I1(speed_change_reg2),
        .I2(PIPETXRATE),
        .O(eq_state13_out));
LUT4 #(
    .INIT(16'h0116)) 
     \eq_state[3]_i_1 
       (.I0(\n_0_eq_state_reg[0] ),
        .I1(\n_0_eq_state_reg[1] ),
        .I2(\n_0_eq_state_reg[2] ),
        .I3(\n_0_eq_state_reg[3] ),
        .O(\n_0_eq_state[3]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \eq_state[3]_i_2 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(\n_0_eq_state_reg[1] ),
        .I2(speed_change_reg2),
        .I3(\n_0_eq_state_reg[3] ),
        .O(eq_state[3]));
FDRE #(
    .INIT(1'b1)) 
     \eq_state_reg[0] 
       (.C(int_oobclk_out),
        .CE(\n_0_eq_state[3]_i_1 ),
        .D(eq_state[0]),
        .Q(\n_0_eq_state_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \eq_state_reg[1] 
       (.C(int_oobclk_out),
        .CE(\n_0_eq_state[3]_i_1 ),
        .D(eq_state[1]),
        .Q(\n_0_eq_state_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \eq_state_reg[2] 
       (.C(int_oobclk_out),
        .CE(\n_0_eq_state[3]_i_1 ),
        .D(eq_state[2]),
        .Q(\n_0_eq_state_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \eq_state_reg[3] 
       (.C(int_oobclk_out),
        .CE(\n_0_eq_state[3]_i_1 ),
        .D(eq_state[3]),
        .Q(\n_0_eq_state_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4444444444444F44)) 
     gen3_flag_i_1
       (.I0(gen3_flag0),
        .I1(gen3_flag),
        .I2(n_0_gen3_flag_i_3),
        .I3(cfg_current_speed),
        .I4(cfg_ltssm_state_reg1[0]),
        .I5(cfg_ltssm_state_reg1[3]),
        .O(n_0_gen3_flag_i_1));
LUT6 #(
    .INIT(64'h0000100000000000)) 
     gen3_flag_i_2
       (.I0(cfg_ltssm_state_reg1[1]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[3]),
        .I3(PIPE_TXEQ_CONTROL),
        .I4(cfg_ltssm_state_reg1[4]),
        .I5(cfg_ltssm_state_reg1[2]),
        .O(gen3_flag0));
LUT4 #(
    .INIT(16'hFFEF)) 
     gen3_flag_i_3
       (.I0(cfg_ltssm_state_reg1[5]),
        .I1(cfg_ltssm_state_reg1[1]),
        .I2(cfg_ltssm_state_reg1[4]),
        .I3(cfg_ltssm_state_reg1[2]),
        .O(n_0_gen3_flag_i_3));
FDRE #(
    .INIT(1'b1)) 
     gen3_flag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_gen3_flag_i_1),
        .Q(gen3_flag),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00001000)) 
     \loopback.cfg_loopback_i_1 
       (.I0(cfg_ltssm_state_reg1[3]),
        .I1(cfg_ltssm_state_reg1[1]),
        .I2(cfg_ltssm_state_reg1[5]),
        .I3(cfg_ltssm_state_reg1[2]),
        .I4(cfg_ltssm_state_reg1[4]),
        .O(\loopback.cfg_loopback_reg0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \loopback.cfg_loopback_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\loopback.cfg_loopback_reg0 ),
        .Q(cfg_loopback),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[0]_i_1 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX3EQCONTROL[0]),
        .O(PIPE_RXEQ_CONTROL[6]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[0]_i_1__0 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX2EQCONTROL[0]),
        .O(PIPE_RXEQ_CONTROL[4]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[0]_i_1__1 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX1EQCONTROL[0]),
        .O(PIPE_RXEQ_CONTROL[2]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[0]_i_1__2 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX0EQCONTROL[0]),
        .O(PIPE_RXEQ_CONTROL[0]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[1]_i_1 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX3EQCONTROL[1]),
        .O(PIPE_RXEQ_CONTROL[7]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[1]_i_1__0 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX2EQCONTROL[1]),
        .O(PIPE_RXEQ_CONTROL[5]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[1]_i_1__1 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX1EQCONTROL[1]),
        .O(PIPE_RXEQ_CONTROL[3]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT5 #(
    .INIT(32'hFFFF0102)) 
     \rxeq_control_reg1[1]_i_1__2 
       (.I0(\n_0_eq_state_reg[2] ),
        .I1(\n_0_eq_state_reg[0] ),
        .I2(\n_0_eq_state_reg[3] ),
        .I3(\n_0_eq_state_reg[1] ),
        .I4(PIPERX0EQCONTROL[1]),
        .O(PIPE_RXEQ_CONTROL[1]));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     speed_change_i_1
       (.I0(cfg_ltssm_state[4]),
        .I1(cfg_ltssm_state[1]),
        .I2(cfg_ltssm_state[5]),
        .I3(cfg_ltssm_state[2]),
        .I4(cfg_ltssm_state[3]),
        .I5(cfg_ltssm_state[0]),
        .O(n_0_speed_change_i_1));
LUT5 #(
    .INIT(32'h00000440)) 
     speed_change_i_2
       (.I0(cfg_ltssm_state_reg1[0]),
        .I1(n_0_speed_change_i_3),
        .I2(cfg_ltssm_state_reg1[2]),
        .I3(cfg_ltssm_state_reg1[4]),
        .I4(n_0_speed_change_i_1),
        .O(n_0_speed_change_i_2));
LUT3 #(
    .INIT(8'h02)) 
     speed_change_i_3
       (.I0(cfg_ltssm_state_reg1[3]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[1]),
        .O(n_0_speed_change_i_3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHIFT_EXTRACT = "NO" *) 
   FDRE #(
    .INIT(1'b0)) 
     speed_change_reg
       (.C(CLK),
        .CE(n_0_speed_change_i_2),
        .D(gen3_flag),
        .Q(speed_change),
        .R(n_0_speed_change_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     speed_change_reg0_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(I1),
        .Q(speed_change_reg0),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     speed_change_reg1_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(speed_change_reg0),
        .Q(speed_change_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     speed_change_reg2_reg
       (.C(int_oobclk_out),
        .CE(1'b1),
        .D(speed_change_reg1),
        .Q(speed_change_reg2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_init_ctrl_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx
   (reset_n,
    pipe_reset_n,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    out6,
    cfg_input_update_request,
    CLK,
    cfg_input_update_done,
    cfg_mc_update_done,
    mmcm_lock,
    Q);
  output reset_n;
  output pipe_reset_n;
  output mgmt_reset_n;
  output mgmt_sticky_reset_n;
  output out6;
  output cfg_input_update_request;
  input CLK;
  input cfg_input_update_done;
  input cfg_mc_update_done;
  input mmcm_lock;
  input [0:0]Q;

  wire CLK;
  wire [0:0]Q;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire cfg_mc_update_done;
  wire cold_reset;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire mmcm_lock;
  wire \n_0_FSM_onehot_reg_state[0]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[1]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[1]_i_2 ;
  wire \n_0_FSM_onehot_reg_state[2]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[3]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[4]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[4]_i_2 ;
  wire \n_0_FSM_onehot_reg_state[5]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[6]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[6]_i_2 ;
  wire \n_0_FSM_onehot_reg_state[6]_i_3 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_reg_state_reg[7] ;
  wire \n_0_reg_clock_locked[1]_i_1 ;
  wire n_0_reg_cold_reset_i_1;
  wire n_0_reg_cold_reset_i_2;
  wire n_0_reg_cold_reset_i_6;
  wire n_0_reg_cold_reset_i_7;
  wire n_0_reg_cold_reset_i_8;
  wire n_0_reg_cold_reset_i_9;
  wire \n_0_reg_mgmt_reset_timer[4]_i_1 ;
  wire \n_0_reg_reset_timer[0]_i_1 ;
  wire \n_0_reg_reset_timer[1]_i_1 ;
  wire \n_0_reg_reset_timer[1]_i_2 ;
  wire \n_0_reg_reset_timer[1]_i_3 ;
  wire \n_0_reg_reset_timer[1]_i_4 ;
  wire n_0_regff_mgmt_reset_n_o_i_2;
  wire n_0_regff_mgmt_reset_n_o_i_3;
(* RTL_KEEP = "yes" *)   wire out6;
  wire [4:0]p_0_in;
  wire pipe_reset_n;
  wire [1:0]reg_clock_locked;
  wire reg_mgmt_reset_n_o;
  wire [4:0]reg_mgmt_reset_timer_reg__0;
  wire reg_mgmt_sticky_reset_n_o;
  wire [2:0]reg_next_state;
  wire [1:0]reg_phy_rdy;
  wire reg_pipe_reset_n_o;
  wire reg_reset_n_o;
  wire [1:0]reg_reset_timer;
  wire reset_n;

LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_reg_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I1(reg_clock_locked[1]),
        .O(\n_0_FSM_onehot_reg_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h2222FFFFF222F222)) 
     \FSM_onehot_reg_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state[6]_i_3 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state[1]_i_2 ),
        .I4(reg_clock_locked[1]),
        .I5(\n_0_FSM_onehot_reg_state_reg[0] ),
        .O(\n_0_FSM_onehot_reg_state[1]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_reg_state[1]_i_2 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .O(\n_0_FSM_onehot_reg_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h00008888000000F0)) 
     \FSM_onehot_reg_state[2]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .I2(out6),
        .I3(cfg_mc_update_done),
        .I4(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[1] ),
        .O(\n_0_FSM_onehot_reg_state[2]_i_1 ));
LUT6 #(
    .INIT(64'h0020002000230020)) 
     \FSM_onehot_reg_state[3]_i_1 
       (.I0(cfg_mc_update_done),
        .I1(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I2(out6),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I5(cfg_input_update_done),
        .O(\n_0_FSM_onehot_reg_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h000F000800000008)) 
     \FSM_onehot_reg_state[4]_i_1 
       (.I0(reg_phy_rdy[1]),
        .I1(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I2(\n_0_FSM_onehot_reg_state[4]_i_2 ),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I5(cfg_input_update_done),
        .O(\n_0_FSM_onehot_reg_state[4]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(out6),
        .O(\n_0_FSM_onehot_reg_state[4]_i_2 ));
LUT6 #(
    .INIT(64'h444C444044404440)) 
     \FSM_onehot_reg_state[5]_i_1 
       (.I0(reg_phy_rdy[1]),
        .I1(\n_0_FSM_onehot_reg_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I5(cfg_input_update_done),
        .O(\n_0_FSM_onehot_reg_state[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF200020002000)) 
     \FSM_onehot_reg_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I2(reg_phy_rdy[1]),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(\n_0_FSM_onehot_reg_state[6]_i_2 ),
        .I5(\n_0_FSM_onehot_reg_state[6]_i_3 ),
        .O(\n_0_FSM_onehot_reg_state[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_reg_state[6]_i_2 
       (.I0(n_0_regff_mgmt_reset_n_o_i_2),
        .I1(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I3(out6),
        .I4(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[3] ),
        .O(\n_0_FSM_onehot_reg_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \FSM_onehot_reg_state[6]_i_3 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[3]),
        .I2(reg_mgmt_reset_timer_reg__0[4]),
        .I3(reg_mgmt_reset_timer_reg__0[2]),
        .I4(reg_mgmt_reset_timer_reg__0[1]),
        .O(\n_0_FSM_onehot_reg_state[6]_i_3 ));
LUT5 #(
    .INIT(32'h00040000)) 
     \FSM_onehot_reg_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I2(cfg_input_update_done),
        .I3(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I4(\n_0_FSM_onehot_reg_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_reg_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I2(out6),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_2 ));
(* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state[0]_i_1 ),
        .PRE(reg_clock_locked[1]),
        .Q(\n_0_FSM_onehot_reg_state_reg[0] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[1] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[2]_i_1 ),
        .Q(out6));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[3] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[4] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[5] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[6] ));
(* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[7] ));
LUT2 #(
    .INIT(4'hE)) 
     PCIE_3_0_i_i_1
       (.I0(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[7] ),
        .O(cfg_input_update_request));
LUT1 #(
    .INIT(2'h1)) 
     \reg_clock_locked[1]_i_1 
       (.I0(mmcm_lock),
        .O(\n_0_reg_clock_locked[1]_i_1 ));
FDPE \reg_clock_locked_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_reg_clock_locked[1]_i_1 ),
        .Q(reg_clock_locked[0]));
FDPE \reg_clock_locked_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(reg_clock_locked[0]),
        .PRE(\n_0_reg_clock_locked[1]_i_1 ),
        .Q(reg_clock_locked[1]));
LUT3 #(
    .INIT(8'h70)) 
     reg_cold_reset_i_1
       (.I0(n_0_reg_cold_reset_i_2),
        .I1(\n_0_reg_reset_timer[1]_i_3 ),
        .I2(cold_reset),
        .O(n_0_reg_cold_reset_i_1));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     reg_cold_reset_i_2
       (.I0(\n_0_reg_reset_timer[1]_i_2 ),
        .I1(\n_0_reg_reset_timer[1]_i_4 ),
        .I2(reg_next_state[1]),
        .I3(reg_next_state[2]),
        .I4(cold_reset),
        .I5(reg_next_state[0]),
        .O(n_0_reg_cold_reset_i_2));
LUT6 #(
    .INIT(64'hFFFCFFFCFFFFFFFE)) 
     reg_cold_reset_i_3
       (.I0(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I1(n_0_reg_cold_reset_i_6),
        .I2(out6),
        .I3(n_0_reg_cold_reset_i_7),
        .I4(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I5(cfg_input_update_done),
        .O(reg_next_state[1]));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     reg_cold_reset_i_4
       (.I0(n_0_regff_mgmt_reset_n_o_i_2),
        .I1(n_0_regff_mgmt_reset_n_o_i_3),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I4(cfg_input_update_done),
        .O(reg_next_state[2]));
LUT4 #(
    .INIT(16'hFFF8)) 
     reg_cold_reset_i_5
       (.I0(out6),
        .I1(cfg_mc_update_done),
        .I2(n_0_reg_cold_reset_i_8),
        .I3(n_0_reg_cold_reset_i_9),
        .O(reg_next_state[0]));
LUT5 #(
    .INIT(32'hFF808080)) 
     reg_cold_reset_i_6
       (.I0(reg_reset_timer[1]),
        .I1(reg_reset_timer[0]),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(reg_phy_rdy[1]),
        .O(n_0_reg_cold_reset_i_6));
LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
     reg_cold_reset_i_7
       (.I0(reg_mgmt_reset_timer_reg__0[4]),
        .I1(reg_mgmt_reset_timer_reg__0[2]),
        .I2(reg_mgmt_reset_timer_reg__0[0]),
        .I3(reg_mgmt_reset_timer_reg__0[1]),
        .I4(reg_mgmt_reset_timer_reg__0[3]),
        .I5(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(n_0_reg_cold_reset_i_7));
LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
     reg_cold_reset_i_8
       (.I0(reg_phy_rdy[1]),
        .I1(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I5(reg_clock_locked[1]),
        .O(n_0_reg_cold_reset_i_8));
LUT6 #(
    .INIT(64'hFFFFF7F07700F7F0)) 
     reg_cold_reset_i_9
       (.I0(reg_reset_timer[1]),
        .I1(reg_reset_timer[0]),
        .I2(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I4(cfg_input_update_done),
        .I5(\n_0_FSM_onehot_reg_state_reg[7] ),
        .O(n_0_reg_cold_reset_i_9));
FDRE #(
    .INIT(1'b1)) 
     reg_cold_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_reg_cold_reset_i_1),
        .Q(cold_reset),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \reg_mgmt_reset_timer[0]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg_mgmt_reset_timer[1]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \reg_mgmt_reset_timer[2]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[1]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \reg_mgmt_reset_timer[3]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[2]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[1]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .O(p_0_in[3]));
LUT2 #(
    .INIT(4'h2)) 
     \reg_mgmt_reset_timer[4]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \reg_mgmt_reset_timer[4]_i_2 
       (.I0(reg_mgmt_reset_timer_reg__0[3]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .I2(reg_mgmt_reset_timer_reg__0[0]),
        .I3(reg_mgmt_reset_timer_reg__0[2]),
        .I4(reg_mgmt_reset_timer_reg__0[4]),
        .O(p_0_in[4]));
FDRE \reg_mgmt_reset_timer_reg[0] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_reg_state_reg[6] ),
        .D(p_0_in[0]),
        .Q(reg_mgmt_reset_timer_reg__0[0]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDRE \reg_mgmt_reset_timer_reg[1] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_reg_state_reg[6] ),
        .D(p_0_in[1]),
        .Q(reg_mgmt_reset_timer_reg__0[1]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDRE \reg_mgmt_reset_timer_reg[2] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_reg_state_reg[6] ),
        .D(p_0_in[2]),
        .Q(reg_mgmt_reset_timer_reg__0[2]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDRE \reg_mgmt_reset_timer_reg[3] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_reg_state_reg[6] ),
        .D(p_0_in[3]),
        .Q(reg_mgmt_reset_timer_reg__0[3]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDRE \reg_mgmt_reset_timer_reg[4] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_reg_state_reg[6] ),
        .D(p_0_in[4]),
        .Q(reg_mgmt_reset_timer_reg__0[4]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDPE \reg_phy_rdy_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(reg_phy_rdy[0]));
FDPE \reg_phy_rdy_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(reg_phy_rdy[0]),
        .PRE(Q),
        .Q(reg_phy_rdy[1]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hABAAA9AA)) 
     \reg_reset_timer[0]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(\n_0_reg_reset_timer[1]_i_2 ),
        .I2(\n_0_reg_reset_timer[1]_i_3 ),
        .I3(\n_0_reg_reset_timer[1]_i_4 ),
        .I4(reg_reset_timer[1]),
        .O(\n_0_reg_reset_timer[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hAAAEAAAA)) 
     \reg_reset_timer[1]_i_1 
       (.I0(reg_reset_timer[1]),
        .I1(reg_reset_timer[0]),
        .I2(\n_0_reg_reset_timer[1]_i_2 ),
        .I3(\n_0_reg_reset_timer[1]_i_3 ),
        .I4(\n_0_reg_reset_timer[1]_i_4 ),
        .O(\n_0_reg_reset_timer[1]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \reg_reset_timer[1]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I1(out6),
        .I2(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(\n_0_reg_reset_timer[1]_i_2 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \reg_reset_timer[1]_i_3 
       (.I0(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(\n_0_reg_reset_timer[1]_i_3 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \reg_reset_timer[1]_i_4 
       (.I0(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .O(\n_0_reg_reset_timer[1]_i_4 ));
FDCE \reg_reset_timer_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_reg_reset_timer[0]_i_1 ),
        .Q(reg_reset_timer[0]));
FDCE \reg_reset_timer_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_reg_reset_timer[1]_i_1 ),
        .Q(reg_reset_timer[1]));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     regff_mgmt_reset_n_o_i_1
       (.I0(n_0_regff_mgmt_reset_n_o_i_2),
        .I1(out6),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I4(n_0_regff_mgmt_reset_n_o_i_3),
        .I5(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(reg_mgmt_reset_n_o));
LUT3 #(
    .INIT(8'hFE)) 
     regff_mgmt_reset_n_o_i_2
       (.I0(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[4] ),
        .O(n_0_regff_mgmt_reset_n_o_i_2));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     regff_mgmt_reset_n_o_i_3
       (.I0(reg_mgmt_reset_timer_reg__0[3]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .I2(reg_mgmt_reset_timer_reg__0[0]),
        .I3(reg_mgmt_reset_timer_reg__0[2]),
        .I4(reg_mgmt_reset_timer_reg__0[4]),
        .O(n_0_regff_mgmt_reset_n_o_i_3));
FDRE #(
    .INIT(1'b0)) 
     regff_mgmt_reset_n_o_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_mgmt_reset_n_o),
        .Q(mgmt_reset_n),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     regff_mgmt_sticky_reset_n_o_i_1
       (.I0(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I1(n_0_regff_mgmt_reset_n_o_i_2),
        .I2(\n_0_FSM_onehot_reg_state_reg[3] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I4(out6),
        .O(reg_mgmt_sticky_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_mgmt_sticky_reset_n_o_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_mgmt_sticky_reset_n_o),
        .Q(mgmt_sticky_reset_n),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFF4)) 
     regff_pipe_reset_n_o_i_1
       (.I0(cold_reset),
        .I1(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .O(reg_pipe_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_pipe_reset_n_o_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_pipe_reset_n_o),
        .Q(pipe_reset_n),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     regff_reset_n_o_i_1
       (.I0(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[7] ),
        .O(reg_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_reset_n_o_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_reset_n_o),
        .Q(reset_n),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_tlp_tph_tbl_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx
   (DOADO,
    user_tph_stt_read_data,
    cfg_tph_stt_read_data_valid,
    user_tph_stt_read_data_valid,
    CLK,
    ADDRARDADDR,
    CFGTPHSTTWRITEDATA,
    user_tph_stt_read_enable,
    reset_n,
    D,
    user_tph_function_num,
    user_tph_stt_address,
    cfg_tph_stt_write_enable,
    CFGTPHSTTWRITEBYTEVALID);
  output [31:0]DOADO;
  output [31:0]user_tph_stt_read_data;
  output cfg_tph_stt_read_data_valid;
  output user_tph_stt_read_data_valid;
  input CLK;
  input [7:0]ADDRARDADDR;
  input [31:0]CFGTPHSTTWRITEDATA;
  input user_tph_stt_read_enable;
  input reset_n;
  input D;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;
  input cfg_tph_stt_write_enable;
  input [3:0]CFGTPHSTTWRITEBYTEVALID;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CLK;
  wire D;
  wire [31:0]DOADO;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_write_enable;
  wire clear;
  wire \n_0_reg_count[7]_i_3 ;
  wire \n_0_reg_count[7]_i_4 ;
  wire n_0_reg_user_tph_stt_read_data_valid_o_i_2;
  wire n_0_u_ram_i_1;
  wire n_0_u_ram_i_14;
  wire n_0_u_ram_i_2;
  wire n_0_u_ram_i_3;
  wire n_0_u_ram_i_4;
  wire n_0_u_ram_i_5;
  wire n_0_u_ram_i_6;
  wire n_0_u_ram_i_7;
  wire n_0_u_ram_i_8;
  wire [7:0]p_0_in__0;
  wire reg_cfg_tph_stt_read_data_valid_o0;
  wire reg_cfg_tph_stt_read_enable_i;
  wire [7:0]reg_count_reg__0;
  wire reg_next_state;
  wire reg_state;
  wire reg_user_tph_stt_read_data_valid_o0;
  wire reg_user_tph_stt_read_enable_i;
  wire reset_n;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;
  wire [3:0]wea;
  wire NLW_u_ram_CASCADEOUTA_UNCONNECTED;
  wire NLW_u_ram_CASCADEOUTB_UNCONNECTED;
  wire NLW_u_ram_DBITERR_UNCONNECTED;
  wire NLW_u_ram_SBITERR_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_u_ram_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_u_ram_RDADDRECC_UNCONNECTED;

LUT4 #(
    .INIT(16'h0400)) 
     reg_cfg_tph_stt_read_data_valid_o_i_1
       (.I0(cfg_tph_stt_read_data_valid),
        .I1(reg_cfg_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(D),
        .O(reg_cfg_tph_stt_read_data_valid_o0));
FDCE reg_cfg_tph_stt_read_data_valid_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(reg_cfg_tph_stt_read_data_valid_o0),
        .Q(cfg_tph_stt_read_data_valid));
FDCE reg_cfg_tph_stt_read_enable_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(D),
        .Q(reg_cfg_tph_stt_read_enable_i));
LUT1 #(
    .INIT(2'h1)) 
     \reg_count[0]_i_1 
       (.I0(reg_count_reg__0[0]),
        .O(p_0_in__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \reg_count[1]_i_1 
       (.I0(reg_count_reg__0[0]),
        .I1(reg_count_reg__0[1]),
        .O(p_0_in__0[1]));
LUT3 #(
    .INIT(8'h78)) 
     \reg_count[2]_i_1 
       (.I0(reg_count_reg__0[1]),
        .I1(reg_count_reg__0[0]),
        .I2(reg_count_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'h7F80)) 
     \reg_count[3]_i_1 
       (.I0(reg_count_reg__0[2]),
        .I1(reg_count_reg__0[0]),
        .I2(reg_count_reg__0[1]),
        .I3(reg_count_reg__0[3]),
        .O(p_0_in__0[3]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \reg_count[4]_i_1 
       (.I0(reg_count_reg__0[1]),
        .I1(reg_count_reg__0[0]),
        .I2(reg_count_reg__0[2]),
        .I3(reg_count_reg__0[3]),
        .I4(reg_count_reg__0[4]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \reg_count[5]_i_1 
       (.I0(reg_count_reg__0[4]),
        .I1(reg_count_reg__0[3]),
        .I2(reg_count_reg__0[2]),
        .I3(reg_count_reg__0[0]),
        .I4(reg_count_reg__0[1]),
        .I5(reg_count_reg__0[5]),
        .O(p_0_in__0[5]));
LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
     \reg_count[6]_i_1 
       (.I0(\n_0_reg_count[7]_i_3 ),
        .I1(reg_count_reg__0[5]),
        .I2(reg_count_reg__0[4]),
        .I3(reg_count_reg__0[1]),
        .I4(reg_count_reg__0[0]),
        .I5(reg_count_reg__0[6]),
        .O(p_0_in__0[6]));
LUT1 #(
    .INIT(2'h1)) 
     \reg_count[7]_i_1 
       (.I0(reg_state),
        .O(clear));
LUT6 #(
    .INIT(64'hFFF7FFFF00080000)) 
     \reg_count[7]_i_2 
       (.I0(reg_count_reg__0[5]),
        .I1(reg_count_reg__0[4]),
        .I2(\n_0_reg_count[7]_i_3 ),
        .I3(\n_0_reg_count[7]_i_4 ),
        .I4(reg_count_reg__0[6]),
        .I5(reg_count_reg__0[7]),
        .O(p_0_in__0[7]));
LUT2 #(
    .INIT(4'h7)) 
     \reg_count[7]_i_3 
       (.I0(reg_count_reg__0[2]),
        .I1(reg_count_reg__0[3]),
        .O(\n_0_reg_count[7]_i_3 ));
LUT2 #(
    .INIT(4'h7)) 
     \reg_count[7]_i_4 
       (.I0(reg_count_reg__0[1]),
        .I1(reg_count_reg__0[0]),
        .O(\n_0_reg_count[7]_i_4 ));
FDRE \reg_count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(reg_count_reg__0[0]),
        .R(clear));
FDRE \reg_count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(reg_count_reg__0[1]),
        .R(clear));
FDRE \reg_count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(reg_count_reg__0[2]),
        .R(clear));
FDRE \reg_count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(reg_count_reg__0[3]),
        .R(clear));
FDRE \reg_count_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(reg_count_reg__0[4]),
        .R(clear));
FDRE \reg_count_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(reg_count_reg__0[5]),
        .R(clear));
FDRE \reg_count_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(reg_count_reg__0[6]),
        .R(clear));
FDRE \reg_count_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(reg_count_reg__0[7]),
        .R(clear));
FDRE #(
    .INIT(1'b0)) 
     reg_state_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_next_state),
        .Q(reg_state),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0400)) 
     reg_user_tph_stt_read_data_valid_o_i_1
       (.I0(user_tph_stt_read_data_valid),
        .I1(reg_user_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(user_tph_stt_read_enable),
        .O(reg_user_tph_stt_read_data_valid_o0));
LUT1 #(
    .INIT(2'h1)) 
     reg_user_tph_stt_read_data_valid_o_i_2
       (.I0(reset_n),
        .O(n_0_reg_user_tph_stt_read_data_valid_o_i_2));
FDCE reg_user_tph_stt_read_data_valid_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(reg_user_tph_stt_read_data_valid_o0),
        .Q(user_tph_stt_read_data_valid));
FDCE reg_user_tph_stt_read_enable_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(user_tph_stt_read_enable),
        .Q(reg_user_tph_stt_read_enable_i));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("GENERATE_X_ONLY"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     u_ram
       (.ADDRARDADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,n_0_u_ram_i_1,n_0_u_ram_i_2,n_0_u_ram_i_3,n_0_u_ram_i_4,n_0_u_ram_i_5,n_0_u_ram_i_6,n_0_u_ram_i_7,n_0_u_ram_i_8,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_u_ram_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_u_ram_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_u_ram_DBITERR_UNCONNECTED),
        .DIADI(CFGTPHSTTWRITEDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(user_tph_stt_read_data),
        .DOPADOP(NLW_u_ram_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_u_ram_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_u_ram_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_u_ram_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_u_ram_SBITERR_UNCONNECTED),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,reg_next_state,reg_next_state,reg_next_state,reg_next_state}));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_1
       (.I0(reg_count_reg__0[7]),
        .I1(reg_state),
        .I2(user_tph_function_num[2]),
        .O(n_0_u_ram_i_1));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_10
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[2]),
        .O(wea[2]));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_11
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[1]),
        .O(wea[1]));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_12
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[0]),
        .O(wea[0]));
LUT4 #(
    .INIT(16'hF535)) 
     u_ram_i_13
       (.I0(reset_n),
        .I1(reg_count_reg__0[7]),
        .I2(reg_state),
        .I3(n_0_u_ram_i_14),
        .O(reg_next_state));
LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
     u_ram_i_14
       (.I0(reg_count_reg__0[6]),
        .I1(reg_count_reg__0[1]),
        .I2(reg_count_reg__0[0]),
        .I3(\n_0_reg_count[7]_i_3 ),
        .I4(reg_count_reg__0[4]),
        .I5(reg_count_reg__0[5]),
        .O(n_0_u_ram_i_14));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_2
       (.I0(reg_count_reg__0[6]),
        .I1(reg_state),
        .I2(user_tph_function_num[1]),
        .O(n_0_u_ram_i_2));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_3
       (.I0(reg_count_reg__0[5]),
        .I1(reg_state),
        .I2(user_tph_function_num[0]),
        .O(n_0_u_ram_i_3));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_4
       (.I0(reg_count_reg__0[4]),
        .I1(reg_state),
        .I2(user_tph_stt_address[4]),
        .O(n_0_u_ram_i_4));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_5
       (.I0(reg_count_reg__0[3]),
        .I1(reg_state),
        .I2(user_tph_stt_address[3]),
        .O(n_0_u_ram_i_5));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_6
       (.I0(reg_count_reg__0[2]),
        .I1(reg_state),
        .I2(user_tph_stt_address[2]),
        .O(n_0_u_ram_i_6));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_7
       (.I0(reg_count_reg__0[1]),
        .I1(reg_state),
        .I2(user_tph_stt_address[1]),
        .O(n_0_u_ram_i_7));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_8
       (.I0(reg_count_reg__0[0]),
        .I1(reg_state),
        .I2(user_tph_stt_address[0]),
        .O(n_0_u_ram_i_8));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_9
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[3]),
        .O(wea[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_top" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_top
   (user_tph_stt_read_data,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPE_TXDATAK,
    PIPE_TXEQ_CONTROL,
    PIPE_POWERDOWN,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    PIPE_RXEQ_PRESET,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    PIPE_TXDATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    pcie_rq_seq_num,
    PIPE_RXEQ_TXPRESET,
    PIPE_TXEQ_PRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    PIPE_RXEQ_LFFS,
    PIPE_TXEQ_DEEMPH,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PIPE_RXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    speed_change,
    user_tph_stt_read_data_valid,
    user_lnk_up,
    O1,
    O2,
    PIPE_RXEQ_CONTROL,
    CLK,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    int_userclk1_out,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_cq_np_req,
    int_oobclk_out,
    PIPE_RXELECIDLE,
    PIPE_RXEQ_DONE,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_eq_adapt_done,
    pipe_rx1_eq_lffs_sel,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_eq_adapt_done,
    pipe_rx2_eq_lffs_sel,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_eq_adapt_done,
    pipe_rx3_eq_lffs_sel,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    PIPE_TXEQ_DONE,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_COEFF,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    PIPE_RXDATAK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PIPE_GEN3_RDY,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    user_tph_stt_read_enable,
    I1,
    user_reset_int,
    sys_reset,
    mmcm_lock,
    Q,
    PIPE_RXDATA,
    user_tph_function_num,
    user_tph_stt_address);
  output [31:0]user_tph_stt_read_data;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [3:0]PIPE_RXPOLARITY;
  output [3:0]PIPE_TXCOMPLIANCE;
  output [3:0]PIPE_TXELECIDLE;
  output [0:0]PIPE_TXDEEMPH;
  output pipe_tx_rcvr_det;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [7:0]PIPE_TXDATAK;
  output [7:0]PIPE_TXEQ_CONTROL;
  output [7:0]PIPE_POWERDOWN;
  output [1:0]PIPETXRATE;
  output [127:0]m_axis_cq_tdata;
  output [127:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [11:0]PIPE_RXEQ_PRESET;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [127:0]PIPE_TXDATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]pcie_rq_seq_num;
  output [15:0]PIPE_RXEQ_TXPRESET;
  output [15:0]PIPE_TXEQ_PRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [23:0]PIPE_RXEQ_LFFS;
  output [23:0]PIPE_TXEQ_DEEMPH;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [3:0]m_axis_cq_tkeep;
  output [3:0]m_axis_rc_tkeep;
  output [3:0]PIPE_RXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output speed_change;
  output user_tph_stt_read_data_valid;
  output user_lnk_up;
  output O1;
  output O2;
  output [7:0]PIPE_RXEQ_CONTROL;
  input CLK;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input int_userclk1_out;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pcie_cq_np_req;
  input int_oobclk_out;
  input [3:0]PIPE_RXELECIDLE;
  input [3:0]PIPE_RXEQ_DONE;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_eq_adapt_done;
  input pipe_rx1_eq_lffs_sel;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_eq_adapt_done;
  input pipe_rx2_eq_lffs_sel;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_eq_adapt_done;
  input pipe_rx3_eq_lffs_sel;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input [3:0]PIPE_TXEQ_DONE;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [63:0]PIPE_TXEQ_COEFF;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [7:0]PIPE_RXDATAK;
  input [21:0]m_axis_cq_tready;
  input [21:0]m_axis_rc_tready;
  input [127:0]s_axis_cc_tdata;
  input [127:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [11:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [3:0]PIPE_GEN3_RDY;
  input [3:0]s_axis_cc_tkeep;
  input [3:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input user_tph_stt_read_enable;
  input I1;
  input user_reset_int;
  input sys_reset;
  input mmcm_lock;
  input [0:0]Q;
  input [127:0]PIPE_RXDATA;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;

  wire CLK;
  wire I1;
  wire O1;
  wire O2;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [3:0]PIPE_GEN3_RDY;
  wire [7:0]PIPE_POWERDOWN;
  wire [127:0]PIPE_RXDATA;
  wire [7:0]PIPE_RXDATAK;
  wire [3:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXEQ_CONTROL;
  wire [3:0]PIPE_RXEQ_DONE;
  wire [23:0]PIPE_RXEQ_LFFS;
  wire [11:0]PIPE_RXEQ_PRESET;
  wire [15:0]PIPE_RXEQ_TXPRESET;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_RXSLIDE;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [63:0]PIPE_TXEQ_COEFF;
  wire [7:0]PIPE_TXEQ_CONTROL;
  wire [23:0]PIPE_TXEQ_DEEMPH;
  wire [3:0]PIPE_TXEQ_DONE;
  wire [15:0]PIPE_TXEQ_PRESET;
  wire [0:0]Q;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire cfg_mc_update_request;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [2:0]cfg_tph_function_num;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [4:0]cfg_tph_stt_address;
  wire [31:0]cfg_tph_stt_read_data;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire [3:0]cfg_tph_stt_write_byte_valid;
  wire [31:0]cfg_tph_stt_write_data;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire int_oobclk_out;
  wire int_userclk1_out;
  wire [127:0]m_axis_cq_tdata;
  wire [3:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [127:0]m_axis_rc_tdata;
  wire [3:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire mmcm_lock;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_reset_n;
  wire [31:0]pipe_rx0_data_pcie;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire [1:0]pipe_rx0_eqcontrol_pcie;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire [31:0]pipe_rx1_data_pcie;
  wire pipe_rx1_eq_adapt_done;
  wire pipe_rx1_eq_lffs_sel;
  wire [1:0]pipe_rx1_eqcontrol_pcie;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire [31:0]pipe_rx2_data_pcie;
  wire pipe_rx2_eq_adapt_done;
  wire pipe_rx2_eq_lffs_sel;
  wire [1:0]pipe_rx2_eqcontrol_pcie;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire [31:0]pipe_rx3_data_pcie;
  wire pipe_rx3_eq_adapt_done;
  wire pipe_rx3_eq_lffs_sel;
  wire [1:0]pipe_rx3_eqcontrol_pcie;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [31:0]pipe_rx7_data_pcie;
  wire [11:0]pipe_rxstatus;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire reset_n;
  wire [127:0]s_axis_cc_tdata;
  wire [3:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [127:0]s_axis_rq_tdata;
  wire [3:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire speed_change;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

pcie3_7x_0_pcie3_7x_0_pcie_force_adapt force_adapt_i
       (.CLK(CLK),
        .I1(I1),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX1DATA(pipe_rx1_data_pcie),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol_pcie),
        .PIPERX2DATA(pipe_rx2_data_pcie),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol_pcie),
        .PIPERX3DATA(pipe_rx3_data_pcie),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol_pcie),
        .PIPERX6DATA(pipe_rx7_data_pcie),
        .PIPETXRATE(PIPETXRATE[1]),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[0]),
        .cfg_current_speed(cfg_current_speed[2]),
        .cfg_ltssm_state(cfg_ltssm_state),
        .int_oobclk_out(int_oobclk_out),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .speed_change(speed_change));
pcie3_7x_0_pcie3_7x_0_pcie_7vx pcie_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CLK(CLK),
        .D(cfg_tph_stt_read_enable),
        .DOADO(cfg_tph_stt_read_data),
        .O1(O1),
        .O2(O2),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1DATA(pipe_rx1_data_pcie),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol_pcie),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX2DATA(pipe_rx2_data_pcie),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol_pcie),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX3DATA(pipe_rx3_data_pcie),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol_pcie),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX6DATA(pipe_rx7_data_pcie),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_RXSLIDE(PIPE_RXSLIDE),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXEQ_COEFF(PIPE_TXEQ_COEFF),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_input_update_request(cfg_input_update_request),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mc_update_done(cfg_mc_update_done),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .int_oobclk_out(int_oobclk_out),
        .int_userclk1_out(int_userclk1_out),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .out6(cfg_mc_update_request),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_reset_n(pipe_reset_n),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_adapt_done(pipe_rx1_eq_adapt_done),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_adapt_done(pipe_rx2_eq_adapt_done),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_adapt_done(pipe_rx3_eq_adapt_done),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .reset_n(reset_n),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .sys_reset(sys_reset),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int));
pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx pcie_init_ctrl_7vx_i
       (.CLK(CLK),
        .Q(Q),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_input_update_request(cfg_input_update_request),
        .cfg_mc_update_done(cfg_mc_update_done),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .mmcm_lock(mmcm_lock),
        .out6(cfg_mc_update_request),
        .pipe_reset_n(pipe_reset_n),
        .reset_n(reset_n));
pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx pcie_tlp_tph_tbl_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CLK(CLK),
        .D(cfg_tph_stt_read_enable),
        .DOADO(cfg_tph_stt_read_data),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .reset_n(reset_n),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_clock" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_clock
   (SYNC_MMCM_LOCK,
    O1,
    O2,
    CLK,
    int_userclk1_out,
    INT_USERCLK2_OUT,
    out,
    pipe_txoutclk_out,
    SR,
    I1,
    I2,
    I3,
    D,
    int_pclk_sel_slave);
  output SYNC_MMCM_LOCK;
  output O1;
  output O2;
  output CLK;
  output int_userclk1_out;
  output INT_USERCLK2_OUT;
  output [3:0]out;
  input pipe_txoutclk_out;
  input [0:0]SR;
  input I1;
  input I2;
  input I3;
  input [3:0]D;
  input [3:0]int_pclk_sel_slave;

  wire CLK;
  wire [3:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire INT_USERCLK2_OUT;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire SYNC_MMCM_LOCK;
  wire clk_125mhz;
  wire clk_250mhz;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [3:0]int_pclk_sel_slave;
  wire int_userclk1_out;
  wire mmcm_fb;
  wire [3:0]pclk_sel_reg1;
  wire [3:0]pclk_sel_reg2;
  wire [3:0]pclk_sel_slave_reg1;
  wire [3:0]pclk_sel_slave_reg2;
  wire pipe_txoutclk_out;
  wire userclk1;
  wire userclk2;
  wire NLW_mmcm_i_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_i_DRDY_UNCONNECTED;
  wire NLW_mmcm_i_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_i_DO_UNCONNECTED;

  assign out[3:0] = pclk_sel_reg2;
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \dclk_i_bufg.dclk_i 
       (.I(clk_125mhz),
        .O(CLK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen3_reg1_reg
       (.C(O1),
        .CE(1'b1),
        .D(I2),
        .Q(gen3_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen3_reg2_reg
       (.C(O1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(2),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(4),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(20),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
     mmcm_i
       (.CLKFBIN(mmcm_fb),
        .CLKFBOUT(mmcm_fb),
        .CLKFBOUTB(NLW_mmcm_i_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(pipe_txoutclk_out),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_125mhz),
        .CLKOUT0B(NLW_mmcm_i_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_250mhz),
        .CLKOUT1B(NLW_mmcm_i_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(userclk1),
        .CLKOUT2B(NLW_mmcm_i_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(userclk2),
        .CLKOUT3B(NLW_mmcm_i_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_i_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_i_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(SYNC_MMCM_LOCK),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_i_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFGCTRL #(
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b0),
    .IS_CE1_INVERTED(1'b0),
    .IS_I0_INVERTED(1'b0),
    .IS_I1_INVERTED(1'b0),
    .IS_IGNORE0_INVERTED(1'b0),
    .IS_IGNORE1_INVERTED(1'b0),
    .IS_S0_INVERTED(1'b0),
    .IS_S1_INVERTED(1'b0),
    .PRESELECT_I0("FALSE"),
    .PRESELECT_I1("FALSE")) 
     \pclk_i1_bufgctrl.pclk_i1 
       (.CE0(1'b1),
        .CE1(1'b1),
        .I0(clk_125mhz),
        .I1(clk_250mhz),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(O1),
        .S0(I1),
        .S1(O2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(O1),
        .CE(1'b1),
        .D(I3),
        .Q(O2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[0] 
       (.C(O1),
        .CE(1'b1),
        .D(D[0]),
        .Q(pclk_sel_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[1] 
       (.C(O1),
        .CE(1'b1),
        .D(D[1]),
        .Q(pclk_sel_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[2] 
       (.C(O1),
        .CE(1'b1),
        .D(D[2]),
        .Q(pclk_sel_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[3] 
       (.C(O1),
        .CE(1'b1),
        .D(D[3]),
        .Q(pclk_sel_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[0] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_reg1[0]),
        .Q(pclk_sel_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[1] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_reg1[1]),
        .Q(pclk_sel_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[2] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_reg1[2]),
        .Q(pclk_sel_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[3] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_reg1[3]),
        .Q(pclk_sel_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[0] 
       (.C(O1),
        .CE(1'b1),
        .D(int_pclk_sel_slave[0]),
        .Q(pclk_sel_slave_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[1] 
       (.C(O1),
        .CE(1'b1),
        .D(int_pclk_sel_slave[1]),
        .Q(pclk_sel_slave_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[2] 
       (.C(O1),
        .CE(1'b1),
        .D(int_pclk_sel_slave[2]),
        .Q(pclk_sel_slave_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[3] 
       (.C(O1),
        .CE(1'b1),
        .D(int_pclk_sel_slave[3]),
        .Q(pclk_sel_slave_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[0] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[0]),
        .Q(pclk_sel_slave_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[1] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[1]),
        .Q(pclk_sel_slave_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[2] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[2]),
        .Q(pclk_sel_slave_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[3] 
       (.C(O1),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[3]),
        .Q(pclk_sel_slave_reg2[3]),
        .R(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \userclk1_i1.usrclk1_i1 
       (.I(userclk1),
        .O(int_userclk1_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \userclk2_i1.usrclk2_i1 
       (.I(userclk2),
        .O(INT_USERCLK2_OUT));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_drp" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_drp
   (DRP_FSM,
    DRPADDR,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    DRP_GTXRESET);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input DRP_GTXRESET;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_GTXRESET;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire O1;
  wire O2;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1 ;
  wire \n_0_addr_reg[1]_i_1 ;
  wire \n_0_addr_reg[2]_i_1 ;
  wire \n_0_addr_reg[3]_i_1 ;
  wire \n_0_addr_reg[4]_i_1 ;
  wire \n_0_addr_reg[4]_i_2 ;
  wire \n_0_addr_reg[5]_i_1 ;
  wire \n_0_addr_reg[6]_i_1 ;
  wire \n_0_addr_reg[7]_i_1 ;
  wire \n_0_addr_reg[7]_i_2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2 ;
  wire \n_0_di_reg[0]_i_3 ;
  wire \n_0_di_reg[0]_i_4 ;
  wire \n_0_di_reg[11]_i_2 ;
  wire \n_0_di_reg[11]_i_3 ;
  wire \n_0_di_reg[11]_i_4 ;
  wire \n_0_di_reg[11]_i_5 ;
  wire \n_0_di_reg[12]_i_2 ;
  wire \n_0_di_reg[12]_i_3 ;
  wire \n_0_di_reg[13]_i_2 ;
  wire \n_0_di_reg[13]_i_3 ;
  wire \n_0_di_reg[14]_i_2 ;
  wire \n_0_di_reg[14]_i_3 ;
  wire \n_0_di_reg[14]_i_4 ;
  wire \n_0_di_reg[1]_i_2 ;
  wire \n_0_di_reg[1]_i_3 ;
  wire \n_0_di_reg[1]_i_4 ;
  wire \n_0_di_reg[1]_i_5 ;
  wire \n_0_di_reg[2]_i_2 ;
  wire \n_0_di_reg[2]_i_3 ;
  wire \n_0_di_reg[2]_i_4 ;
  wire \n_0_di_reg[4]_i_2 ;
  wire \n_0_di_reg[4]_i_3 ;
  wire \n_0_di_reg[4]_i_4 ;
  wire \n_0_di_reg[4]_i_5 ;
  wire \n_0_di_reg[4]_i_6 ;
  wire \n_0_di_reg[4]_i_7 ;
  wire \n_0_di_reg[5]_i_2 ;
  wire \n_0_di_reg[6]_i_2 ;
  wire \n_0_di_reg[6]_i_3 ;
  wire \n_0_di_reg[6]_i_4 ;
  wire \n_0_di_reg[9]_i_2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_2;
  wire \n_0_fsm[0]_i_2__0 ;
  wire \n_0_fsm[1]_i_2__1 ;
  wire \n_0_fsm[1]_i_3 ;
  wire \n_0_fsm[1]_i_4 ;
  wire \n_0_fsm[6]_i_2 ;
  wire \n_0_fsm[6]_i_3 ;
  wire \n_0_fsm[6]_i_4 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_55 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[3]_i_1 ;
  wire \n_0_index[4]_i_1 ;
  wire \n_0_index[4]_i_2 ;
  wire \n_0_index[4]_i_3 ;
  wire \n_0_index[4]_i_4 ;
  wire \n_0_index[4]_i_5 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1 ;
  wire n_0_mode_i_1;
  wire n_0_mode_i_2;
  wire n_0_mode_i_3;
  wire n_0_mode_i_4;
  wire n_0_mode_reg;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2 ),
        .O(\n_0_addr_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(n_0_mode_reg),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_addr_reg[4]_i_2 ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_addr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1 
       (.I0(\n_0_addr_reg[4]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2 ),
        .O(\n_0_addr_reg[7]_i_1 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2 
       (.I0(\n_0_index_reg[0] ),
        .I1(n_0_mode_reg),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \di_reg[0]_i_1 
       (.I0(\n_0_di_reg[0]_i_2 ),
        .I1(\n_0_di_reg[0]_i_3 ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[0]_i_4 ),
        .I5(\n_0_index_reg[4] ),
        .O(di_reg[0]));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[0]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_3 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'h00F0BBF000F0F0F0)) 
     \di_reg[0]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_4 ));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[10]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1 
       (.I0(\n_0_di_reg[11]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[11]_i_3 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[11]_i_4 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h08083B0800000000)) 
     \di_reg[11]_i_2 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_2 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4 
       (.I0(\n_0_di_reg[0]_i_2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_5 ),
        .I4(\n_0_addr_reg[4]_i_2 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_5 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_5 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[12]_i_1 
       (.I0(\n_0_di_reg[12]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4 ),
        .I3(do_reg2[12]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[12]_i_3 ),
        .O(di_reg[12]));
LUT6 #(
    .INIT(64'h0808080800300000)) 
     \di_reg[12]_i_2 
       (.I0(do_reg2[12]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[13]_i_1 
       (.I0(\n_0_di_reg[13]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4 ),
        .I3(do_reg2[13]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[13]_i_3 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080830300030)) 
     \di_reg[13]_i_2 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[13]_i_2 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_3 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_3 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1 
       (.I0(\n_0_di_reg[14]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[14]_i_3 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[14]_i_4 ),
        .O(di_reg[14]));
LUT5 #(
    .INIT(32'h00002202)) 
     \di_reg[14]_i_2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[14]),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_2 ));
LUT6 #(
    .INIT(64'h7472747230507472)) 
     \di_reg[14]_i_3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[14]_i_3 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[14]_i_4 ));
LUT6 #(
    .INIT(64'h03333B3B00000008)) 
     \di_reg[15]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
LUT4 #(
    .INIT(16'h8B88)) 
     \di_reg[1]_i_1 
       (.I0(\n_0_di_reg[1]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[1]_i_3 ),
        .I3(\n_0_di_reg[1]_i_4 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000000008082808)) 
     \di_reg[1]_i_2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'hCC44C444C044C444)) 
     \di_reg[1]_i_3 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_di_reg[0]_i_2 ),
        .O(\n_0_di_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4 
       (.I0(\n_0_di_reg[1]_i_5 ),
        .I1(do_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAB)) 
     \di_reg[2]_i_1 
       (.I0(\n_0_di_reg[2]_i_2 ),
        .I1(\n_0_di_reg[2]_i_3 ),
        .I2(\n_0_di_reg[2]_i_4 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[2]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[2]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \di_reg[2]_i_2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_2 ));
LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
     \di_reg[2]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'h00BF0FB0F0BFFFBF)) 
     \di_reg[2]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4 ));
LUT6 #(
    .INIT(64'h1700554037225702)) 
     \di_reg[3]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[3]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h20AA20AA20AAA0AA)) 
     \di_reg[4]_i_2 
       (.I0(\n_0_di_reg[4]_i_4 ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000CCE233)) 
     \di_reg[4]_i_3 
       (.I0(\n_0_di_reg[4]_i_5 ),
        .I1(\n_0_index_reg[0] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEF222)) 
     \di_reg[4]_i_4 
       (.I0(\n_0_di_reg[4]_i_6 ),
        .I1(\n_0_di_reg[6]_i_4 ),
        .I2(\n_0_di_reg[4]_i_7 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[0]_i_2 ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_5 ));
LUT4 #(
    .INIT(16'h8AAA)) 
     \di_reg[4]_i_6 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_6 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_7 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_7 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1 
       (.I0(\n_0_di_reg[5]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4 ),
        .I3(\n_0_di_reg[6]_i_4 ),
        .I4(do_reg2[5]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_2 ));
LUT6 #(
    .INIT(64'h3088308830BB3088)) 
     \di_reg[6]_i_1 
       (.I0(\n_0_di_reg[6]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[6]_i_3 ),
        .I3(\n_0_index_reg[3] ),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[6]_i_4 ),
        .O(di_reg[6]));
LUT6 #(
    .INIT(64'h38383B3800000000)) 
     \di_reg[6]_i_2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2 ));
LUT4 #(
    .INIT(16'h6070)) 
     \di_reg[6]_i_3 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_3 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[6]_i_4 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[6]_i_4 ));
LUT6 #(
    .INIT(64'h15157D5500012000)) 
     \di_reg[7]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[8]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h0B3B3B3B08080808)) 
     \di_reg[9]_i_1 
       (.I0(\n_0_di_reg[9]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
     \di_reg[9]_i_2 
       (.I0(do_reg2[9]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[4]_i_1 
       (.I0(\n_0_di_reg[4]_i_2 ),
        .I1(\n_0_di_reg[4]_i_3 ),
        .O(di_reg[4]),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000008)) 
     done_i_1
       (.I0(n_0_done_i_2),
        .I1(DRP_FSM[0]),
        .I2(start_reg2),
        .I3(DRP_FSM[6]),
        .I4(DRP_FSM[5]),
        .O(done));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_2
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .O(n_0_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'hF2FF)) 
     \fsm[0]_i_1__4 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\n_0_fsm[0]_i_2__0 ),
        .I3(\n_0_fsm[6]_i_2 ),
        .O(fsm[0]));
LUT6 #(
    .INIT(64'h2200220020222000)) 
     \fsm[0]_i_2__0 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_2__0 ));
LUT3 #(
    .INIT(8'hA8)) 
     \fsm[1]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(\n_0_fsm[1]_i_2__1 ),
        .I2(\n_0_fsm[1]_i_3 ),
        .O(fsm[1]));
LUT5 #(
    .INIT(32'hFF8F8888)) 
     \fsm[1]_i_2__1 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(DRP_FSM[1]),
        .O(\n_0_fsm[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
     \fsm[1]_i_3 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[1]_i_3 ));
LUT4 #(
    .INIT(16'hFFBE)) 
     \fsm[1]_i_4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_fsm[1]_i_4 ));
LUT4 #(
    .INIT(16'h2000)) 
     \fsm[2]_i_1__0 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__0 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__0 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
LUT5 #(
    .INIT(32'h00000116)) 
     \fsm[6]_i_2 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\n_0_fsm[6]_i_3 ),
        .I4(\n_0_fsm[6]_i_4 ),
        .O(\n_0_fsm[6]_i_2 ));
LUT4 #(
    .INIT(16'h0116)) 
     \fsm[6]_i_3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_3 ));
LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[6]_i_4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__0 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_28 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'h8888888888B8B888)) 
     \gth_channel.gthe2_channel_i_i_3 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(O1));
LUT6 #(
    .INIT(64'h888888B888888888)) 
     \gth_channel.gthe2_channel_i_i_4 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(O2));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_46__0 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__0 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_54 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
LUT4 #(
    .INIT(16'h0001)) 
     \gth_channel.gthe2_channel_i_i_55 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_55 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_GTXRESET),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h02)) 
     \index[0]_i_1 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_index[4]_i_5 ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1 ));
LUT4 #(
    .INIT(16'h0028)) 
     \index[1]_i_1 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index[4]_i_5 ),
        .O(\n_0_index[1]_i_1 ));
LUT5 #(
    .INIT(32'h00002888)) 
     \index[2]_i_1 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[4]_i_5 ),
        .O(\n_0_index[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000028888888)) 
     \index[3]_i_1 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index[4]_i_5 ),
        .O(\n_0_index[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_1 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[1]),
        .I5(\n_0_index[4]_i_3 ),
        .O(\n_0_index[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000088288888)) 
     \index[4]_i_2 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index[4]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index[4]_i_5 ),
        .O(\n_0_index[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEEC)) 
     \index[4]_i_3 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \index[4]_i_5 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(\n_0_index[4]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[0]_i_1 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[1]_i_1 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[2]_i_1 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[3]_i_1 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[4]_i_2 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000020)) 
     \load_cnt[0]_i_1 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000022220)) 
     mode_i_1
       (.I0(n_0_mode_reg),
        .I1(DRP_FSM[0]),
        .I2(n_0_mode_i_2),
        .I3(n_0_mode_i_3),
        .I4(DRP_FSM[1]),
        .I5(n_0_mode_i_4),
        .O(n_0_mode_i_1));
LUT2 #(
    .INIT(4'hE)) 
     mode_i_2
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[2]),
        .O(n_0_mode_i_2));
LUT3 #(
    .INIT(8'hFE)) 
     mode_i_3
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .O(n_0_mode_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFCC0)) 
     mode_i_4
       (.I0(\n_0_fsm[0]_i_2__0 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[5]),
        .O(n_0_mode_i_4));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_drp" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_drp_1
   (DRP_FSM,
    DRPADDR,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire O1;
  wire O2;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__0 ;
  wire \n_0_addr_reg[1]_i_1__0 ;
  wire \n_0_addr_reg[2]_i_1__0 ;
  wire \n_0_addr_reg[3]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_2__0 ;
  wire \n_0_addr_reg[5]_i_1__0 ;
  wire \n_0_addr_reg[6]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_2__0 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__0 ;
  wire \n_0_di_reg[0]_i_3__0 ;
  wire \n_0_di_reg[0]_i_4__0 ;
  wire \n_0_di_reg[11]_i_2__0 ;
  wire \n_0_di_reg[11]_i_3__0 ;
  wire \n_0_di_reg[11]_i_4__0 ;
  wire \n_0_di_reg[11]_i_5__0 ;
  wire \n_0_di_reg[12]_i_2__0 ;
  wire \n_0_di_reg[12]_i_3__0 ;
  wire \n_0_di_reg[13]_i_2__0 ;
  wire \n_0_di_reg[13]_i_3__0 ;
  wire \n_0_di_reg[14]_i_2__0 ;
  wire \n_0_di_reg[14]_i_3__0 ;
  wire \n_0_di_reg[14]_i_4__0 ;
  wire \n_0_di_reg[1]_i_2__0 ;
  wire \n_0_di_reg[1]_i_3__0 ;
  wire \n_0_di_reg[1]_i_4__0 ;
  wire \n_0_di_reg[1]_i_5__0 ;
  wire \n_0_di_reg[2]_i_2__0 ;
  wire \n_0_di_reg[2]_i_3__0 ;
  wire \n_0_di_reg[2]_i_4__0 ;
  wire \n_0_di_reg[4]_i_2__0 ;
  wire \n_0_di_reg[4]_i_3__0 ;
  wire \n_0_di_reg[4]_i_4__0 ;
  wire \n_0_di_reg[4]_i_5__0 ;
  wire \n_0_di_reg[4]_i_6__0 ;
  wire \n_0_di_reg[4]_i_7__0 ;
  wire \n_0_di_reg[5]_i_2__0 ;
  wire \n_0_di_reg[6]_i_2__0 ;
  wire \n_0_di_reg[6]_i_3__0 ;
  wire \n_0_di_reg[6]_i_4__0 ;
  wire \n_0_di_reg[9]_i_2__0 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_2__1;
  wire \n_0_fsm[0]_i_2__3 ;
  wire \n_0_fsm[1]_i_2__4 ;
  wire \n_0_fsm[1]_i_3__1 ;
  wire \n_0_fsm[1]_i_4__0 ;
  wire \n_0_fsm[6]_i_2__0 ;
  wire \n_0_fsm[6]_i_3__0 ;
  wire \n_0_fsm[6]_i_4__0 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_55__0 ;
  wire \n_0_index[0]_i_1__0 ;
  wire \n_0_index[1]_i_1__0 ;
  wire \n_0_index[2]_i_1__0 ;
  wire \n_0_index[3]_i_1__0 ;
  wire \n_0_index[4]_i_1__0 ;
  wire \n_0_index[4]_i_2__0 ;
  wire \n_0_index[4]_i_3__0 ;
  wire \n_0_index[4]_i_4__0 ;
  wire \n_0_index[4]_i_5__0 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__1 ;
  wire n_0_mode_i_1__1;
  wire n_0_mode_i_2__1;
  wire n_0_mode_i_3__0;
  wire n_0_mode_i_4__0;
  wire n_0_mode_reg;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__0 ),
        .O(\n_0_addr_reg[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(n_0_mode_reg),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_addr_reg[4]_i_2__0 ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_addr_reg[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__0 
       (.I0(\n_0_addr_reg[4]_i_2__0 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__0 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__0 ),
        .O(\n_0_addr_reg[7]_i_1__0 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(n_0_mode_reg),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \di_reg[0]_i_1__0 
       (.I0(\n_0_di_reg[0]_i_2__0 ),
        .I1(\n_0_di_reg[0]_i_3__0 ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[0]_i_4__0 ),
        .I5(\n_0_index_reg[4] ),
        .O(di_reg[0]));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[0]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_3__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h00F0BBF000F0F0F0)) 
     \di_reg[0]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[10]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__0 
       (.I0(\n_0_di_reg[11]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[11]_i_3__0 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[11]_i_4__0 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h08083B0800000000)) 
     \di_reg[11]_i_2__0 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__0 
       (.I0(\n_0_di_reg[0]_i_2__0 ),
        .I1(\n_0_index_reg[2] ),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_5__0 ),
        .I4(\n_0_addr_reg[4]_i_2__0 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_5__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_5__0 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[12]_i_1__0 
       (.I0(\n_0_di_reg[12]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__0 ),
        .I3(do_reg2[12]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[12]_i_3__0 ),
        .O(di_reg[12]));
LUT6 #(
    .INIT(64'h0808080800300000)) 
     \di_reg[12]_i_2__0 
       (.I0(do_reg2[12]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__0 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_3__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__0 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[13]_i_1__0 
       (.I0(\n_0_di_reg[13]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__0 ),
        .I3(do_reg2[13]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[13]_i_3__0 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080830300030)) 
     \di_reg[13]_i_2__0 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[13]_i_2__0 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_3__0 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_3__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__0 
       (.I0(\n_0_di_reg[14]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[14]_i_3__0 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[14]_i_4__0 ),
        .O(di_reg[14]));
LUT5 #(
    .INIT(32'h00002202)) 
     \di_reg[14]_i_2__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[14]),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h7472747230507472)) 
     \di_reg[14]_i_3__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[14]_i_3__0 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[14]_i_4__0 ));
LUT6 #(
    .INIT(64'h03333B3B00000008)) 
     \di_reg[15]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
LUT4 #(
    .INIT(16'h8B88)) 
     \di_reg[1]_i_1__0 
       (.I0(\n_0_di_reg[1]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[1]_i_3__0 ),
        .I3(\n_0_di_reg[1]_i_4__0 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000000008082808)) 
     \di_reg[1]_i_2__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hCC44C444C044C444)) 
     \di_reg[1]_i_3__0 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_di_reg[0]_i_2__0 ),
        .O(\n_0_di_reg[1]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__0 
       (.I0(\n_0_di_reg[1]_i_5__0 ),
        .I1(do_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__0 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_5__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_5__0 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAB)) 
     \di_reg[2]_i_1__0 
       (.I0(\n_0_di_reg[2]_i_2__0 ),
        .I1(\n_0_di_reg[2]_i_3__0 ),
        .I2(\n_0_di_reg[2]_i_4__0 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[2]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[2]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \di_reg[2]_i_2__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
     \di_reg[2]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_3__0 ));
LUT6 #(
    .INIT(64'h00BF0FB0F0BFFFBF)) 
     \di_reg[2]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__0 ));
LUT6 #(
    .INIT(64'h1700554037225702)) 
     \di_reg[3]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[3]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h20AA20AA20AAA0AA)) 
     \di_reg[4]_i_2__0 
       (.I0(\n_0_di_reg[4]_i_4__0 ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000CCE233)) 
     \di_reg[4]_i_3__0 
       (.I0(\n_0_di_reg[4]_i_5__0 ),
        .I1(\n_0_index_reg[0] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEF222)) 
     \di_reg[4]_i_4__0 
       (.I0(\n_0_di_reg[4]_i_6__0 ),
        .I1(\n_0_di_reg[6]_i_4__0 ),
        .I2(\n_0_di_reg[4]_i_7__0 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[0]_i_2__0 ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_4__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_5__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_5__0 ));
LUT4 #(
    .INIT(16'h8AAA)) 
     \di_reg[4]_i_6__0 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_6__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_7__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_7__0 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__0 
       (.I0(\n_0_di_reg[5]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__0 ),
        .I3(\n_0_di_reg[6]_i_4__0 ),
        .I4(do_reg2[5]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_2__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_2__0 ));
LUT6 #(
    .INIT(64'h3088308830BB3088)) 
     \di_reg[6]_i_1__0 
       (.I0(\n_0_di_reg[6]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[6]_i_3__0 ),
        .I3(\n_0_index_reg[3] ),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[6]_i_4__0 ),
        .O(di_reg[6]));
LUT6 #(
    .INIT(64'h38383B3800000000)) 
     \di_reg[6]_i_2__0 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__0 ));
LUT4 #(
    .INIT(16'h6070)) 
     \di_reg[6]_i_3__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_3__0 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[6]_i_4__0 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[6]_i_4__0 ));
LUT6 #(
    .INIT(64'h15157D5500012000)) 
     \di_reg[7]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[8]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h0B3B3B3B08080808)) 
     \di_reg[9]_i_1__0 
       (.I0(\n_0_di_reg[9]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
     \di_reg[9]_i_2__0 
       (.I0(do_reg2[9]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[9]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[4]_i_1__0 
       (.I0(\n_0_di_reg[4]_i_2__0 ),
        .I1(\n_0_di_reg[4]_i_3__0 ),
        .O(di_reg[4]),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000008)) 
     done_i_1__1
       (.I0(n_0_done_i_2__1),
        .I1(DRP_FSM[0]),
        .I2(start_reg2),
        .I3(DRP_FSM[6]),
        .I4(DRP_FSM[5]),
        .O(done));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_2__1
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .O(n_0_done_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'hF2FF)) 
     \fsm[0]_i_1__6 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\n_0_fsm[0]_i_2__3 ),
        .I3(\n_0_fsm[6]_i_2__0 ),
        .O(fsm[0]));
LUT6 #(
    .INIT(64'h2200220020222000)) 
     \fsm[0]_i_2__3 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__0 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_2__3 ));
LUT3 #(
    .INIT(8'hA8)) 
     \fsm[1]_i_1__6 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(\n_0_fsm[1]_i_2__4 ),
        .I2(\n_0_fsm[1]_i_3__1 ),
        .O(fsm[1]));
LUT5 #(
    .INIT(32'hFF8F8888)) 
     \fsm[1]_i_2__4 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(DRP_FSM[1]),
        .O(\n_0_fsm[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
     \fsm[1]_i_3__1 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__0 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[1]_i_3__1 ));
LUT4 #(
    .INIT(16'hFFBE)) 
     \fsm[1]_i_4__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_fsm[1]_i_4__0 ));
LUT4 #(
    .INIT(16'h2000)) 
     \fsm[2]_i_1__2 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__6 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__6 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__2 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__2 
       (.I0(\n_0_fsm[6]_i_2__0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
LUT5 #(
    .INIT(32'h00000116)) 
     \fsm[6]_i_2__0 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\n_0_fsm[6]_i_3__0 ),
        .I4(\n_0_fsm[6]_i_4__0 ),
        .O(\n_0_fsm[6]_i_2__0 ));
LUT4 #(
    .INIT(16'h0116)) 
     \fsm[6]_i_3__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_3__0 ));
LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[6]_i_4__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_4__0 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__1 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__1 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__0 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__0 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__0 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__0 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__0 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__0 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__0 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__0 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__0 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__0 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__0 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__0 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__0 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_28__0 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'h8888888888B8B888)) 
     \gth_channel.gthe2_channel_i_i_3__0 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55__0 ),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_46__1 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__1 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__1 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__0 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
LUT6 #(
    .INIT(64'h888888B888888888)) 
     \gth_channel.gthe2_channel_i_i_4__0 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55__0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(O2));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__0 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__0 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__0 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__0 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_54__0 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
LUT4 #(
    .INIT(16'h0001)) 
     \gth_channel.gthe2_channel_i_i_55__0 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_55__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h02)) 
     \index[0]_i_1__0 
       (.I0(\n_0_fsm[1]_i_3__1 ),
        .I1(\n_0_index[4]_i_5__0 ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h0028)) 
     \index[1]_i_1__0 
       (.I0(\n_0_fsm[1]_i_3__1 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index[4]_i_5__0 ),
        .O(\n_0_index[1]_i_1__0 ));
LUT5 #(
    .INIT(32'h00002888)) 
     \index[2]_i_1__0 
       (.I0(\n_0_fsm[1]_i_3__1 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[4]_i_5__0 ),
        .O(\n_0_index[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000028888888)) 
     \index[3]_i_1__0 
       (.I0(\n_0_fsm[1]_i_3__1 ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index[4]_i_5__0 ),
        .O(\n_0_index[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_1__0 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[1]),
        .I5(\n_0_index[4]_i_3__0 ),
        .O(\n_0_index[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000088288888)) 
     \index[4]_i_2__0 
       (.I0(\n_0_fsm[1]_i_3__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index[4]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index[4]_i_5__0 ),
        .O(\n_0_index[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEEC)) 
     \index[4]_i_3__0 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \index[4]_i_5__0 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(\n_0_index[4]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[0]_i_1__0 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[1]_i_1__0 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[2]_i_1__0 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[3]_i_1__0 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[4]_i_2__0 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000020)) 
     \load_cnt[0]_i_1__1 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55__0 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__1 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000022220)) 
     mode_i_1__1
       (.I0(n_0_mode_reg),
        .I1(DRP_FSM[0]),
        .I2(n_0_mode_i_2__1),
        .I3(n_0_mode_i_3__0),
        .I4(DRP_FSM[1]),
        .I5(n_0_mode_i_4__0),
        .O(n_0_mode_i_1__1));
LUT2 #(
    .INIT(4'hE)) 
     mode_i_2__1
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[2]),
        .O(n_0_mode_i_2__1));
LUT3 #(
    .INIT(8'hFE)) 
     mode_i_3__0
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .O(n_0_mode_i_3__0));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFCC0)) 
     mode_i_4__0
       (.I0(\n_0_fsm[0]_i_2__3 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[5]),
        .O(n_0_mode_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__1),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_drp" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_drp_13
   (DRP_FSM,
    DRPADDR,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire O1;
  wire O2;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__2 ;
  wire \n_0_addr_reg[1]_i_1__2 ;
  wire \n_0_addr_reg[2]_i_1__2 ;
  wire \n_0_addr_reg[3]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_2__2 ;
  wire \n_0_addr_reg[5]_i_1__2 ;
  wire \n_0_addr_reg[6]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_2__2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__2 ;
  wire \n_0_di_reg[0]_i_3__2 ;
  wire \n_0_di_reg[0]_i_4__2 ;
  wire \n_0_di_reg[11]_i_2__2 ;
  wire \n_0_di_reg[11]_i_3__2 ;
  wire \n_0_di_reg[11]_i_4__2 ;
  wire \n_0_di_reg[11]_i_5__2 ;
  wire \n_0_di_reg[12]_i_2__2 ;
  wire \n_0_di_reg[12]_i_3__2 ;
  wire \n_0_di_reg[13]_i_2__2 ;
  wire \n_0_di_reg[13]_i_3__2 ;
  wire \n_0_di_reg[14]_i_2__2 ;
  wire \n_0_di_reg[14]_i_3__2 ;
  wire \n_0_di_reg[14]_i_4__2 ;
  wire \n_0_di_reg[1]_i_2__2 ;
  wire \n_0_di_reg[1]_i_3__2 ;
  wire \n_0_di_reg[1]_i_4__2 ;
  wire \n_0_di_reg[1]_i_5__2 ;
  wire \n_0_di_reg[2]_i_2__2 ;
  wire \n_0_di_reg[2]_i_3__2 ;
  wire \n_0_di_reg[2]_i_4__2 ;
  wire \n_0_di_reg[4]_i_2__2 ;
  wire \n_0_di_reg[4]_i_3__2 ;
  wire \n_0_di_reg[4]_i_4__2 ;
  wire \n_0_di_reg[4]_i_5__2 ;
  wire \n_0_di_reg[4]_i_6__2 ;
  wire \n_0_di_reg[4]_i_7__2 ;
  wire \n_0_di_reg[5]_i_2__2 ;
  wire \n_0_di_reg[6]_i_2__2 ;
  wire \n_0_di_reg[6]_i_3__2 ;
  wire \n_0_di_reg[6]_i_4__2 ;
  wire \n_0_di_reg[9]_i_2__2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_2__3;
  wire \n_0_fsm[0]_i_2__7 ;
  wire \n_0_fsm[1]_i_2__8 ;
  wire \n_0_fsm[1]_i_3__3 ;
  wire \n_0_fsm[1]_i_4__2 ;
  wire \n_0_fsm[6]_i_2__2 ;
  wire \n_0_fsm[6]_i_3__2 ;
  wire \n_0_fsm[6]_i_4__2 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_58 ;
  wire \n_0_index[0]_i_1__2 ;
  wire \n_0_index[1]_i_1__2 ;
  wire \n_0_index[2]_i_1__2 ;
  wire \n_0_index[3]_i_1__2 ;
  wire \n_0_index[4]_i_1__2 ;
  wire \n_0_index[4]_i_2__2 ;
  wire \n_0_index[4]_i_3__2 ;
  wire \n_0_index[4]_i_4__2 ;
  wire \n_0_index[4]_i_5__2 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__3 ;
  wire n_0_mode_i_1__3;
  wire n_0_mode_i_2__3;
  wire n_0_mode_i_3__2;
  wire n_0_mode_i_4__2;
  wire n_0_mode_reg;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__2 ),
        .O(\n_0_addr_reg[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(n_0_mode_reg),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_addr_reg[4]_i_2__2 ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_addr_reg[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__2 
       (.I0(\n_0_addr_reg[4]_i_2__2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__2 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__2 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__2 ),
        .O(\n_0_addr_reg[7]_i_1__2 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(n_0_mode_reg),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \di_reg[0]_i_1__2 
       (.I0(\n_0_di_reg[0]_i_2__2 ),
        .I1(\n_0_di_reg[0]_i_3__2 ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[0]_i_4__2 ),
        .I5(\n_0_index_reg[4] ),
        .O(di_reg[0]));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[0]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_3__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h00F0BBF000F0F0F0)) 
     \di_reg[0]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[10]_i_1__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__2 
       (.I0(\n_0_di_reg[11]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[11]_i_3__2 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[11]_i_4__2 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h08083B0800000000)) 
     \di_reg[11]_i_2__2 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_2__2 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__2 
       (.I0(\n_0_di_reg[0]_i_2__2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_5__2 ),
        .I4(\n_0_addr_reg[4]_i_2__2 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_5__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_5__2 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[12]_i_1__2 
       (.I0(\n_0_di_reg[12]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__2 ),
        .I3(do_reg2[12]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[12]_i_3__2 ),
        .O(di_reg[12]));
LUT6 #(
    .INIT(64'h0808080800300000)) 
     \di_reg[12]_i_2__2 
       (.I0(do_reg2[12]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__2 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_3__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__2 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[13]_i_1__2 
       (.I0(\n_0_di_reg[13]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__2 ),
        .I3(do_reg2[13]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[13]_i_3__2 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080830300030)) 
     \di_reg[13]_i_2__2 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[13]_i_2__2 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_3__2 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_3__2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__2 
       (.I0(\n_0_di_reg[14]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[14]_i_3__2 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[14]_i_4__2 ),
        .O(di_reg[14]));
LUT5 #(
    .INIT(32'h00002202)) 
     \di_reg[14]_i_2__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[14]),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_2__2 ));
LUT6 #(
    .INIT(64'h7472747230507472)) 
     \di_reg[14]_i_3__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[14]_i_3__2 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[14]_i_4__2 ));
LUT6 #(
    .INIT(64'h03333B3B00000008)) 
     \di_reg[15]_i_1__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
LUT4 #(
    .INIT(16'h8B88)) 
     \di_reg[1]_i_1__2 
       (.I0(\n_0_di_reg[1]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[1]_i_3__2 ),
        .I3(\n_0_di_reg[1]_i_4__2 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000000008082808)) 
     \di_reg[1]_i_2__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_2__2 ));
LUT6 #(
    .INIT(64'hCC44C444C044C444)) 
     \di_reg[1]_i_3__2 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_di_reg[0]_i_2__2 ),
        .O(\n_0_di_reg[1]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__2 
       (.I0(\n_0_di_reg[1]_i_5__2 ),
        .I1(do_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__2 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_5__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_5__2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAB)) 
     \di_reg[2]_i_1__2 
       (.I0(\n_0_di_reg[2]_i_2__2 ),
        .I1(\n_0_di_reg[2]_i_3__2 ),
        .I2(\n_0_di_reg[2]_i_4__2 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[2]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[2]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \di_reg[2]_i_2__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_2__2 ));
LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
     \di_reg[2]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_3__2 ));
LUT6 #(
    .INIT(64'h00BF0FB0F0BFFFBF)) 
     \di_reg[2]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__2 ));
LUT6 #(
    .INIT(64'h1700554037225702)) 
     \di_reg[3]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[3]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h20AA20AA20AAA0AA)) 
     \di_reg[4]_i_2__2 
       (.I0(\n_0_di_reg[4]_i_4__2 ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000CCE233)) 
     \di_reg[4]_i_3__2 
       (.I0(\n_0_di_reg[4]_i_5__2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEF222)) 
     \di_reg[4]_i_4__2 
       (.I0(\n_0_di_reg[4]_i_6__2 ),
        .I1(\n_0_di_reg[6]_i_4__2 ),
        .I2(\n_0_di_reg[4]_i_7__2 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[0]_i_2__2 ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_4__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_5__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_5__2 ));
LUT4 #(
    .INIT(16'h8AAA)) 
     \di_reg[4]_i_6__2 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_6__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_7__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_7__2 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__2 
       (.I0(\n_0_di_reg[5]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__2 ),
        .I3(\n_0_di_reg[6]_i_4__2 ),
        .I4(do_reg2[5]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_2__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_2__2 ));
LUT6 #(
    .INIT(64'h3088308830BB3088)) 
     \di_reg[6]_i_1__2 
       (.I0(\n_0_di_reg[6]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[6]_i_3__2 ),
        .I3(\n_0_index_reg[3] ),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[6]_i_4__2 ),
        .O(di_reg[6]));
LUT6 #(
    .INIT(64'h38383B3800000000)) 
     \di_reg[6]_i_2__2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__2 ));
LUT4 #(
    .INIT(16'h6070)) 
     \di_reg[6]_i_3__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_3__2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[6]_i_4__2 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[6]_i_4__2 ));
LUT6 #(
    .INIT(64'h15157D5500012000)) 
     \di_reg[7]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[8]_i_1__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h0B3B3B3B08080808)) 
     \di_reg[9]_i_1__2 
       (.I0(\n_0_di_reg[9]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
     \di_reg[9]_i_2__2 
       (.I0(do_reg2[9]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[9]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[4]_i_1__2 
       (.I0(\n_0_di_reg[4]_i_2__2 ),
        .I1(\n_0_di_reg[4]_i_3__2 ),
        .O(di_reg[4]),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000008)) 
     done_i_1__3
       (.I0(n_0_done_i_2__3),
        .I1(DRP_FSM[0]),
        .I2(start_reg2),
        .I3(DRP_FSM[6]),
        .I4(DRP_FSM[5]),
        .O(done));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_2__3
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .O(n_0_done_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'hF2FF)) 
     \fsm[0]_i_1__8 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\n_0_fsm[0]_i_2__7 ),
        .I3(\n_0_fsm[6]_i_2__2 ),
        .O(fsm[0]));
LUT6 #(
    .INIT(64'h2200220020222000)) 
     \fsm[0]_i_2__7 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__2 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_2__7 ));
LUT3 #(
    .INIT(8'hA8)) 
     \fsm[1]_i_1__8 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(\n_0_fsm[1]_i_2__8 ),
        .I2(\n_0_fsm[1]_i_3__3 ),
        .O(fsm[1]));
LUT5 #(
    .INIT(32'hFF8F8888)) 
     \fsm[1]_i_2__8 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(DRP_FSM[1]),
        .O(\n_0_fsm[1]_i_2__8 ));
LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
     \fsm[1]_i_3__3 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__2 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[1]_i_3__3 ));
LUT4 #(
    .INIT(16'hFFBE)) 
     \fsm[1]_i_4__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_fsm[1]_i_4__2 ));
LUT4 #(
    .INIT(16'h2000)) 
     \fsm[2]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__8 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__8 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__4 
       (.I0(\n_0_fsm[6]_i_2__2 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
LUT5 #(
    .INIT(32'h00000116)) 
     \fsm[6]_i_2__2 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\n_0_fsm[6]_i_3__2 ),
        .I4(\n_0_fsm[6]_i_4__2 ),
        .O(\n_0_fsm[6]_i_2__2 ));
LUT4 #(
    .INIT(16'h0116)) 
     \fsm[6]_i_3__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_3__2 ));
LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[6]_i_4__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_4__2 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__2 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__2 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__2 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__2 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__2 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__2 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__2 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__2 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__2 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__2 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_28__2 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_29__2 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_30__2 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_31__2 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'h8888888888B8B888)) 
     \gth_channel.gthe2_channel_i_i_3__2 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_58 ),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_49__2 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
LUT6 #(
    .INIT(64'h888888B888888888)) 
     \gth_channel.gthe2_channel_i_i_4__2 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_58 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(O2));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__2 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__2 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_54__2 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_55__2 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_56__2 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_57 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
LUT4 #(
    .INIT(16'h0001)) 
     \gth_channel.gthe2_channel_i_i_58 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_58 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h02)) 
     \index[0]_i_1__2 
       (.I0(\n_0_fsm[1]_i_3__3 ),
        .I1(\n_0_index[4]_i_5__2 ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h0028)) 
     \index[1]_i_1__2 
       (.I0(\n_0_fsm[1]_i_3__3 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index[4]_i_5__2 ),
        .O(\n_0_index[1]_i_1__2 ));
LUT5 #(
    .INIT(32'h00002888)) 
     \index[2]_i_1__2 
       (.I0(\n_0_fsm[1]_i_3__3 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[4]_i_5__2 ),
        .O(\n_0_index[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000028888888)) 
     \index[3]_i_1__2 
       (.I0(\n_0_fsm[1]_i_3__3 ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index[4]_i_5__2 ),
        .O(\n_0_index[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_1__2 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[1]),
        .I5(\n_0_index[4]_i_3__2 ),
        .O(\n_0_index[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000088288888)) 
     \index[4]_i_2__2 
       (.I0(\n_0_fsm[1]_i_3__3 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index[4]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index[4]_i_5__2 ),
        .O(\n_0_index[4]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEEC)) 
     \index[4]_i_3__2 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__2 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \index[4]_i_5__2 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(\n_0_index[4]_i_5__2 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[0]_i_1__2 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[1]_i_1__2 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[2]_i_1__2 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[3]_i_1__2 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[4]_i_2__2 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000020)) 
     \load_cnt[0]_i_1__3 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_58 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__3 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000022220)) 
     mode_i_1__3
       (.I0(n_0_mode_reg),
        .I1(DRP_FSM[0]),
        .I2(n_0_mode_i_2__3),
        .I3(n_0_mode_i_3__2),
        .I4(DRP_FSM[1]),
        .I5(n_0_mode_i_4__2),
        .O(n_0_mode_i_1__3));
LUT2 #(
    .INIT(4'hE)) 
     mode_i_2__3
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[2]),
        .O(n_0_mode_i_2__3));
LUT3 #(
    .INIT(8'hFE)) 
     mode_i_3__2
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .O(n_0_mode_i_3__2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFCC0)) 
     mode_i_4__2
       (.I0(\n_0_fsm[0]_i_2__7 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[5]),
        .O(n_0_mode_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__3),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_drp" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_drp_7
   (DRP_FSM,
    DRPADDR,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire O1;
  wire O2;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__1 ;
  wire \n_0_addr_reg[1]_i_1__1 ;
  wire \n_0_addr_reg[2]_i_1__1 ;
  wire \n_0_addr_reg[3]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_2__1 ;
  wire \n_0_addr_reg[5]_i_1__1 ;
  wire \n_0_addr_reg[6]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_2__1 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__1 ;
  wire \n_0_di_reg[0]_i_3__1 ;
  wire \n_0_di_reg[0]_i_4__1 ;
  wire \n_0_di_reg[11]_i_2__1 ;
  wire \n_0_di_reg[11]_i_3__1 ;
  wire \n_0_di_reg[11]_i_4__1 ;
  wire \n_0_di_reg[11]_i_5__1 ;
  wire \n_0_di_reg[12]_i_2__1 ;
  wire \n_0_di_reg[12]_i_3__1 ;
  wire \n_0_di_reg[13]_i_2__1 ;
  wire \n_0_di_reg[13]_i_3__1 ;
  wire \n_0_di_reg[14]_i_2__1 ;
  wire \n_0_di_reg[14]_i_3__1 ;
  wire \n_0_di_reg[14]_i_4__1 ;
  wire \n_0_di_reg[1]_i_2__1 ;
  wire \n_0_di_reg[1]_i_3__1 ;
  wire \n_0_di_reg[1]_i_4__1 ;
  wire \n_0_di_reg[1]_i_5__1 ;
  wire \n_0_di_reg[2]_i_2__1 ;
  wire \n_0_di_reg[2]_i_3__1 ;
  wire \n_0_di_reg[2]_i_4__1 ;
  wire \n_0_di_reg[4]_i_2__1 ;
  wire \n_0_di_reg[4]_i_3__1 ;
  wire \n_0_di_reg[4]_i_4__1 ;
  wire \n_0_di_reg[4]_i_5__1 ;
  wire \n_0_di_reg[4]_i_6__1 ;
  wire \n_0_di_reg[4]_i_7__1 ;
  wire \n_0_di_reg[5]_i_2__1 ;
  wire \n_0_di_reg[6]_i_2__1 ;
  wire \n_0_di_reg[6]_i_3__1 ;
  wire \n_0_di_reg[6]_i_4__1 ;
  wire \n_0_di_reg[9]_i_2__1 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_2__2;
  wire \n_0_fsm[0]_i_2__5 ;
  wire \n_0_fsm[1]_i_2__6 ;
  wire \n_0_fsm[1]_i_3__2 ;
  wire \n_0_fsm[1]_i_4__1 ;
  wire \n_0_fsm[6]_i_2__1 ;
  wire \n_0_fsm[6]_i_3__1 ;
  wire \n_0_fsm[6]_i_4__1 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_55__1 ;
  wire \n_0_index[0]_i_1__1 ;
  wire \n_0_index[1]_i_1__1 ;
  wire \n_0_index[2]_i_1__1 ;
  wire \n_0_index[3]_i_1__1 ;
  wire \n_0_index[4]_i_1__1 ;
  wire \n_0_index[4]_i_2__1 ;
  wire \n_0_index[4]_i_3__1 ;
  wire \n_0_index[4]_i_4__1 ;
  wire \n_0_index[4]_i_5__1 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__2 ;
  wire n_0_mode_i_1__2;
  wire n_0_mode_i_2__2;
  wire n_0_mode_i_3__1;
  wire n_0_mode_i_4__1;
  wire n_0_mode_reg;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__1 ),
        .O(\n_0_addr_reg[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(n_0_mode_reg),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_addr_reg[4]_i_2__1 ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_addr_reg[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__1 
       (.I0(\n_0_addr_reg[4]_i_2__1 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__1 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[3] ),
        .I3(n_0_mode_reg),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_addr_reg[7]_i_2__1 ),
        .O(\n_0_addr_reg[7]_i_1__1 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(n_0_mode_reg),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \di_reg[0]_i_1__1 
       (.I0(\n_0_di_reg[0]_i_2__1 ),
        .I1(\n_0_di_reg[0]_i_3__1 ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[0]_i_4__1 ),
        .I5(\n_0_index_reg[4] ),
        .O(di_reg[0]));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[0]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_3__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h00F0BBF000F0F0F0)) 
     \di_reg[0]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[10]_i_1__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__1 
       (.I0(\n_0_di_reg[11]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[11]_i_3__1 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[11]_i_4__1 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h08083B0800000000)) 
     \di_reg[11]_i_2__1 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_2__1 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__1 
       (.I0(\n_0_di_reg[0]_i_2__1 ),
        .I1(\n_0_index_reg[2] ),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_5__1 ),
        .I4(\n_0_addr_reg[4]_i_2__1 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_5__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_5__1 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[12]_i_1__1 
       (.I0(\n_0_di_reg[12]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__1 ),
        .I3(do_reg2[12]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[12]_i_3__1 ),
        .O(di_reg[12]));
LUT6 #(
    .INIT(64'h0808080800300000)) 
     \di_reg[12]_i_2__1 
       (.I0(do_reg2[12]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__1 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_3__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__1 ));
LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
     \di_reg[13]_i_1__1 
       (.I0(\n_0_di_reg[13]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__1 ),
        .I3(do_reg2[13]),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[13]_i_3__1 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080830300030)) 
     \di_reg[13]_i_2__1 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[13]_i_2__1 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_3__1 
       (.I0(do_reg2[13]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_3__1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__1 
       (.I0(\n_0_di_reg[14]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[14]_i_3__1 ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_di_reg[14]_i_4__1 ),
        .O(di_reg[14]));
LUT5 #(
    .INIT(32'h00002202)) 
     \di_reg[14]_i_2__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[14]),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_2__1 ));
LUT6 #(
    .INIT(64'h7472747230507472)) 
     \di_reg[14]_i_3__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[14]_i_3__1 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[14]_i_4__1 ));
LUT6 #(
    .INIT(64'h03333B3B00000008)) 
     \di_reg[15]_i_1__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
LUT4 #(
    .INIT(16'h8B88)) 
     \di_reg[1]_i_1__1 
       (.I0(\n_0_di_reg[1]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[1]_i_3__1 ),
        .I3(\n_0_di_reg[1]_i_4__1 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000000008082808)) 
     \di_reg[1]_i_2__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_2__1 ));
LUT6 #(
    .INIT(64'hCC44C444C044C444)) 
     \di_reg[1]_i_3__1 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_di_reg[0]_i_2__1 ),
        .O(\n_0_di_reg[1]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__1 
       (.I0(\n_0_di_reg[1]_i_5__1 ),
        .I1(do_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__1 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_5__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_5__1 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAB)) 
     \di_reg[2]_i_1__1 
       (.I0(\n_0_di_reg[2]_i_2__1 ),
        .I1(\n_0_di_reg[2]_i_3__1 ),
        .I2(\n_0_di_reg[2]_i_4__1 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[2]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[2]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \di_reg[2]_i_2__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_2__1 ));
LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
     \di_reg[2]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h00BF0FB0F0BFFFBF)) 
     \di_reg[2]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__1 ));
LUT6 #(
    .INIT(64'h1700554037225702)) 
     \di_reg[3]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[3]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h20AA20AA20AAA0AA)) 
     \di_reg[4]_i_2__1 
       (.I0(\n_0_di_reg[4]_i_4__1 ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000CCE233)) 
     \di_reg[4]_i_3__1 
       (.I0(\n_0_di_reg[4]_i_5__1 ),
        .I1(\n_0_index_reg[0] ),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEF222)) 
     \di_reg[4]_i_4__1 
       (.I0(\n_0_di_reg[4]_i_6__1 ),
        .I1(\n_0_di_reg[6]_i_4__1 ),
        .I2(\n_0_di_reg[4]_i_7__1 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[0]_i_2__1 ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_4__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_5__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_5__1 ));
LUT4 #(
    .INIT(16'h8AAA)) 
     \di_reg[4]_i_6__1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_6__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_7__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[4]_i_7__1 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__1 
       (.I0(\n_0_di_reg[5]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index[4]_i_4__1 ),
        .I3(\n_0_di_reg[6]_i_4__1 ),
        .I4(do_reg2[5]),
        .I5(\n_0_index_reg[3] ),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_2__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_2__1 ));
LUT6 #(
    .INIT(64'h3088308830BB3088)) 
     \di_reg[6]_i_1__1 
       (.I0(\n_0_di_reg[6]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_di_reg[6]_i_3__1 ),
        .I3(\n_0_index_reg[3] ),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[6]_i_4__1 ),
        .O(di_reg[6]));
LUT6 #(
    .INIT(64'h38383B3800000000)) 
     \di_reg[6]_i_2__1 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__1 ));
LUT4 #(
    .INIT(16'h6070)) 
     \di_reg[6]_i_3__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_3__1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[6]_i_4__1 
       (.I0(n_0_mode_reg),
        .I1(x16x20_mode_reg2),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[6]_i_4__1 ));
LUT6 #(
    .INIT(64'h15157D5500012000)) 
     \di_reg[7]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h033B3B3300080000)) 
     \di_reg[8]_i_1__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h0B3B3B3B08080808)) 
     \di_reg[9]_i_1__1 
       (.I0(\n_0_di_reg[9]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
     \di_reg[9]_i_2__1 
       (.I0(do_reg2[9]),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[9]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[4]_i_1__1 
       (.I0(\n_0_di_reg[4]_i_2__1 ),
        .I1(\n_0_di_reg[4]_i_3__1 ),
        .O(di_reg[4]),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000008)) 
     done_i_1__2
       (.I0(n_0_done_i_2__2),
        .I1(DRP_FSM[0]),
        .I2(start_reg2),
        .I3(DRP_FSM[6]),
        .I4(DRP_FSM[5]),
        .O(done));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_2__2
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .O(n_0_done_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'hF2FF)) 
     \fsm[0]_i_1__7 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\n_0_fsm[0]_i_2__5 ),
        .I3(\n_0_fsm[6]_i_2__1 ),
        .O(fsm[0]));
LUT6 #(
    .INIT(64'h2200220020222000)) 
     \fsm[0]_i_2__5 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__1 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_2__5 ));
LUT3 #(
    .INIT(8'hA8)) 
     \fsm[1]_i_1__7 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(\n_0_fsm[1]_i_2__6 ),
        .I2(\n_0_fsm[1]_i_3__2 ),
        .O(fsm[1]));
LUT5 #(
    .INIT(32'hFF8F8888)) 
     \fsm[1]_i_2__6 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(DRP_FSM[1]),
        .O(\n_0_fsm[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
     \fsm[1]_i_3__2 
       (.I0(DRP_FSM[6]),
        .I1(\n_0_fsm[1]_i_4__1 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_fsm[1]_i_3__2 ));
LUT4 #(
    .INIT(16'hFFBE)) 
     \fsm[1]_i_4__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_fsm[1]_i_4__1 ));
LUT4 #(
    .INIT(16'h2000)) 
     \fsm[2]_i_1__3 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__7 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__7 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__3 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__3 
       (.I0(\n_0_fsm[6]_i_2__1 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
LUT5 #(
    .INIT(32'h00000116)) 
     \fsm[6]_i_2__1 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\n_0_fsm[6]_i_3__1 ),
        .I4(\n_0_fsm[6]_i_4__1 ),
        .O(\n_0_fsm[6]_i_2__1 ));
LUT4 #(
    .INIT(16'h0116)) 
     \fsm[6]_i_3__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_3__1 ));
LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[6]_i_4__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_4__1 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__1 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__1 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__1 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__1 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__1 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__1 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__1 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__1 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__1 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__1 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__1 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__1 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__1 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_28__1 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'h8888888888B8B888)) 
     \gth_channel.gthe2_channel_i_i_3__1 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55__1 ),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_46__2 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__1 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
LUT6 #(
    .INIT(64'h888888B888888888)) 
     \gth_channel.gthe2_channel_i_i_4__1 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_55__1 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(O2));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__1 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__1 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__1 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__1 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_54__1 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
LUT4 #(
    .INIT(16'h0001)) 
     \gth_channel.gthe2_channel_i_i_55__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_55__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h02)) 
     \index[0]_i_1__1 
       (.I0(\n_0_fsm[1]_i_3__2 ),
        .I1(\n_0_index[4]_i_5__1 ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h0028)) 
     \index[1]_i_1__1 
       (.I0(\n_0_fsm[1]_i_3__2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index[4]_i_5__1 ),
        .O(\n_0_index[1]_i_1__1 ));
LUT5 #(
    .INIT(32'h00002888)) 
     \index[2]_i_1__1 
       (.I0(\n_0_fsm[1]_i_3__2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[4]_i_5__1 ),
        .O(\n_0_index[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000028888888)) 
     \index[3]_i_1__1 
       (.I0(\n_0_fsm[1]_i_3__2 ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index[4]_i_5__1 ),
        .O(\n_0_index[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_1__1 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[1]),
        .I5(\n_0_index[4]_i_3__1 ),
        .O(\n_0_index[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000088288888)) 
     \index[4]_i_2__1 
       (.I0(\n_0_fsm[1]_i_3__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index[4]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index[4]_i_5__1 ),
        .O(\n_0_index[4]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEEC)) 
     \index[4]_i_3__1 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__1 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \index[4]_i_5__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[1]),
        .O(\n_0_index[4]_i_5__1 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[0]_i_1__1 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[1]_i_1__1 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[2]_i_1__1 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[3]_i_1__1 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[4]_i_2__1 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000020)) 
     \load_cnt[0]_i_1__2 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55__1 ),
        .I1(load_cnt[1]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__2 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000022220)) 
     mode_i_1__2
       (.I0(n_0_mode_reg),
        .I1(DRP_FSM[0]),
        .I2(n_0_mode_i_2__2),
        .I3(n_0_mode_i_3__1),
        .I4(DRP_FSM[1]),
        .I5(n_0_mode_i_4__1),
        .O(n_0_mode_i_1__2));
LUT2 #(
    .INIT(4'hE)) 
     mode_i_2__2
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[2]),
        .O(n_0_mode_i_2__2));
LUT3 #(
    .INIT(8'hFE)) 
     mode_i_3__1
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .O(n_0_mode_i_3__1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFCC0)) 
     mode_i_4__1
       (.I0(\n_0_fsm[0]_i_2__5 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[5]),
        .O(n_0_mode_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__2),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_eq" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_eq
   (EQ_TXEQ_DEEMPH_OUT,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_eq_adapt_done,
    I1,
    p_0_in__0,
    I2,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    I3,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output pipe_rx0_eq_adapt_done;
  input I1;
  input p_0_in__0;
  input I2;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input I3;
  input [2:0]PIPE_RXEQ_PRESET;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire I2;
  wire I3;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1 ;
  wire \n_0_rxeq_lf[5]_i_1 ;
  wire n_0_rxeq_lffs_sel_reg;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1 ;
  wire \n_0_rxeq_preset[1]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_2 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1 ;
  wire \n_0_txeq_preset[0]_i_1 ;
  wire \n_0_txeq_preset[10]_i_1 ;
  wire \n_0_txeq_preset[11]_i_1 ;
  wire \n_0_txeq_preset[12]_i_1 ;
  wire \n_0_txeq_preset[13]_i_1 ;
  wire \n_0_txeq_preset[14]_i_1 ;
  wire \n_0_txeq_preset[15]_i_1 ;
  wire \n_0_txeq_preset[16]_i_1 ;
  wire \n_0_txeq_preset[17]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_2 ;
  wire \n_0_txeq_preset[1]_i_1 ;
  wire \n_0_txeq_preset[2]_i_1 ;
  wire \n_0_txeq_preset[3]_i_1 ;
  wire \n_0_txeq_preset[7]_i_1 ;
  wire \n_0_txeq_preset[8]_i_1 ;
  wire \n_0_txeq_preset[9]_i_1 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1 ;
  wire \n_0_txeq_txcoeff[0]_i_2 ;
  wire \n_0_txeq_txcoeff[10]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_2 ;
  wire \n_0_txeq_txcoeff[10]_i_3 ;
  wire \n_0_txeq_txcoeff[11]_i_1 ;
  wire \n_0_txeq_txcoeff[11]_i_2 ;
  wire \n_0_txeq_txcoeff[11]_i_3 ;
  wire \n_0_txeq_txcoeff[12]_i_1 ;
  wire \n_0_txeq_txcoeff[12]_i_2 ;
  wire \n_0_txeq_txcoeff[12]_i_3 ;
  wire \n_0_txeq_txcoeff[13]_i_1 ;
  wire \n_0_txeq_txcoeff[13]_i_2 ;
  wire \n_0_txeq_txcoeff[13]_i_3 ;
  wire \n_0_txeq_txcoeff[14]_i_1 ;
  wire \n_0_txeq_txcoeff[14]_i_2 ;
  wire \n_0_txeq_txcoeff[14]_i_3 ;
  wire \n_0_txeq_txcoeff[15]_i_1 ;
  wire \n_0_txeq_txcoeff[15]_i_2 ;
  wire \n_0_txeq_txcoeff[15]_i_3 ;
  wire \n_0_txeq_txcoeff[16]_i_1 ;
  wire \n_0_txeq_txcoeff[16]_i_2 ;
  wire \n_0_txeq_txcoeff[16]_i_3 ;
  wire \n_0_txeq_txcoeff[17]_i_1 ;
  wire \n_0_txeq_txcoeff[17]_i_2 ;
  wire \n_0_txeq_txcoeff[17]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_1 ;
  wire \n_0_txeq_txcoeff[18]_i_2 ;
  wire \n_0_txeq_txcoeff[18]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_4 ;
  wire \n_0_txeq_txcoeff[1]_i_1 ;
  wire \n_0_txeq_txcoeff[1]_i_2 ;
  wire \n_0_txeq_txcoeff[1]_i_3 ;
  wire \n_0_txeq_txcoeff[2]_i_1 ;
  wire \n_0_txeq_txcoeff[2]_i_2 ;
  wire \n_0_txeq_txcoeff[2]_i_3 ;
  wire \n_0_txeq_txcoeff[3]_i_1 ;
  wire \n_0_txeq_txcoeff[3]_i_2 ;
  wire \n_0_txeq_txcoeff[3]_i_3 ;
  wire \n_0_txeq_txcoeff[4]_i_1 ;
  wire \n_0_txeq_txcoeff[4]_i_2 ;
  wire \n_0_txeq_txcoeff[4]_i_3 ;
  wire \n_0_txeq_txcoeff[5]_i_1 ;
  wire \n_0_txeq_txcoeff[5]_i_2 ;
  wire \n_0_txeq_txcoeff[5]_i_3 ;
  wire \n_0_txeq_txcoeff[6]_i_1 ;
  wire \n_0_txeq_txcoeff[6]_i_2 ;
  wire \n_0_txeq_txcoeff[6]_i_3 ;
  wire \n_0_txeq_txcoeff[7]_i_1 ;
  wire \n_0_txeq_txcoeff[7]_i_2 ;
  wire \n_0_txeq_txcoeff[7]_i_3 ;
  wire \n_0_txeq_txcoeff[8]_i_1 ;
  wire \n_0_txeq_txcoeff[8]_i_2 ;
  wire \n_0_txeq_txcoeff[8]_i_3 ;
  wire \n_0_txeq_txcoeff[9]_i_1 ;
  wire \n_0_txeq_txcoeff[9]_i_2 ;
  wire \n_0_txeq_txcoeff[9]_i_3 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire n_1_rxeq_scan_i;
  wire n_23_rxeq_scan_i;
  wire n_24_rxeq_scan_i;
  wire n_25_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire p_0_in__0;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_14
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[17]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_15
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[16]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_16
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[15]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_17
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[14]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_18
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[13]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_19
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[12]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_2
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx0_eq_lffs_sel));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_20
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[11]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_21
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[10]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_22
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[9]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_23
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[8]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_24
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[7]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_25
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[6]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_26
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[5]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_27
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[4]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_28
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_29
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[2]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_30
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[1]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_31
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_25_rxeq_scan_i),
        .Q(pipe_rx0_eq_adapt_done),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_23_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(PIPE_RXEQ_DONE),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_24_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[0] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[10] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[11] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[12] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[13] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[14] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[15] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[16] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[17] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[1] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[3] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[4] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[5] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[6] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[7] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[8] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[9] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie3_7x_0_pcie3_7x_0_rxeq_scan_22 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .E(n_3_rxeq_scan_i),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I11(rxeq_fs__0),
        .I12(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(n_0_rxeq_lffs_sel_reg),
        .I8(rxeq_preset__0),
        .I9(rxeq_txpreset__0),
        .O1(rxeq_new_txcoeff),
        .O2(n_23_rxeq_scan_i),
        .O3(n_24_rxeq_scan_i),
        .O4(n_25_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .rxeq_done(rxeq_done),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .Q(PIPE_TXEQ_DONE),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__2 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[0]_i_1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[10]_i_1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[11]_i_1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[12]_i_1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[13]_i_1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[14]_i_1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[15]_i_1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[16]_i_1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[17]_i_2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[1]_i_1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[2]_i_1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[3]_i_1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[7]_i_1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[8]_i_1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[9]_i_1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1 
       (.I0(\n_0_txeq_txcoeff[10]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .I2(\n_0_txeq_txcoeff[10]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1 
       (.I0(\n_0_txeq_txcoeff[11]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .I2(\n_0_txeq_txcoeff[11]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1 
       (.I0(\n_0_txeq_txcoeff[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(\n_0_txeq_txcoeff[12]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1 
       (.I0(\n_0_txeq_txcoeff[13]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1 
       (.I0(\n_0_txeq_txcoeff[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1 
       (.I0(\n_0_txeq_txcoeff[15]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1 
       (.I0(\n_0_txeq_txcoeff[16]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1 
       (.I0(\n_0_txeq_txcoeff[17]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2 ),
        .O(\n_0_txeq_txcoeff[18]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4 ),
        .O(\n_0_txeq_txcoeff[18]_i_2 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1 
       (.I0(\n_0_txeq_txcoeff[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .I2(\n_0_txeq_txcoeff[1]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1 
       (.I0(\n_0_txeq_txcoeff[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .I2(\n_0_txeq_txcoeff[2]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[0]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1 
       (.I0(\n_0_txeq_txcoeff[3]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .I2(\n_0_txeq_txcoeff[3]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[1]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1 
       (.I0(\n_0_txeq_txcoeff[4]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_txeq_txcoeff[4]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1 
       (.I0(\n_0_txeq_txcoeff[5]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_txeq_txcoeff[5]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1 
       (.I0(\n_0_txeq_txcoeff[6]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_txeq_txcoeff[6]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1 
       (.I0(\n_0_txeq_txcoeff[7]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1 
       (.I0(\n_0_txeq_txcoeff[8]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .I2(\n_0_txeq_txcoeff[8]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1 
       (.I0(\n_0_txeq_txcoeff[9]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(\n_0_txeq_txcoeff[9]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_eq" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_eq_14
   (EQ_TXEQ_DEEMPH_OUT,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    O24,
    I1,
    p_0_in__0,
    I2,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_43_out,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  output O24;
  input I1;
  input p_0_in__0;
  input I2;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_43_out;
  input [2:0]PIPE_RXEQ_PRESET;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire I2;
  wire O24;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__2 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__2 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__2 ;
  wire \n_0_rxeq_lf[5]_i_1__2 ;
  wire n_0_rxeq_lffs_sel_reg;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__2 ;
  wire \n_0_rxeq_preset[1]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_2__2 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__2 ;
  wire \n_0_txeq_preset[0]_i_1__2 ;
  wire \n_0_txeq_preset[10]_i_1__2 ;
  wire \n_0_txeq_preset[11]_i_1__2 ;
  wire \n_0_txeq_preset[12]_i_1__2 ;
  wire \n_0_txeq_preset[13]_i_1__2 ;
  wire \n_0_txeq_preset[14]_i_1__2 ;
  wire \n_0_txeq_preset[15]_i_1__2 ;
  wire \n_0_txeq_preset[16]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_1 ;
  wire \n_0_txeq_preset[17]_i_2__2 ;
  wire \n_0_txeq_preset[1]_i_1__2 ;
  wire \n_0_txeq_preset[2]_i_1__2 ;
  wire \n_0_txeq_preset[3]_i_1__2 ;
  wire \n_0_txeq_preset[7]_i_1__2 ;
  wire \n_0_txeq_preset[8]_i_1__2 ;
  wire \n_0_txeq_preset[9]_i_1__2 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__2 ;
  wire \n_0_txeq_txcoeff[0]_i_2__2 ;
  wire \n_0_txeq_txcoeff[10]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_2__2 ;
  wire \n_0_txeq_txcoeff[10]_i_3__2 ;
  wire \n_0_txeq_txcoeff[11]_i_1__2 ;
  wire \n_0_txeq_txcoeff[11]_i_2__2 ;
  wire \n_0_txeq_txcoeff[11]_i_3__2 ;
  wire \n_0_txeq_txcoeff[12]_i_1__2 ;
  wire \n_0_txeq_txcoeff[12]_i_2__2 ;
  wire \n_0_txeq_txcoeff[12]_i_3__2 ;
  wire \n_0_txeq_txcoeff[13]_i_1__2 ;
  wire \n_0_txeq_txcoeff[13]_i_2__2 ;
  wire \n_0_txeq_txcoeff[13]_i_3__2 ;
  wire \n_0_txeq_txcoeff[14]_i_1__2 ;
  wire \n_0_txeq_txcoeff[14]_i_2__2 ;
  wire \n_0_txeq_txcoeff[14]_i_3__2 ;
  wire \n_0_txeq_txcoeff[15]_i_1__2 ;
  wire \n_0_txeq_txcoeff[15]_i_2__2 ;
  wire \n_0_txeq_txcoeff[15]_i_3__2 ;
  wire \n_0_txeq_txcoeff[16]_i_1__2 ;
  wire \n_0_txeq_txcoeff[16]_i_2__2 ;
  wire \n_0_txeq_txcoeff[16]_i_3__2 ;
  wire \n_0_txeq_txcoeff[17]_i_1__2 ;
  wire \n_0_txeq_txcoeff[17]_i_2__2 ;
  wire \n_0_txeq_txcoeff[17]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_1__2 ;
  wire \n_0_txeq_txcoeff[18]_i_2__2 ;
  wire \n_0_txeq_txcoeff[18]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_4__2 ;
  wire \n_0_txeq_txcoeff[1]_i_1__2 ;
  wire \n_0_txeq_txcoeff[1]_i_2__2 ;
  wire \n_0_txeq_txcoeff[1]_i_3__2 ;
  wire \n_0_txeq_txcoeff[2]_i_1__2 ;
  wire \n_0_txeq_txcoeff[2]_i_2__2 ;
  wire \n_0_txeq_txcoeff[2]_i_3__2 ;
  wire \n_0_txeq_txcoeff[3]_i_1__2 ;
  wire \n_0_txeq_txcoeff[3]_i_2__2 ;
  wire \n_0_txeq_txcoeff[3]_i_3__2 ;
  wire \n_0_txeq_txcoeff[4]_i_1__2 ;
  wire \n_0_txeq_txcoeff[4]_i_2__2 ;
  wire \n_0_txeq_txcoeff[4]_i_3__2 ;
  wire \n_0_txeq_txcoeff[5]_i_1__2 ;
  wire \n_0_txeq_txcoeff[5]_i_2__2 ;
  wire \n_0_txeq_txcoeff[5]_i_3__2 ;
  wire \n_0_txeq_txcoeff[6]_i_1__2 ;
  wire \n_0_txeq_txcoeff[6]_i_2__2 ;
  wire \n_0_txeq_txcoeff[6]_i_3__2 ;
  wire \n_0_txeq_txcoeff[7]_i_1__2 ;
  wire \n_0_txeq_txcoeff[7]_i_2__2 ;
  wire \n_0_txeq_txcoeff[7]_i_3__2 ;
  wire \n_0_txeq_txcoeff[8]_i_1__2 ;
  wire \n_0_txeq_txcoeff[8]_i_2__2 ;
  wire \n_0_txeq_txcoeff[8]_i_3__2 ;
  wire \n_0_txeq_txcoeff[9]_i_1__2 ;
  wire \n_0_txeq_txcoeff[9]_i_2__2 ;
  wire \n_0_txeq_txcoeff[9]_i_3__2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire n_1_rxeq_scan_i;
  wire n_23_rxeq_scan_i;
  wire n_24_rxeq_scan_i;
  wire n_25_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire p_0_in__0;
  wire p_43_out;
  wire pipe_rx3_eq_lffs_sel;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__2 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__2 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__2 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__2 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__2 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_11
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx3_eq_lffs_sel));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_68
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[17]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_69
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[16]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_70
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[15]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_71
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[14]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_72
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[13]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_73
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[12]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_74
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[11]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_75
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[10]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_76
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[9]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_77
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[8]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_78
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[7]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_79
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[6]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_80
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[5]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_81
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[4]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_82
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_83
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[2]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_84
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[1]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_85
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(p_43_out),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_46 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_47 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_48 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_25_rxeq_scan_i),
        .Q(O24),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_23_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(PIPE_RXEQ_DONE),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_24_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[0] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[10] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[11] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[12] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[13] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[14] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[15] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[16] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[17] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[1] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[3] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[4] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[5] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[6] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[7] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[8] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[9] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__2 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__2 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__2 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__2 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__2 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__2 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__2
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie3_7x_0_pcie3_7x_0_rxeq_scan rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .E(n_3_rxeq_scan_i),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I11(rxeq_fs__0),
        .I12(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__2 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(n_0_rxeq_lffs_sel_reg),
        .I8(rxeq_preset__0),
        .I9(rxeq_txpreset__0),
        .O1(rxeq_new_txcoeff),
        .O2(n_23_rxeq_scan_i),
        .O24(O24),
        .O3(n_24_rxeq_scan_i),
        .O4(n_25_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_done(rxeq_done),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .Q(PIPE_TXEQ_DONE),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__2 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__2 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__2 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[0]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[10]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[11]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[12]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[13]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[14]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[15]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[16]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[17]_i_2__2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[1]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[2]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[3]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[7]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[8]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[9]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .I2(\n_0_txeq_txcoeff[10]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .I2(\n_0_txeq_txcoeff[11]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(\n_0_txeq_txcoeff[12]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .I2(\n_0_txeq_txcoeff[1]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .I2(\n_0_txeq_txcoeff[2]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[0]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .I2(\n_0_txeq_txcoeff[3]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[1]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_txeq_txcoeff[4]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_txeq_txcoeff[5]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_txeq_txcoeff[6]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .I2(\n_0_txeq_txcoeff[8]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(\n_0_txeq_txcoeff[9]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__2 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_eq" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_eq_2
   (EQ_TXEQ_DEEMPH_OUT,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_153_out,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_153_out;
  input [2:0]PIPE_RXEQ_PRESET;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire I2;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__0 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__0 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__0 ;
  wire \n_0_rxeq_lf[5]_i_1__0 ;
  wire n_0_rxeq_lffs_sel_reg;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__0 ;
  wire \n_0_rxeq_preset[1]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_2__0 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__0 ;
  wire \n_0_txeq_preset[0]_i_1__0 ;
  wire \n_0_txeq_preset[10]_i_1__0 ;
  wire \n_0_txeq_preset[11]_i_1__0 ;
  wire \n_0_txeq_preset[12]_i_1__0 ;
  wire \n_0_txeq_preset[13]_i_1__0 ;
  wire \n_0_txeq_preset[14]_i_1__0 ;
  wire \n_0_txeq_preset[15]_i_1__0 ;
  wire \n_0_txeq_preset[16]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_2__0 ;
  wire \n_0_txeq_preset[1]_i_1__0 ;
  wire \n_0_txeq_preset[2]_i_1__0 ;
  wire \n_0_txeq_preset[3]_i_1__0 ;
  wire \n_0_txeq_preset[7]_i_1__0 ;
  wire \n_0_txeq_preset[8]_i_1__0 ;
  wire \n_0_txeq_preset[9]_i_1__0 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__0 ;
  wire \n_0_txeq_txcoeff[0]_i_2__0 ;
  wire \n_0_txeq_txcoeff[10]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_2__0 ;
  wire \n_0_txeq_txcoeff[10]_i_3__0 ;
  wire \n_0_txeq_txcoeff[11]_i_1__0 ;
  wire \n_0_txeq_txcoeff[11]_i_2__0 ;
  wire \n_0_txeq_txcoeff[11]_i_3__0 ;
  wire \n_0_txeq_txcoeff[12]_i_1__0 ;
  wire \n_0_txeq_txcoeff[12]_i_2__0 ;
  wire \n_0_txeq_txcoeff[12]_i_3__0 ;
  wire \n_0_txeq_txcoeff[13]_i_1__0 ;
  wire \n_0_txeq_txcoeff[13]_i_2__0 ;
  wire \n_0_txeq_txcoeff[13]_i_3__0 ;
  wire \n_0_txeq_txcoeff[14]_i_1__0 ;
  wire \n_0_txeq_txcoeff[14]_i_2__0 ;
  wire \n_0_txeq_txcoeff[14]_i_3__0 ;
  wire \n_0_txeq_txcoeff[15]_i_1__0 ;
  wire \n_0_txeq_txcoeff[15]_i_2__0 ;
  wire \n_0_txeq_txcoeff[15]_i_3__0 ;
  wire \n_0_txeq_txcoeff[16]_i_1__0 ;
  wire \n_0_txeq_txcoeff[16]_i_2__0 ;
  wire \n_0_txeq_txcoeff[16]_i_3__0 ;
  wire \n_0_txeq_txcoeff[17]_i_1__0 ;
  wire \n_0_txeq_txcoeff[17]_i_2__0 ;
  wire \n_0_txeq_txcoeff[17]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_1__0 ;
  wire \n_0_txeq_txcoeff[18]_i_2__0 ;
  wire \n_0_txeq_txcoeff[18]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_4__0 ;
  wire \n_0_txeq_txcoeff[1]_i_1__0 ;
  wire \n_0_txeq_txcoeff[1]_i_2__0 ;
  wire \n_0_txeq_txcoeff[1]_i_3__0 ;
  wire \n_0_txeq_txcoeff[2]_i_1__0 ;
  wire \n_0_txeq_txcoeff[2]_i_2__0 ;
  wire \n_0_txeq_txcoeff[2]_i_3__0 ;
  wire \n_0_txeq_txcoeff[3]_i_1__0 ;
  wire \n_0_txeq_txcoeff[3]_i_2__0 ;
  wire \n_0_txeq_txcoeff[3]_i_3__0 ;
  wire \n_0_txeq_txcoeff[4]_i_1__0 ;
  wire \n_0_txeq_txcoeff[4]_i_2__0 ;
  wire \n_0_txeq_txcoeff[4]_i_3__0 ;
  wire \n_0_txeq_txcoeff[5]_i_1__0 ;
  wire \n_0_txeq_txcoeff[5]_i_2__0 ;
  wire \n_0_txeq_txcoeff[5]_i_3__0 ;
  wire \n_0_txeq_txcoeff[6]_i_1__0 ;
  wire \n_0_txeq_txcoeff[6]_i_2__0 ;
  wire \n_0_txeq_txcoeff[6]_i_3__0 ;
  wire \n_0_txeq_txcoeff[7]_i_1__0 ;
  wire \n_0_txeq_txcoeff[7]_i_2__0 ;
  wire \n_0_txeq_txcoeff[7]_i_3__0 ;
  wire \n_0_txeq_txcoeff[8]_i_1__0 ;
  wire \n_0_txeq_txcoeff[8]_i_2__0 ;
  wire \n_0_txeq_txcoeff[8]_i_3__0 ;
  wire \n_0_txeq_txcoeff[9]_i_1__0 ;
  wire \n_0_txeq_txcoeff[9]_i_2__0 ;
  wire \n_0_txeq_txcoeff[9]_i_3__0 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire n_1_rxeq_scan_i;
  wire n_23_rxeq_scan_i;
  wire n_24_rxeq_scan_i;
  wire n_25_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire p_0_in__0;
  wire p_153_out;
  wire pipe_rx1_eq_lffs_sel;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__0 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__0 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__0 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__0 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__0 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_32
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[17]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_33
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[16]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_34
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[15]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_35
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[14]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_36
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[13]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_37
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[12]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_38
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[11]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_39
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[10]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_40
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[9]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_41
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[8]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_42
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[7]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_43
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[6]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_44
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[5]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_45
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[4]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_46
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_47
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[2]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_48
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[1]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_49
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_5
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx1_eq_lffs_sel));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(p_153_out),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_25_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_23_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(PIPE_RXEQ_DONE),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_24_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[0] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[10] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[11] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[12] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[13] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[14] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[15] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[16] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[17] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[1] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[3] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[4] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[5] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[6] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[7] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[8] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[9] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__0 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__0 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__0 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__0 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__0 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__0 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__0
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie3_7x_0_pcie3_7x_0_rxeq_scan_20 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .E(n_3_rxeq_scan_i),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I11(rxeq_fs__0),
        .I12(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__0 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(n_0_rxeq_lffs_sel_reg),
        .I8(rxeq_preset__0),
        .I9(rxeq_txpreset__0),
        .O1(rxeq_new_txcoeff),
        .O2(n_23_rxeq_scan_i),
        .O3(n_24_rxeq_scan_i),
        .O4(n_25_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_done(rxeq_done),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__0 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__0 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .Q(PIPE_TXEQ_DONE),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__0 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__1 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__0 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__0 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[0]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[10]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[11]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[12]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[13]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[14]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[15]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[16]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[17]_i_2__0 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[1]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[2]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[3]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[7]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[8]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[9]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .I2(\n_0_txeq_txcoeff[10]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .I2(\n_0_txeq_txcoeff[11]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__0 
       (.I0(txeq_deemph_reg2[0]),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(\n_0_txeq_txcoeff[12]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__0 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__0 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .I2(\n_0_txeq_txcoeff[1]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .I2(\n_0_txeq_txcoeff[2]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[0]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .I2(\n_0_txeq_txcoeff[3]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[1]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_txeq_txcoeff[4]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_txeq_txcoeff[5]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_txeq_txcoeff[6]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .I2(\n_0_txeq_txcoeff[8]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(\n_0_txeq_txcoeff[9]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__0 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_eq" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_eq_8
   (EQ_TXEQ_DEEMPH_OUT,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    O22,
    I1,
    p_0_in__0,
    I2,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_98_out,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output O22;
  input I1;
  input p_0_in__0;
  input I2;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_98_out;
  input [2:0]PIPE_RXEQ_PRESET;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire I2;
  wire O22;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__1 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__1 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__1 ;
  wire \n_0_rxeq_lf[5]_i_1__1 ;
  wire n_0_rxeq_lffs_sel_reg;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__1 ;
  wire \n_0_rxeq_preset[1]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_2__1 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__1 ;
  wire \n_0_txeq_preset[0]_i_1__1 ;
  wire \n_0_txeq_preset[10]_i_1__1 ;
  wire \n_0_txeq_preset[11]_i_1__1 ;
  wire \n_0_txeq_preset[12]_i_1__1 ;
  wire \n_0_txeq_preset[13]_i_1__1 ;
  wire \n_0_txeq_preset[14]_i_1__1 ;
  wire \n_0_txeq_preset[15]_i_1__1 ;
  wire \n_0_txeq_preset[16]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_2__1 ;
  wire \n_0_txeq_preset[1]_i_1__1 ;
  wire \n_0_txeq_preset[2]_i_1__1 ;
  wire \n_0_txeq_preset[3]_i_1__1 ;
  wire \n_0_txeq_preset[7]_i_1__1 ;
  wire \n_0_txeq_preset[8]_i_1__1 ;
  wire \n_0_txeq_preset[9]_i_1__1 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__1 ;
  wire \n_0_txeq_txcoeff[0]_i_2__1 ;
  wire \n_0_txeq_txcoeff[10]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_2__1 ;
  wire \n_0_txeq_txcoeff[10]_i_3__1 ;
  wire \n_0_txeq_txcoeff[11]_i_1__1 ;
  wire \n_0_txeq_txcoeff[11]_i_2__1 ;
  wire \n_0_txeq_txcoeff[11]_i_3__1 ;
  wire \n_0_txeq_txcoeff[12]_i_1__1 ;
  wire \n_0_txeq_txcoeff[12]_i_2__1 ;
  wire \n_0_txeq_txcoeff[12]_i_3__1 ;
  wire \n_0_txeq_txcoeff[13]_i_1__1 ;
  wire \n_0_txeq_txcoeff[13]_i_2__1 ;
  wire \n_0_txeq_txcoeff[13]_i_3__1 ;
  wire \n_0_txeq_txcoeff[14]_i_1__1 ;
  wire \n_0_txeq_txcoeff[14]_i_2__1 ;
  wire \n_0_txeq_txcoeff[14]_i_3__1 ;
  wire \n_0_txeq_txcoeff[15]_i_1__1 ;
  wire \n_0_txeq_txcoeff[15]_i_2__1 ;
  wire \n_0_txeq_txcoeff[15]_i_3__1 ;
  wire \n_0_txeq_txcoeff[16]_i_1__1 ;
  wire \n_0_txeq_txcoeff[16]_i_2__1 ;
  wire \n_0_txeq_txcoeff[16]_i_3__1 ;
  wire \n_0_txeq_txcoeff[17]_i_1__1 ;
  wire \n_0_txeq_txcoeff[17]_i_2__1 ;
  wire \n_0_txeq_txcoeff[17]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_1__1 ;
  wire \n_0_txeq_txcoeff[18]_i_2__1 ;
  wire \n_0_txeq_txcoeff[18]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_4__1 ;
  wire \n_0_txeq_txcoeff[1]_i_1__1 ;
  wire \n_0_txeq_txcoeff[1]_i_2__1 ;
  wire \n_0_txeq_txcoeff[1]_i_3__1 ;
  wire \n_0_txeq_txcoeff[2]_i_1__1 ;
  wire \n_0_txeq_txcoeff[2]_i_2__1 ;
  wire \n_0_txeq_txcoeff[2]_i_3__1 ;
  wire \n_0_txeq_txcoeff[3]_i_1__1 ;
  wire \n_0_txeq_txcoeff[3]_i_2__1 ;
  wire \n_0_txeq_txcoeff[3]_i_3__1 ;
  wire \n_0_txeq_txcoeff[4]_i_1__1 ;
  wire \n_0_txeq_txcoeff[4]_i_2__1 ;
  wire \n_0_txeq_txcoeff[4]_i_3__1 ;
  wire \n_0_txeq_txcoeff[5]_i_1__1 ;
  wire \n_0_txeq_txcoeff[5]_i_2__1 ;
  wire \n_0_txeq_txcoeff[5]_i_3__1 ;
  wire \n_0_txeq_txcoeff[6]_i_1__1 ;
  wire \n_0_txeq_txcoeff[6]_i_2__1 ;
  wire \n_0_txeq_txcoeff[6]_i_3__1 ;
  wire \n_0_txeq_txcoeff[7]_i_1__1 ;
  wire \n_0_txeq_txcoeff[7]_i_2__1 ;
  wire \n_0_txeq_txcoeff[7]_i_3__1 ;
  wire \n_0_txeq_txcoeff[8]_i_1__1 ;
  wire \n_0_txeq_txcoeff[8]_i_2__1 ;
  wire \n_0_txeq_txcoeff[8]_i_3__1 ;
  wire \n_0_txeq_txcoeff[9]_i_1__1 ;
  wire \n_0_txeq_txcoeff[9]_i_2__1 ;
  wire \n_0_txeq_txcoeff[9]_i_3__1 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire n_1_rxeq_scan_i;
  wire n_23_rxeq_scan_i;
  wire n_24_rxeq_scan_i;
  wire n_25_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire p_0_in__0;
  wire p_98_out;
  wire pipe_rx2_eq_lffs_sel;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__1 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__1 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__1 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__1 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__1 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_50
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[17]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_51
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[16]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_52
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[15]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_53
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[14]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_54
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[13]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_55
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[12]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_56
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[11]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_57
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[10]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_58
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[9]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_59
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[8]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_60
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[7]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_61
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[6]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_62
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[5]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_63
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[4]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_64
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_65
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[2]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_66
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[1]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_67
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_8
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx2_eq_lffs_sel));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(p_98_out),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_25_rxeq_scan_i),
        .Q(O22),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_23_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(PIPE_RXEQ_DONE),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_24_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[0] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[10] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[11] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[12] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[13] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[14] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[15] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[16] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[17] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[1] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[3] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[4] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[5] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[6] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[7] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[8] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[9] 
       (.C(I2),
        .CE(n_3_rxeq_scan_i),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__1
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie3_7x_0_pcie3_7x_0_rxeq_scan_18 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .E(n_3_rxeq_scan_i),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I11(rxeq_fs__0),
        .I12(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__1 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(n_0_rxeq_lffs_sel_reg),
        .I8(rxeq_preset__0),
        .I9(rxeq_txpreset__0),
        .O1(rxeq_new_txcoeff),
        .O2(n_23_rxeq_scan_i),
        .O22(O22),
        .O3(n_24_rxeq_scan_i),
        .O4(n_25_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_done(rxeq_done),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .Q(PIPE_TXEQ_DONE),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__0 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__1 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[0]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[10]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[11]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[12]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[13]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[14]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[15]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[16]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[17]_i_2__1 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[1]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[2]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[3]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[7]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[8]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[9]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .I2(\n_0_txeq_txcoeff[10]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .I2(\n_0_txeq_txcoeff[11]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(\n_0_txeq_txcoeff[12]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .I2(\n_0_txeq_txcoeff[1]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .I2(\n_0_txeq_txcoeff[2]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[0]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .I2(\n_0_txeq_txcoeff[3]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[1]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_txeq_txcoeff[4]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_txeq_txcoeff[5]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_txeq_txcoeff[6]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .I2(\n_0_txeq_txcoeff[8]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(\n_0_txeq_txcoeff[9]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__1 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_rate" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_rate
   (SYNC_TXSYNC_START,
    out0,
    O1,
    O2,
    D,
    USER_RATE_DONE,
    SYNC_RXSYNC_START,
    USER_RESETOVRD_START,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    O3,
    p_0_in3_in,
    O4,
    p_0_in2_in,
    USER_RATE_RXSYNC,
    USER_PCLK_SEL,
    p_0_in,
    GT_TXPMARESET0,
    p_0_in7_in,
    p_1_in8_in,
    out,
    p_0_in__0,
    I1,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    PIPETXRATE,
    I2,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    SYNC_MMCM_LOCK,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    I3);
  output SYNC_TXSYNC_START;
  output [4:0]out0;
  output O1;
  output O2;
  output [0:0]D;
  output USER_RATE_DONE;
  output SYNC_RXSYNC_START;
  output USER_RESETOVRD_START;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output [0:0]O3;
  output p_0_in3_in;
  output [0:0]O4;
  output p_0_in2_in;
  output USER_RATE_RXSYNC;
  output USER_PCLK_SEL;
  output p_0_in;
  output GT_TXPMARESET0;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out;
  input p_0_in__0;
  input I1;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [1:0]PIPETXRATE;
  input [0:0]I2;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input SYNC_MMCM_LOCK;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input I3;

  wire [0:0]D;
  wire GT_TXPMARESET0;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_MMCM_LOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire fsm2;
  wire fsm25_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1;
  wire n_0_cpllpd_i_2;
  wire n_0_cpllreset_i_1__0;
  wire n_0_cpllreset_i_2__0;
  wire \n_0_fsm[0]_i_1 ;
  wire \n_0_fsm[0]_i_10 ;
  wire \n_0_fsm[0]_i_2 ;
  wire \n_0_fsm[0]_i_3 ;
  wire \n_0_fsm[0]_i_4 ;
  wire \n_0_fsm[0]_i_6 ;
  wire \n_0_fsm[0]_i_7 ;
  wire \n_0_fsm[0]_i_8 ;
  wire \n_0_fsm[0]_i_9 ;
  wire \n_0_fsm[1]_i_1 ;
  wire \n_0_fsm[1]_i_10 ;
  wire \n_0_fsm[1]_i_11 ;
  wire \n_0_fsm[1]_i_12 ;
  wire \n_0_fsm[1]_i_13 ;
  wire \n_0_fsm[1]_i_2__0 ;
  wire \n_0_fsm[1]_i_3__4 ;
  wire \n_0_fsm[1]_i_5 ;
  wire \n_0_fsm[1]_i_6 ;
  wire \n_0_fsm[1]_i_7 ;
  wire \n_0_fsm[1]_i_8 ;
  wire \n_0_fsm[1]_i_9 ;
  wire \n_0_fsm[2]_i_4 ;
  wire \n_0_fsm[2]_i_5 ;
  wire \n_0_fsm[2]_i_6 ;
  wire \n_0_fsm[2]_i_7 ;
  wire \n_0_fsm[2]_i_8 ;
  wire \n_0_fsm[2]_i_9 ;
  wire \n_0_fsm[3]_i_1 ;
  wire \n_0_fsm[3]_i_2__0 ;
  wire \n_0_fsm[3]_i_3 ;
  wire \n_0_fsm[3]_i_4 ;
  wire \n_0_fsm[3]_i_6 ;
  wire \n_0_fsm[3]_i_8 ;
  wire \n_0_fsm[3]_i_9 ;
  wire \n_0_fsm[4]_i_1 ;
  wire \n_0_fsm[4]_i_2 ;
  wire \n_0_fsm[4]_i_3 ;
  wire \n_0_fsm_reg[0]_i_5 ;
  wire \n_0_fsm_reg[1]_i_4 ;
  wire \n_0_fsm_reg[2]_i_1 ;
  wire \n_0_fsm_reg[2]_i_2 ;
  wire \n_0_fsm_reg[2]_i_3 ;
  wire n_0_gen3_exit_i_1;
  wire n_0_gen3_exit_i_2;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1;
  wire n_0_gen3_i_2;
  wire n_0_gen3_i_3;
  wire n_0_pclk_sel_i_1;
  wire n_0_pclk_sel_i_2;
  wire n_0_phystatus_i_1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__0;
  wire n_0_qpllreset_i_1__0;
  wire \n_0_rate_out[0]_i_1 ;
  wire \n_0_rate_out[1]_i_1 ;
  wire \n_0_rate_out[2]_i_1 ;
  wire \n_0_rate_out[2]_i_2 ;
  wire n_0_ratedone_i_1;
  wire n_0_ratedone_reg;
  wire n_0_rxpmareset_i_1;
  wire n_0_rxratedone_i_1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1 ;
  wire \n_0_sysclksel[1]_i_1 ;
  wire \n_0_sysclksel[1]_i_2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2 ;
  wire n_0_txpmareset_i_1;
  wire n_0_txpmareset_i_2;
  wire n_0_txratedone_i_1;
  wire n_0_txratedone_i_2;
  wire n_0_txratedone_i_3;
  wire n_0_txratedone_reg;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_2;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllpd_i_1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2),
        .I5(p_0_in3_in),
        .O(n_0_cpllpd_i_1));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h90010000)) 
     cpllpd_i_2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(n_0_cpllpd_i_2));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1),
        .Q(p_0_in3_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllreset_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__0),
        .I5(p_0_in2_in),
        .O(n_0_cpllreset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__0
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(n_0_cpllreset_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__0),
        .Q(p_0_in2_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h24100002)) 
     drp_start_i_1
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08020012)) 
     drp_x16_i_1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0480030A)) 
     drp_x16x20_mode_i_1
       (.I0(out0[2]),
        .I1(out0[0]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[1]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[0]_i_1 
       (.I0(\n_0_fsm[0]_i_2 ),
        .I1(\n_0_fsm[0]_i_3 ),
        .I2(out0[2]),
        .I3(\n_0_fsm[0]_i_4 ),
        .I4(out0[0]),
        .I5(\n_0_fsm_reg[0]_i_5 ),
        .O(\n_0_fsm[0]_i_1 ));
LUT6 #(
    .INIT(64'h7FFF00007FFFFFFF)) 
     \fsm[0]_i_10 
       (.I0(txdata_wait_cnt_reg__0[3]),
        .I1(txdata_wait_cnt_reg__0[1]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_10 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \fsm[0]_i_11 
       (.I0(drp_done_reg2),
        .I1(qplllock_reg2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(cplllock_reg2),
        .O(fsm2));
LUT6 #(
    .INIT(64'h3044FFFF30440000)) 
     \fsm[0]_i_2 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .I4(out0[1]),
        .I5(\n_0_fsm[0]_i_6 ),
        .O(\n_0_fsm[0]_i_2 ));
LUT6 #(
    .INIT(64'h0F0C0F0C7C7C4F4F)) 
     \fsm[0]_i_3 
       (.I0(resetovrd_done_reg2),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(\n_0_fsm[0]_i_7 ),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_3 ));
LUT6 #(
    .INIT(64'h88BB88888B888B88)) 
     \fsm[0]_i_4 
       (.I0(\n_0_fsm[1]_i_9 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_4 ));
LUT5 #(
    .INIT(32'hC5FFC500)) 
     \fsm[0]_i_6 
       (.I0(fsm1),
        .I1(rxsync_done_reg2),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(\n_0_fsm[0]_i_10 ),
        .O(\n_0_fsm[0]_i_6 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_7 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_7 ));
LUT6 #(
    .INIT(64'hCCFCBBBBCCFC8888)) 
     \fsm[0]_i_8 
       (.I0(drp_done_reg2),
        .I1(out0[4]),
        .I2(mmcm_lock_reg2),
        .I3(rxpmaresetdone_reg2),
        .I4(out0[3]),
        .I5(\n_0_fsm[3]_i_9 ),
        .O(\n_0_fsm[0]_i_8 ));
LUT6 #(
    .INIT(64'h5F5050503F3F3F3F)) 
     \fsm[0]_i_9 
       (.I0(txsync_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(out0[4]),
        .I3(fsm2),
        .I4(rst_idle_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_9 ));
LUT6 #(
    .INIT(64'hFF00BABAFF008A8A)) 
     \fsm[1]_i_1 
       (.I0(\n_0_fsm[1]_i_2__0 ),
        .I1(\n_0_fsm[1]_i_3__4 ),
        .I2(rst_idle_reg2),
        .I3(\n_0_fsm_reg[1]_i_4 ),
        .I4(out0[2]),
        .I5(\n_0_fsm[1]_i_5 ),
        .O(\n_0_fsm[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF00FFFF45FF45FF)) 
     \fsm[1]_i_10 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_10 ));
LUT6 #(
    .INIT(64'hFFBFFFFF00000000)) 
     \fsm[1]_i_11 
       (.I0(out0[4]),
        .I1(drp_done_reg2),
        .I2(pll_lock),
        .I3(rst_idle_reg2),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_11 ));
LUT4 #(
    .INIT(16'h3044)) 
     \fsm[1]_i_12 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .O(\n_0_fsm[1]_i_12 ));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \fsm[1]_i_13 
       (.I0(txdata_wait_cnt_reg__0[3]),
        .I1(txdata_wait_cnt_reg__0[1]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_13 ));
LUT6 #(
    .INIT(64'hBBB8BBBB88888888)) 
     \fsm[1]_i_2__0 
       (.I0(\n_0_fsm[1]_i_6 ),
        .I1(out0[0]),
        .I2(out0[4]),
        .I3(\n_0_fsm[3]_i_8 ),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_2__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[1]_i_3__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[1]_i_3__4 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \fsm[1]_i_5 
       (.I0(\n_0_fsm[1]_i_9 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[1]_i_10 ),
        .I3(out0[0]),
        .I4(\n_0_fsm[1]_i_11 ),
        .O(\n_0_fsm[1]_i_5 ));
LUT6 #(
    .INIT(64'h77007733FCFF30FF)) 
     \fsm[1]_i_6 
       (.I0(txsync_done_reg2),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_6 ));
LUT5 #(
    .INIT(32'h5DFD0000)) 
     \fsm[1]_i_7 
       (.I0(out0[3]),
        .I1(\n_0_fsm[3]_i_6 ),
        .I2(out0[4]),
        .I3(rxsync_done_reg2),
        .I4(out0[1]),
        .O(\n_0_fsm[1]_i_7 ));
LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
     \fsm[1]_i_8 
       (.I0(\n_0_fsm[1]_i_12 ),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(rxsync_done_reg2),
        .I4(out0[4]),
        .I5(\n_0_fsm[1]_i_13 ),
        .O(\n_0_fsm[1]_i_8 ));
LUT5 #(
    .INIT(32'h5050C0CF)) 
     \fsm[1]_i_9 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[4]),
        .I3(pll_lock),
        .I4(out0[3]),
        .O(\n_0_fsm[1]_i_9 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_10 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT5 #(
    .INIT(32'hA2A200A2)) 
     \fsm[2]_i_4 
       (.I0(\n_0_fsm[2]_i_8 ),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_4 ));
LUT6 #(
    .INIT(64'hA0A0A0AFF0F0C0C0)) 
     \fsm[2]_i_5 
       (.I0(\n_0_fsm[2]_i_9 ),
        .I1(pll_lock),
        .I2(out0[1]),
        .I3(\n_0_fsm[3]_i_6 ),
        .I4(out0[3]),
        .I5(out0[4]),
        .O(\n_0_fsm[2]_i_5 ));
LUT5 #(
    .INIT(32'h50FFCFFF)) 
     \fsm[2]_i_6 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[2]_i_6 ));
LUT6 #(
    .INIT(64'h0FCF500F0FCF5F0F)) 
     \fsm[2]_i_7 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(fsm1),
        .O(\n_0_fsm[2]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \fsm[2]_i_8 
       (.I0(out0[4]),
        .I1(\n_0_fsm[3]_i_9 ),
        .I2(out0[3]),
        .I3(out0[1]),
        .O(\n_0_fsm[2]_i_8 ));
LUT3 #(
    .INIT(8'h8B)) 
     \fsm[2]_i_9 
       (.I0(txsync_done_reg2),
        .I1(out0[3]),
        .I2(drp_done_reg2),
        .O(\n_0_fsm[2]_i_9 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1 
       (.I0(\n_0_fsm[3]_i_2__0 ),
        .I1(\n_0_fsm[3]_i_3 ),
        .I2(out0[2]),
        .I3(out0[3]),
        .I4(out0[0]),
        .I5(\n_0_fsm[3]_i_4 ),
        .O(\n_0_fsm[3]_i_1 ));
LUT6 #(
    .INIT(64'h0FCF0FCFAFF0A0F0)) 
     \fsm[3]_i_2__0 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(fsm1),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_2__0 ));
LUT5 #(
    .INIT(32'h5000CF00)) 
     \fsm[3]_i_3 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFCFFFCF00050000)) 
     \fsm[3]_i_4 
       (.I0(fsm25_out),
        .I1(\n_0_fsm[3]_i_8 ),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(\n_0_fsm[3]_i_9 ),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[3]_i_5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT3 #(
    .INIT(8'h0D)) 
     \fsm[3]_i_6 
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_6 ));
LUT4 #(
    .INIT(16'h4F44)) 
     \fsm[3]_i_7 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(fsm25_out));
LUT6 #(
    .INIT(64'hBABBBFBBFFFFFFFF)) 
     \fsm[3]_i_8 
       (.I0(rst_idle_reg2),
        .I1(cplllock_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qplllock_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_8 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[3]_i_9 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_9 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1 
       (.I0(\n_0_fsm[4]_i_2 ),
        .I1(out0[2]),
        .I2(out0[4]),
        .O(\n_0_fsm[4]_i_1 ));
LUT6 #(
    .INIT(64'h30CC7400FCFF3000)) 
     \fsm[4]_i_2 
       (.I0(drp_done_reg2),
        .I1(out0[0]),
        .I2(\n_0_fsm[4]_i_3 ),
        .I3(out0[1]),
        .I4(out0[4]),
        .I5(out0[3]),
        .O(\n_0_fsm[4]_i_2 ));
LUT6 #(
    .INIT(64'h7C4C7C7C7C4C7C4C)) 
     \fsm[4]_i_3 
       (.I0(rxsync_done_reg2),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(n_0_gen3_exit_reg),
        .O(\n_0_fsm[4]_i_3 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1 ),
        .Q(out0[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_5 
       (.I0(\n_0_fsm[0]_i_8 ),
        .I1(\n_0_fsm[0]_i_9 ),
        .O(\n_0_fsm_reg[0]_i_5 ),
        .S(out0[1]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1 ),
        .Q(out0[1]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[1]_i_4 
       (.I0(\n_0_fsm[1]_i_7 ),
        .I1(\n_0_fsm[1]_i_8 ),
        .O(\n_0_fsm_reg[1]_i_4 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1 ),
        .Q(out0[2]),
        .R(p_0_in__0));
MUXF8 \fsm_reg[2]_i_1 
       (.I0(\n_0_fsm_reg[2]_i_2 ),
        .I1(\n_0_fsm_reg[2]_i_3 ),
        .O(\n_0_fsm_reg[2]_i_1 ),
        .S(out0[2]));
MUXF7 \fsm_reg[2]_i_2 
       (.I0(\n_0_fsm[2]_i_4 ),
        .I1(\n_0_fsm[2]_i_5 ),
        .O(\n_0_fsm_reg[2]_i_2 ),
        .S(out0[0]));
MUXF7 \fsm_reg[2]_i_3 
       (.I0(\n_0_fsm[2]_i_6 ),
        .I1(\n_0_fsm[2]_i_7 ),
        .O(\n_0_fsm_reg[2]_i_3 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1 ),
        .Q(out0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1 ),
        .Q(out0[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(n_0_gen3_exit_i_2),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1));
LUT6 #(
    .INIT(64'h8080000000000100)) 
     gen3_exit_i_2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(\n_0_fsm[3]_i_9 ),
        .I4(out0[4]),
        .I5(out0[0]),
        .O(n_0_gen3_exit_i_2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1
       (.I0(n_0_gen3_i_2),
        .I1(out0[4]),
        .I2(n_0_gen3_i_3),
        .I3(out0[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I5(O2),
        .O(n_0_gen3_i_1));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(n_0_gen3_i_3));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1),
        .Q(O2),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6 
       (.I0(O2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(n_0_pclk_sel_i_2),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h80100080)) 
     pclk_sel_i_2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_pclk_sel_i_2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     phystatus_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I3),
        .I2(phystatus_reg2),
        .I3(n_0_txratedone_i_3),
        .I4(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_2
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(D));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__0
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2),
        .I5(O3),
        .O(n_0_qpllpd_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__0),
        .Q(O3),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__0
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__0),
        .I5(O4),
        .O(n_0_qpllreset_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__0),
        .Q(O4),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     rate_done_reg1_i_1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1 
       (.I0(out0[4]),
        .I1(out0[3]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1 
       (.I0(\n_0_rate_out[2]_i_2 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1 
       (.I0(\n_0_rate_out[2]_i_2 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1 ));
LUT6 #(
    .INIT(64'h8810110000000000)) 
     \rate_out[2]_i_2 
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(txpmareset0),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(out0[0]),
        .O(\n_0_rate_out[2]_i_2 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h20008000)) 
     rate_rxsync_reg1_i_1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h20232020)) 
     ratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I3),
        .I2(ratedone0),
        .I3(n_0_txratedone_i_3),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     resetovrd_start_reg1_i_1
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out[0]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     rxpmareset_i_1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2),
        .I5(p_0_in),
        .O(n_0_rxpmareset_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxpmareset_i_1),
        .Q(p_0_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     rxratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I3),
        .I2(rxratedone_reg2),
        .I3(n_0_txratedone_i_3),
        .I4(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(SYNC_RXSYNC_START));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(\n_0_sysclksel[1]_i_2 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1 
       (.I0(\n_0_sysclksel[1]_i_2 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h82000000)) 
     \sysclksel[1]_i_2 
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(\n_0_sysclksel[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_2[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_2[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_2[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_2[3]));
LUT4 #(
    .INIT(16'h0400)) 
     \txdata_wait_cnt[3]_i_2 
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_2[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_2[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_2[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_2[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2),
        .I5(GT_TXPMARESET0),
        .O(n_0_txpmareset_i_1));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h80400008)) 
     txpmareset_i_2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_txpmareset_i_2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1),
        .Q(GT_TXPMARESET0),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     txratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I3),
        .I2(txratedone_reg2),
        .I3(n_0_txratedone_i_3),
        .I4(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     txratedone_i_2
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_2));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     txratedone_i_3
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_3));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     txsync_start_reg1_i_1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .I5(out[1]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_rate" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_rate_15
   (SYNC_TXSYNC_START,
    out0,
    O1,
    p_43_out,
    D,
    USER_RATE_DONE,
    SYNC_RXSYNC_START,
    USER_RESETOVRD_START,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    O2,
    p_0_in15_in,
    O3,
    p_0_in13_in,
    USER_RATE_RXSYNC,
    USER_PCLK_SEL,
    p_0_in7_in,
    GT_TXPMARESET012_out,
    p_0_in7_in_0,
    p_1_in8_in,
    out,
    p_0_in__0,
    I1,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    PIPETXRATE,
    I2,
    I3,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    I4,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    I5);
  output SYNC_TXSYNC_START;
  output [4:0]out0;
  output O1;
  output p_43_out;
  output [0:0]D;
  output USER_RATE_DONE;
  output SYNC_RXSYNC_START;
  output USER_RESETOVRD_START;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output [0:0]O2;
  output p_0_in15_in;
  output [0:0]O3;
  output p_0_in13_in;
  output USER_RATE_RXSYNC;
  output USER_PCLK_SEL;
  output p_0_in7_in;
  output GT_TXPMARESET012_out;
  input p_0_in7_in_0;
  input p_1_in8_in;
  input [1:0]out;
  input p_0_in__0;
  input I1;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [1:0]PIPETXRATE;
  input [0:0]I2;
  input I3;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input I4;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input I5;

  wire [0:0]D;
  wire GT_TXPMARESET012_out;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire fsm2;
  wire fsm25_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__2;
  wire n_0_cpllpd_i_2__2;
  wire n_0_cpllreset_i_1__3;
  wire n_0_cpllreset_i_2__3;
  wire \n_0_fsm[0]_i_10__2 ;
  wire \n_0_fsm[0]_i_1__2 ;
  wire \n_0_fsm[0]_i_2__6 ;
  wire \n_0_fsm[0]_i_3__2 ;
  wire \n_0_fsm[0]_i_4__2 ;
  wire \n_0_fsm[0]_i_6__2 ;
  wire \n_0_fsm[0]_i_7__2 ;
  wire \n_0_fsm[0]_i_8__2 ;
  wire \n_0_fsm[0]_i_9__2 ;
  wire \n_0_fsm[1]_i_10__2 ;
  wire \n_0_fsm[1]_i_11__2 ;
  wire \n_0_fsm[1]_i_12__2 ;
  wire \n_0_fsm[1]_i_13__2 ;
  wire \n_0_fsm[1]_i_1__2 ;
  wire \n_0_fsm[1]_i_2__7 ;
  wire \n_0_fsm[1]_i_3__7 ;
  wire \n_0_fsm[1]_i_5__2 ;
  wire \n_0_fsm[1]_i_6__2 ;
  wire \n_0_fsm[1]_i_7__2 ;
  wire \n_0_fsm[1]_i_8__2 ;
  wire \n_0_fsm[1]_i_9__2 ;
  wire \n_0_fsm[2]_i_4__2 ;
  wire \n_0_fsm[2]_i_5__2 ;
  wire \n_0_fsm[2]_i_6__2 ;
  wire \n_0_fsm[2]_i_7__2 ;
  wire \n_0_fsm[2]_i_8__2 ;
  wire \n_0_fsm[2]_i_9__2 ;
  wire \n_0_fsm[3]_i_1__2 ;
  wire \n_0_fsm[3]_i_2__3 ;
  wire \n_0_fsm[3]_i_3__2 ;
  wire \n_0_fsm[3]_i_4__2 ;
  wire \n_0_fsm[3]_i_6__2 ;
  wire \n_0_fsm[3]_i_8__2 ;
  wire \n_0_fsm[3]_i_9__2 ;
  wire \n_0_fsm[4]_i_1__2 ;
  wire \n_0_fsm[4]_i_2__2 ;
  wire \n_0_fsm[4]_i_3__2 ;
  wire \n_0_fsm_reg[0]_i_5__2 ;
  wire \n_0_fsm_reg[1]_i_4__2 ;
  wire \n_0_fsm_reg[2]_i_1__2 ;
  wire \n_0_fsm_reg[2]_i_2__2 ;
  wire \n_0_fsm_reg[2]_i_3__2 ;
  wire n_0_gen3_exit_i_1__2;
  wire n_0_gen3_exit_i_2__2;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__2;
  wire n_0_gen3_i_2__2;
  wire n_0_gen3_i_3__2;
  wire n_0_pclk_sel_i_1__2;
  wire n_0_pclk_sel_i_2__2;
  wire n_0_phystatus_i_1__2;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__3;
  wire n_0_qpllreset_i_1__3;
  wire \n_0_rate_out[0]_i_1__2 ;
  wire \n_0_rate_out[1]_i_1__2 ;
  wire \n_0_rate_out[2]_i_1__2 ;
  wire \n_0_rate_out[2]_i_2__2 ;
  wire n_0_ratedone_i_1__2;
  wire n_0_ratedone_reg;
  wire n_0_rxpmareset_i_1__2;
  wire n_0_rxratedone_i_1__2;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__2 ;
  wire \n_0_sysclksel[1]_i_1__2 ;
  wire \n_0_sysclksel[1]_i_2__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__2 ;
  wire n_0_txpmareset_i_1__2;
  wire n_0_txpmareset_i_2__2;
  wire n_0_txratedone_i_1__2;
  wire n_0_txratedone_i_2__2;
  wire n_0_txratedone_i_3__2;
  wire n_0_txratedone_reg;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire p_0_in7_in;
  wire p_0_in7_in_0;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_1;
  wire p_1_in8_in;
  wire p_43_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllpd_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__2),
        .I5(p_0_in15_in),
        .O(n_0_cpllpd_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h90010000)) 
     cpllpd_i_2__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(n_0_cpllpd_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__2),
        .Q(p_0_in15_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllreset_i_1__3
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__3),
        .I5(p_0_in13_in),
        .O(n_0_cpllreset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__3
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(n_0_cpllreset_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__3),
        .Q(p_0_in13_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h24100002)) 
     drp_start_i_1__2
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08020012)) 
     drp_x16_i_1__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0480030A)) 
     drp_x16x20_mode_i_1__2
       (.I0(out0[2]),
        .I1(out0[0]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[1]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h7FFF00007FFFFFFF)) 
     \fsm[0]_i_10__2 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_10__2 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \fsm[0]_i_11__2 
       (.I0(drp_done_reg2),
        .I1(qplllock_reg2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(cplllock_reg2),
        .O(fsm2));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[0]_i_1__2 
       (.I0(\n_0_fsm[0]_i_2__6 ),
        .I1(\n_0_fsm[0]_i_3__2 ),
        .I2(out0[2]),
        .I3(\n_0_fsm[0]_i_4__2 ),
        .I4(out0[0]),
        .I5(\n_0_fsm_reg[0]_i_5__2 ),
        .O(\n_0_fsm[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h3044FFFF30440000)) 
     \fsm[0]_i_2__6 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .I4(out0[1]),
        .I5(\n_0_fsm[0]_i_6__2 ),
        .O(\n_0_fsm[0]_i_2__6 ));
LUT6 #(
    .INIT(64'h0F0C0F0C7C7C4F4F)) 
     \fsm[0]_i_3__2 
       (.I0(resetovrd_done_reg2),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(\n_0_fsm[0]_i_7__2 ),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h88BB88888B888B88)) 
     \fsm[0]_i_4__2 
       (.I0(\n_0_fsm[1]_i_9__2 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__2 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_4__2 ));
LUT5 #(
    .INIT(32'hC5FFC500)) 
     \fsm[0]_i_6__2 
       (.I0(fsm1),
        .I1(rxsync_done_reg2),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(\n_0_fsm[0]_i_10__2 ),
        .O(\n_0_fsm[0]_i_6__2 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_7__2 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_7__2 ));
LUT6 #(
    .INIT(64'hCCFCBBBBCCFC8888)) 
     \fsm[0]_i_8__2 
       (.I0(drp_done_reg2),
        .I1(out0[4]),
        .I2(mmcm_lock_reg2),
        .I3(rxpmaresetdone_reg2),
        .I4(out0[3]),
        .I5(\n_0_fsm[3]_i_9__2 ),
        .O(\n_0_fsm[0]_i_8__2 ));
LUT6 #(
    .INIT(64'h5F5050503F3F3F3F)) 
     \fsm[0]_i_9__2 
       (.I0(txsync_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(out0[4]),
        .I3(fsm2),
        .I4(rst_idle_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_9__2 ));
LUT6 #(
    .INIT(64'hFF00FFFF45FF45FF)) 
     \fsm[1]_i_10__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_10__2 ));
LUT6 #(
    .INIT(64'hFFBFFFFF00000000)) 
     \fsm[1]_i_11__2 
       (.I0(out0[4]),
        .I1(drp_done_reg2),
        .I2(pll_lock),
        .I3(rst_idle_reg2),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_11__2 ));
LUT4 #(
    .INIT(16'h3044)) 
     \fsm[1]_i_12__2 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .O(\n_0_fsm[1]_i_12__2 ));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \fsm[1]_i_13__2 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_13__2 ));
LUT6 #(
    .INIT(64'hFF00BABAFF008A8A)) 
     \fsm[1]_i_1__2 
       (.I0(\n_0_fsm[1]_i_2__7 ),
        .I1(\n_0_fsm[1]_i_3__7 ),
        .I2(rst_idle_reg2),
        .I3(\n_0_fsm_reg[1]_i_4__2 ),
        .I4(out0[2]),
        .I5(\n_0_fsm[1]_i_5__2 ),
        .O(\n_0_fsm[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB88888888)) 
     \fsm[1]_i_2__7 
       (.I0(\n_0_fsm[1]_i_6__2 ),
        .I1(out0[0]),
        .I2(out0[4]),
        .I3(\n_0_fsm[3]_i_8__2 ),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_2__7 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[1]_i_3__7 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[1]_i_3__7 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \fsm[1]_i_5__2 
       (.I0(\n_0_fsm[1]_i_9__2 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[1]_i_10__2 ),
        .I3(out0[0]),
        .I4(\n_0_fsm[1]_i_11__2 ),
        .O(\n_0_fsm[1]_i_5__2 ));
LUT6 #(
    .INIT(64'h77007733FCFF30FF)) 
     \fsm[1]_i_6__2 
       (.I0(txsync_done_reg2),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__2 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_6__2 ));
LUT5 #(
    .INIT(32'h5DFD0000)) 
     \fsm[1]_i_7__2 
       (.I0(out0[3]),
        .I1(\n_0_fsm[3]_i_6__2 ),
        .I2(out0[4]),
        .I3(rxsync_done_reg2),
        .I4(out0[1]),
        .O(\n_0_fsm[1]_i_7__2 ));
LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
     \fsm[1]_i_8__2 
       (.I0(\n_0_fsm[1]_i_12__2 ),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(rxsync_done_reg2),
        .I4(out0[4]),
        .I5(\n_0_fsm[1]_i_13__2 ),
        .O(\n_0_fsm[1]_i_8__2 ));
LUT5 #(
    .INIT(32'h5050C0CF)) 
     \fsm[1]_i_9__2 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[4]),
        .I3(pll_lock),
        .I4(out0[3]),
        .O(\n_0_fsm[1]_i_9__2 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_10__2 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT5 #(
    .INIT(32'hA2A200A2)) 
     \fsm[2]_i_4__2 
       (.I0(\n_0_fsm[2]_i_8__2 ),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_4__2 ));
LUT6 #(
    .INIT(64'hA0A0A0AFF0F0C0C0)) 
     \fsm[2]_i_5__2 
       (.I0(\n_0_fsm[2]_i_9__2 ),
        .I1(pll_lock),
        .I2(out0[1]),
        .I3(\n_0_fsm[3]_i_6__2 ),
        .I4(out0[3]),
        .I5(out0[4]),
        .O(\n_0_fsm[2]_i_5__2 ));
LUT5 #(
    .INIT(32'h50FFCFFF)) 
     \fsm[2]_i_6__2 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__2 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[2]_i_6__2 ));
LUT6 #(
    .INIT(64'h0FCF500F0FCF5F0F)) 
     \fsm[2]_i_7__2 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(fsm1),
        .O(\n_0_fsm[2]_i_7__2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \fsm[2]_i_8__2 
       (.I0(out0[4]),
        .I1(\n_0_fsm[3]_i_9__2 ),
        .I2(out0[3]),
        .I3(out0[1]),
        .O(\n_0_fsm[2]_i_8__2 ));
LUT3 #(
    .INIT(8'h8B)) 
     \fsm[2]_i_9__2 
       (.I0(txsync_done_reg2),
        .I1(out0[3]),
        .I2(drp_done_reg2),
        .O(\n_0_fsm[2]_i_9__2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__2 
       (.I0(\n_0_fsm[3]_i_2__3 ),
        .I1(\n_0_fsm[3]_i_3__2 ),
        .I2(out0[2]),
        .I3(out0[3]),
        .I4(out0[0]),
        .I5(\n_0_fsm[3]_i_4__2 ),
        .O(\n_0_fsm[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h0FCF0FCFAFF0A0F0)) 
     \fsm[3]_i_2__3 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(fsm1),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_2__3 ));
LUT5 #(
    .INIT(32'h5000CF00)) 
     \fsm[3]_i_3__2 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__2 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[3]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFCFFFCF00050000)) 
     \fsm[3]_i_4__2 
       (.I0(fsm25_out),
        .I1(\n_0_fsm[3]_i_8__2 ),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(\n_0_fsm[3]_i_9__2 ),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[3]_i_5__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in_0),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT3 #(
    .INIT(8'h0D)) 
     \fsm[3]_i_6__2 
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_6__2 ));
LUT4 #(
    .INIT(16'h4F44)) 
     \fsm[3]_i_7__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(fsm25_out));
LUT6 #(
    .INIT(64'hBABBBFBBFFFFFFFF)) 
     \fsm[3]_i_8__2 
       (.I0(rst_idle_reg2),
        .I1(cplllock_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qplllock_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_8__2 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[3]_i_9__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_9__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__2 
       (.I0(\n_0_fsm[4]_i_2__2 ),
        .I1(out0[2]),
        .I2(out0[4]),
        .O(\n_0_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h30CC7400FCFF3000)) 
     \fsm[4]_i_2__2 
       (.I0(drp_done_reg2),
        .I1(out0[0]),
        .I2(\n_0_fsm[4]_i_3__2 ),
        .I3(out0[1]),
        .I4(out0[4]),
        .I5(out0[3]),
        .O(\n_0_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h7C4C7C7C7C4C7C4C)) 
     \fsm[4]_i_3__2 
       (.I0(rxsync_done_reg2),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(n_0_gen3_exit_reg),
        .O(\n_0_fsm[4]_i_3__2 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__2 ),
        .Q(out0[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_5__2 
       (.I0(\n_0_fsm[0]_i_8__2 ),
        .I1(\n_0_fsm[0]_i_9__2 ),
        .O(\n_0_fsm_reg[0]_i_5__2 ),
        .S(out0[1]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__2 ),
        .Q(out0[1]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[1]_i_4__2 
       (.I0(\n_0_fsm[1]_i_7__2 ),
        .I1(\n_0_fsm[1]_i_8__2 ),
        .O(\n_0_fsm_reg[1]_i_4__2 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__2 ),
        .Q(out0[2]),
        .R(p_0_in__0));
MUXF8 \fsm_reg[2]_i_1__2 
       (.I0(\n_0_fsm_reg[2]_i_2__2 ),
        .I1(\n_0_fsm_reg[2]_i_3__2 ),
        .O(\n_0_fsm_reg[2]_i_1__2 ),
        .S(out0[2]));
MUXF7 \fsm_reg[2]_i_2__2 
       (.I0(\n_0_fsm[2]_i_4__2 ),
        .I1(\n_0_fsm[2]_i_5__2 ),
        .O(\n_0_fsm_reg[2]_i_2__2 ),
        .S(out0[0]));
MUXF7 \fsm_reg[2]_i_3__2 
       (.I0(\n_0_fsm[2]_i_6__2 ),
        .I1(\n_0_fsm[2]_i_7__2 ),
        .O(\n_0_fsm_reg[2]_i_3__2 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__2 ),
        .Q(out0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__2 ),
        .Q(out0[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(n_0_gen3_exit_i_2__2),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__2));
LUT6 #(
    .INIT(64'h8080000000000100)) 
     gen3_exit_i_2__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(\n_0_fsm[3]_i_9__2 ),
        .I4(out0[4]),
        .I5(out0[0]),
        .O(n_0_gen3_exit_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__2),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__2
       (.I0(n_0_gen3_i_2__2),
        .I1(out0[4]),
        .I2(n_0_gen3_i_3__2),
        .I3(out0[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I5(p_43_out),
        .O(n_0_gen3_i_1__2));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__2
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(n_0_gen3_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__2),
        .Q(p_43_out),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__2 
       (.I0(p_43_out),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(n_0_pclk_sel_i_2__2),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h80100080)) 
     pclk_sel_i_2__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_pclk_sel_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__2),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     phystatus_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(phystatus_reg2),
        .I3(n_0_txratedone_i_3__2),
        .I4(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__2),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_4
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(D));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__3
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__2),
        .I5(O2),
        .O(n_0_qpllpd_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__3),
        .Q(O2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__3
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__3),
        .I5(O3),
        .O(n_0_qpllreset_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__3),
        .Q(O3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     rate_done_reg1_i_1__2
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__2 
       (.I0(out0[4]),
        .I1(out0[3]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__2 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__2 
       (.I0(\n_0_rate_out[2]_i_2__2 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__2 
       (.I0(\n_0_rate_out[2]_i_2__2 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h8810110000000000)) 
     \rate_out[2]_i_2__2 
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(txpmareset0),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(out0[0]),
        .O(\n_0_rate_out[2]_i_2__2 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__2 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__2 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__2 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h20008000)) 
     rate_rxsync_reg1_i_1__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h20232020)) 
     ratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(ratedone0),
        .I3(n_0_txratedone_i_3__2),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__2));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__2
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__2),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     resetovrd_start_reg1_i_1__2
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out[0]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     rxpmareset_i_1__2
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__2),
        .I5(p_0_in7_in),
        .O(n_0_rxpmareset_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxpmareset_i_1__2),
        .Q(p_0_in7_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     rxratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(rxratedone_reg2),
        .I3(n_0_txratedone_i_3__2),
        .I4(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__2),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__2
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(SYNC_RXSYNC_START));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(\n_0_sysclksel[1]_i_2__2 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__2 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__2 
       (.I0(\n_0_sysclksel[1]_i_2__2 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'h82000000)) 
     \sysclksel[1]_i_2__2 
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(\n_0_sysclksel[1]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__2 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__2 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__2 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__2 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__2 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__2 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[3]));
LUT4 #(
    .INIT(16'h0400)) 
     \txdata_wait_cnt[3]_i_2__2 
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__2
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__2),
        .I5(GT_TXPMARESET012_out),
        .O(n_0_txpmareset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h80400008)) 
     txpmareset_i_2__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_txpmareset_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__2),
        .Q(GT_TXPMARESET012_out),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     txratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(txratedone_reg2),
        .I3(n_0_txratedone_i_3__2),
        .I4(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     txratedone_i_2__2
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     txratedone_i_3__2
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__2),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     txsync_start_reg1_i_1__2
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .I5(out[1]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_rate" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_rate_3
   (SYNC_TXSYNC_START,
    out0,
    O1,
    p_153_out,
    O2,
    D,
    USER_RATE_DONE,
    SYNC_RXSYNC_START,
    USER_RESETOVRD_START,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    O3,
    p_0_in49_in,
    O4,
    p_0_in47_in,
    USER_RATE_RXSYNC,
    USER_PCLK_SEL,
    p_0_in41_in,
    GT_TXPMARESET046_out,
    p_0_in7_in,
    p_1_in8_in,
    out,
    I1,
    p_98_out,
    p_43_out,
    p_0_in__0,
    I2,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    PIPETXRATE,
    I3,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    SYNC_MMCM_LOCK,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    I4);
  output SYNC_TXSYNC_START;
  output [4:0]out0;
  output O1;
  output p_153_out;
  output O2;
  output [0:0]D;
  output USER_RATE_DONE;
  output SYNC_RXSYNC_START;
  output USER_RESETOVRD_START;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output [0:0]O3;
  output p_0_in49_in;
  output [0:0]O4;
  output p_0_in47_in;
  output USER_RATE_RXSYNC;
  output USER_PCLK_SEL;
  output p_0_in41_in;
  output GT_TXPMARESET046_out;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out;
  input I1;
  input p_98_out;
  input p_43_out;
  input p_0_in__0;
  input I2;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [1:0]PIPETXRATE;
  input [0:0]I3;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input SYNC_MMCM_LOCK;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input I4;

  wire [0:0]D;
  wire GT_TXPMARESET046_out;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_MMCM_LOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire fsm2;
  wire fsm25_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__0;
  wire n_0_cpllpd_i_2__0;
  wire n_0_cpllreset_i_1__1;
  wire n_0_cpllreset_i_2__1;
  wire \n_0_fsm[0]_i_10__0 ;
  wire \n_0_fsm[0]_i_1__0 ;
  wire \n_0_fsm[0]_i_2__2 ;
  wire \n_0_fsm[0]_i_3__0 ;
  wire \n_0_fsm[0]_i_4__0 ;
  wire \n_0_fsm[0]_i_6__0 ;
  wire \n_0_fsm[0]_i_7__0 ;
  wire \n_0_fsm[0]_i_8__0 ;
  wire \n_0_fsm[0]_i_9__0 ;
  wire \n_0_fsm[1]_i_10__0 ;
  wire \n_0_fsm[1]_i_11__0 ;
  wire \n_0_fsm[1]_i_12__0 ;
  wire \n_0_fsm[1]_i_13__0 ;
  wire \n_0_fsm[1]_i_1__0 ;
  wire \n_0_fsm[1]_i_2__3 ;
  wire \n_0_fsm[1]_i_3__5 ;
  wire \n_0_fsm[1]_i_5__0 ;
  wire \n_0_fsm[1]_i_6__0 ;
  wire \n_0_fsm[1]_i_7__0 ;
  wire \n_0_fsm[1]_i_8__0 ;
  wire \n_0_fsm[1]_i_9__0 ;
  wire \n_0_fsm[2]_i_4__0 ;
  wire \n_0_fsm[2]_i_5__0 ;
  wire \n_0_fsm[2]_i_6__0 ;
  wire \n_0_fsm[2]_i_7__0 ;
  wire \n_0_fsm[2]_i_8__0 ;
  wire \n_0_fsm[2]_i_9__0 ;
  wire \n_0_fsm[3]_i_1__0 ;
  wire \n_0_fsm[3]_i_2__1 ;
  wire \n_0_fsm[3]_i_3__0 ;
  wire \n_0_fsm[3]_i_4__0 ;
  wire \n_0_fsm[3]_i_6__0 ;
  wire \n_0_fsm[3]_i_8__0 ;
  wire \n_0_fsm[3]_i_9__0 ;
  wire \n_0_fsm[4]_i_1__0 ;
  wire \n_0_fsm[4]_i_2__0 ;
  wire \n_0_fsm[4]_i_3__0 ;
  wire \n_0_fsm_reg[0]_i_5__0 ;
  wire \n_0_fsm_reg[1]_i_4__0 ;
  wire \n_0_fsm_reg[2]_i_1__0 ;
  wire \n_0_fsm_reg[2]_i_2__0 ;
  wire \n_0_fsm_reg[2]_i_3__0 ;
  wire n_0_gen3_exit_i_1__0;
  wire n_0_gen3_exit_i_2__0;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__0;
  wire n_0_gen3_i_2__0;
  wire n_0_gen3_i_3__0;
  wire n_0_pclk_sel_i_1__0;
  wire n_0_pclk_sel_i_2__0;
  wire n_0_phystatus_i_1__0;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__1;
  wire n_0_qpllreset_i_1__1;
  wire \n_0_rate_out[0]_i_1__0 ;
  wire \n_0_rate_out[1]_i_1__0 ;
  wire \n_0_rate_out[2]_i_1__0 ;
  wire \n_0_rate_out[2]_i_2__0 ;
  wire n_0_ratedone_i_1__0;
  wire n_0_ratedone_reg;
  wire n_0_rxpmareset_i_1__0;
  wire n_0_rxratedone_i_1__0;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__0 ;
  wire \n_0_sysclksel[1]_i_1__0 ;
  wire \n_0_sysclksel[1]_i_2__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__0 ;
  wire n_0_txpmareset_i_1__0;
  wire n_0_txpmareset_i_2__0;
  wire n_0_txratedone_i_1__0;
  wire n_0_txratedone_i_2__0;
  wire n_0_txratedone_i_3__0;
  wire n_0_txratedone_reg;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in41_in;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_1;
  wire p_153_out;
  wire p_1_in8_in;
  wire p_43_out;
  wire p_98_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllpd_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__0),
        .I5(p_0_in49_in),
        .O(n_0_cpllpd_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h90010000)) 
     cpllpd_i_2__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(n_0_cpllpd_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__0),
        .Q(p_0_in49_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllreset_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__1),
        .I5(p_0_in47_in),
        .O(n_0_cpllreset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__1
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(n_0_cpllreset_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__1),
        .Q(p_0_in47_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h24100002)) 
     drp_start_i_1__0
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I2),
        .CE(1'b1),
        .D(drp_start),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08020012)) 
     drp_x16_i_1__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I2),
        .CE(1'b1),
        .D(drp_x16),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0480030A)) 
     drp_x16x20_mode_i_1__0
       (.I0(out0[2]),
        .I1(out0[0]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[1]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I2),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h7FFF00007FFFFFFF)) 
     \fsm[0]_i_10__0 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_10__0 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \fsm[0]_i_11__0 
       (.I0(drp_done_reg2),
        .I1(qplllock_reg2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(cplllock_reg2),
        .O(fsm2));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[0]_i_1__0 
       (.I0(\n_0_fsm[0]_i_2__2 ),
        .I1(\n_0_fsm[0]_i_3__0 ),
        .I2(out0[2]),
        .I3(\n_0_fsm[0]_i_4__0 ),
        .I4(out0[0]),
        .I5(\n_0_fsm_reg[0]_i_5__0 ),
        .O(\n_0_fsm[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h3044FFFF30440000)) 
     \fsm[0]_i_2__2 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .I4(out0[1]),
        .I5(\n_0_fsm[0]_i_6__0 ),
        .O(\n_0_fsm[0]_i_2__2 ));
LUT6 #(
    .INIT(64'h0F0C0F0C7C7C4F4F)) 
     \fsm[0]_i_3__0 
       (.I0(resetovrd_done_reg2),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(\n_0_fsm[0]_i_7__0 ),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h88BB88888B888B88)) 
     \fsm[0]_i_4__0 
       (.I0(\n_0_fsm[1]_i_9__0 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__0 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_4__0 ));
LUT5 #(
    .INIT(32'hC5FFC500)) 
     \fsm[0]_i_6__0 
       (.I0(fsm1),
        .I1(rxsync_done_reg2),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(\n_0_fsm[0]_i_10__0 ),
        .O(\n_0_fsm[0]_i_6__0 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_7__0 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_7__0 ));
LUT6 #(
    .INIT(64'hCCFCBBBBCCFC8888)) 
     \fsm[0]_i_8__0 
       (.I0(drp_done_reg2),
        .I1(out0[4]),
        .I2(mmcm_lock_reg2),
        .I3(rxpmaresetdone_reg2),
        .I4(out0[3]),
        .I5(\n_0_fsm[3]_i_9__0 ),
        .O(\n_0_fsm[0]_i_8__0 ));
LUT6 #(
    .INIT(64'h5F5050503F3F3F3F)) 
     \fsm[0]_i_9__0 
       (.I0(txsync_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(out0[4]),
        .I3(fsm2),
        .I4(rst_idle_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_9__0 ));
LUT6 #(
    .INIT(64'hFF00FFFF45FF45FF)) 
     \fsm[1]_i_10__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_10__0 ));
LUT6 #(
    .INIT(64'hFFBFFFFF00000000)) 
     \fsm[1]_i_11__0 
       (.I0(out0[4]),
        .I1(drp_done_reg2),
        .I2(pll_lock),
        .I3(rst_idle_reg2),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_11__0 ));
LUT4 #(
    .INIT(16'h3044)) 
     \fsm[1]_i_12__0 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .O(\n_0_fsm[1]_i_12__0 ));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \fsm[1]_i_13__0 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_13__0 ));
LUT6 #(
    .INIT(64'hFF00BABAFF008A8A)) 
     \fsm[1]_i_1__0 
       (.I0(\n_0_fsm[1]_i_2__3 ),
        .I1(\n_0_fsm[1]_i_3__5 ),
        .I2(rst_idle_reg2),
        .I3(\n_0_fsm_reg[1]_i_4__0 ),
        .I4(out0[2]),
        .I5(\n_0_fsm[1]_i_5__0 ),
        .O(\n_0_fsm[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBB8BBBB88888888)) 
     \fsm[1]_i_2__3 
       (.I0(\n_0_fsm[1]_i_6__0 ),
        .I1(out0[0]),
        .I2(out0[4]),
        .I3(\n_0_fsm[3]_i_8__0 ),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_2__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[1]_i_3__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[1]_i_3__5 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \fsm[1]_i_5__0 
       (.I0(\n_0_fsm[1]_i_9__0 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[1]_i_10__0 ),
        .I3(out0[0]),
        .I4(\n_0_fsm[1]_i_11__0 ),
        .O(\n_0_fsm[1]_i_5__0 ));
LUT6 #(
    .INIT(64'h77007733FCFF30FF)) 
     \fsm[1]_i_6__0 
       (.I0(txsync_done_reg2),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__0 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_6__0 ));
LUT5 #(
    .INIT(32'h5DFD0000)) 
     \fsm[1]_i_7__0 
       (.I0(out0[3]),
        .I1(\n_0_fsm[3]_i_6__0 ),
        .I2(out0[4]),
        .I3(rxsync_done_reg2),
        .I4(out0[1]),
        .O(\n_0_fsm[1]_i_7__0 ));
LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
     \fsm[1]_i_8__0 
       (.I0(\n_0_fsm[1]_i_12__0 ),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(rxsync_done_reg2),
        .I4(out0[4]),
        .I5(\n_0_fsm[1]_i_13__0 ),
        .O(\n_0_fsm[1]_i_8__0 ));
LUT5 #(
    .INIT(32'h5050C0CF)) 
     \fsm[1]_i_9__0 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[4]),
        .I3(pll_lock),
        .I4(out0[3]),
        .O(\n_0_fsm[1]_i_9__0 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_10__0 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT5 #(
    .INIT(32'hA2A200A2)) 
     \fsm[2]_i_4__0 
       (.I0(\n_0_fsm[2]_i_8__0 ),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_4__0 ));
LUT6 #(
    .INIT(64'hA0A0A0AFF0F0C0C0)) 
     \fsm[2]_i_5__0 
       (.I0(\n_0_fsm[2]_i_9__0 ),
        .I1(pll_lock),
        .I2(out0[1]),
        .I3(\n_0_fsm[3]_i_6__0 ),
        .I4(out0[3]),
        .I5(out0[4]),
        .O(\n_0_fsm[2]_i_5__0 ));
LUT5 #(
    .INIT(32'h50FFCFFF)) 
     \fsm[2]_i_6__0 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__0 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[2]_i_6__0 ));
LUT6 #(
    .INIT(64'h0FCF500F0FCF5F0F)) 
     \fsm[2]_i_7__0 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(fsm1),
        .O(\n_0_fsm[2]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \fsm[2]_i_8__0 
       (.I0(out0[4]),
        .I1(\n_0_fsm[3]_i_9__0 ),
        .I2(out0[3]),
        .I3(out0[1]),
        .O(\n_0_fsm[2]_i_8__0 ));
LUT3 #(
    .INIT(8'h8B)) 
     \fsm[2]_i_9__0 
       (.I0(txsync_done_reg2),
        .I1(out0[3]),
        .I2(drp_done_reg2),
        .O(\n_0_fsm[2]_i_9__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__0 
       (.I0(\n_0_fsm[3]_i_2__1 ),
        .I1(\n_0_fsm[3]_i_3__0 ),
        .I2(out0[2]),
        .I3(out0[3]),
        .I4(out0[0]),
        .I5(\n_0_fsm[3]_i_4__0 ),
        .O(\n_0_fsm[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h0FCF0FCFAFF0A0F0)) 
     \fsm[3]_i_2__1 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(fsm1),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_2__1 ));
LUT5 #(
    .INIT(32'h5000CF00)) 
     \fsm[3]_i_3__0 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__0 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[3]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFCFFFCF00050000)) 
     \fsm[3]_i_4__0 
       (.I0(fsm25_out),
        .I1(\n_0_fsm[3]_i_8__0 ),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(\n_0_fsm[3]_i_9__0 ),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[3]_i_5__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT3 #(
    .INIT(8'h0D)) 
     \fsm[3]_i_6__0 
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_6__0 ));
LUT4 #(
    .INIT(16'h4F44)) 
     \fsm[3]_i_7__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(fsm25_out));
LUT6 #(
    .INIT(64'hBABBBFBBFFFFFFFF)) 
     \fsm[3]_i_8__0 
       (.I0(rst_idle_reg2),
        .I1(cplllock_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qplllock_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_8__0 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[3]_i_9__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_9__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__0 
       (.I0(\n_0_fsm[4]_i_2__0 ),
        .I1(out0[2]),
        .I2(out0[4]),
        .O(\n_0_fsm[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h30CC7400FCFF3000)) 
     \fsm[4]_i_2__0 
       (.I0(drp_done_reg2),
        .I1(out0[0]),
        .I2(\n_0_fsm[4]_i_3__0 ),
        .I3(out0[1]),
        .I4(out0[4]),
        .I5(out0[3]),
        .O(\n_0_fsm[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h7C4C7C7C7C4C7C4C)) 
     \fsm[4]_i_3__0 
       (.I0(rxsync_done_reg2),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(n_0_gen3_exit_reg),
        .O(\n_0_fsm[4]_i_3__0 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__0 ),
        .Q(out0[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_5__0 
       (.I0(\n_0_fsm[0]_i_8__0 ),
        .I1(\n_0_fsm[0]_i_9__0 ),
        .O(\n_0_fsm_reg[0]_i_5__0 ),
        .S(out0[1]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__0 ),
        .Q(out0[1]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[1]_i_4__0 
       (.I0(\n_0_fsm[1]_i_7__0 ),
        .I1(\n_0_fsm[1]_i_8__0 ),
        .O(\n_0_fsm_reg[1]_i_4__0 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__0 ),
        .Q(out0[2]),
        .R(p_0_in__0));
MUXF8 \fsm_reg[2]_i_1__0 
       (.I0(\n_0_fsm_reg[2]_i_2__0 ),
        .I1(\n_0_fsm_reg[2]_i_3__0 ),
        .O(\n_0_fsm_reg[2]_i_1__0 ),
        .S(out0[2]));
MUXF7 \fsm_reg[2]_i_2__0 
       (.I0(\n_0_fsm[2]_i_4__0 ),
        .I1(\n_0_fsm[2]_i_5__0 ),
        .O(\n_0_fsm_reg[2]_i_2__0 ),
        .S(out0[0]));
MUXF7 \fsm_reg[2]_i_3__0 
       (.I0(\n_0_fsm[2]_i_6__0 ),
        .I1(\n_0_fsm[2]_i_7__0 ),
        .O(\n_0_fsm_reg[2]_i_3__0 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__0 ),
        .Q(out0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__0 ),
        .Q(out0[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(n_0_gen3_exit_i_2__0),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__0));
LUT6 #(
    .INIT(64'h8080000000000100)) 
     gen3_exit_i_2__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(\n_0_fsm[3]_i_9__0 ),
        .I4(out0[4]),
        .I5(out0[0]),
        .O(n_0_gen3_exit_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__0),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__0
       (.I0(n_0_gen3_i_2__0),
        .I1(out0[4]),
        .I2(n_0_gen3_i_3__0),
        .I3(out0[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I5(p_153_out),
        .O(n_0_gen3_i_1__0));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__0
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(n_0_gen3_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_gen3_i_1__0),
        .Q(p_153_out),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8000)) 
     gen3_reg1_i_1
       (.I0(p_153_out),
        .I1(I1),
        .I2(p_98_out),
        .I3(p_43_out),
        .O(O1));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__0 
       (.I0(p_153_out),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(n_0_pclk_sel_i_2__0),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h80100080)) 
     pclk_sel_i_2__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_pclk_sel_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__0),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     phystatus_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I4),
        .I2(phystatus_reg2),
        .I3(n_0_txratedone_i_3__0),
        .I4(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__0),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(D));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__1
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__0),
        .I5(O3),
        .O(n_0_qpllpd_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__1),
        .Q(O3),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__1
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__1),
        .I5(O4),
        .O(n_0_qpllreset_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__1),
        .Q(O4),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     rate_done_reg1_i_1__0
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__0 
       (.I0(out0[4]),
        .I1(out0[3]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__0 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__0 
       (.I0(\n_0_rate_out[2]_i_2__0 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__0 
       (.I0(\n_0_rate_out[2]_i_2__0 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h8810110000000000)) 
     \rate_out[2]_i_2__0 
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(txpmareset0),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(out0[0]),
        .O(\n_0_rate_out[2]_i_2__0 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__0 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__0 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__0 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h20008000)) 
     rate_rxsync_reg1_i_1__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h20232020)) 
     ratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I4),
        .I2(ratedone0),
        .I3(n_0_txratedone_i_3__0),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__0));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__0
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__0),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     resetovrd_start_reg1_i_1__0
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(out[0]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     rxpmareset_i_1__0
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__0),
        .I5(p_0_in41_in),
        .O(n_0_rxpmareset_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxpmareset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxpmareset_i_1__0),
        .Q(p_0_in41_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     rxratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I4),
        .I2(rxratedone_reg2),
        .I3(n_0_txratedone_i_3__0),
        .I4(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__0),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__0
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(SYNC_RXSYNC_START));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(\n_0_sysclksel[1]_i_2__0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__0 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__0 
       (.I0(\n_0_sysclksel[1]_i_2__0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h82000000)) 
     \sysclksel[1]_i_2__0 
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(\n_0_sysclksel[1]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__0 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__0 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__0 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__0 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[3]));
LUT4 #(
    .INIT(16'h0400)) 
     \txdata_wait_cnt[3]_i_2__0 
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__0
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__0),
        .I5(GT_TXPMARESET046_out),
        .O(n_0_txpmareset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h80400008)) 
     txpmareset_i_2__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_txpmareset_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__0),
        .Q(GT_TXPMARESET046_out),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     txratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I4),
        .I2(txratedone_reg2),
        .I3(n_0_txratedone_i_3__0),
        .I4(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     txratedone_i_2__0
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     txratedone_i_3__0
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__0),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     txsync_start_reg1_i_1__0
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .I5(out[1]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_rate" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_rate_9
   (SYNC_TXSYNC_START,
    out0,
    O1,
    p_98_out,
    D,
    USER_RATE_DONE,
    SYNC_RXSYNC_START,
    USER_RESETOVRD_START,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    O2,
    p_0_in27_in,
    O3,
    p_0_in25_in,
    USER_RATE_RXSYNC,
    USER_PCLK_SEL,
    p_0_in19_in,
    GT_TXPMARESET024_out,
    p_0_in7_in,
    p_1_in8_in,
    out,
    p_0_in__0,
    I1,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    PIPETXRATE,
    I2,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    I3,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    I4);
  output SYNC_TXSYNC_START;
  output [4:0]out0;
  output O1;
  output p_98_out;
  output [0:0]D;
  output USER_RATE_DONE;
  output SYNC_RXSYNC_START;
  output USER_RESETOVRD_START;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output [0:0]O2;
  output p_0_in27_in;
  output [0:0]O3;
  output p_0_in25_in;
  output USER_RATE_RXSYNC;
  output USER_PCLK_SEL;
  output p_0_in19_in;
  output GT_TXPMARESET024_out;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out;
  input p_0_in__0;
  input I1;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [1:0]PIPETXRATE;
  input [0:0]I2;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input I3;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input I4;

  wire [0:0]D;
  wire GT_TXPMARESET024_out;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire fsm2;
  wire fsm25_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__1;
  wire n_0_cpllpd_i_2__1;
  wire n_0_cpllreset_i_1__2;
  wire n_0_cpllreset_i_2__2;
  wire \n_0_fsm[0]_i_10__1 ;
  wire \n_0_fsm[0]_i_1__1 ;
  wire \n_0_fsm[0]_i_2__4 ;
  wire \n_0_fsm[0]_i_3__1 ;
  wire \n_0_fsm[0]_i_4__1 ;
  wire \n_0_fsm[0]_i_6__1 ;
  wire \n_0_fsm[0]_i_7__1 ;
  wire \n_0_fsm[0]_i_8__1 ;
  wire \n_0_fsm[0]_i_9__1 ;
  wire \n_0_fsm[1]_i_10__1 ;
  wire \n_0_fsm[1]_i_11__1 ;
  wire \n_0_fsm[1]_i_12__1 ;
  wire \n_0_fsm[1]_i_13__1 ;
  wire \n_0_fsm[1]_i_1__1 ;
  wire \n_0_fsm[1]_i_2__5 ;
  wire \n_0_fsm[1]_i_3__6 ;
  wire \n_0_fsm[1]_i_5__1 ;
  wire \n_0_fsm[1]_i_6__1 ;
  wire \n_0_fsm[1]_i_7__1 ;
  wire \n_0_fsm[1]_i_8__1 ;
  wire \n_0_fsm[1]_i_9__1 ;
  wire \n_0_fsm[2]_i_4__1 ;
  wire \n_0_fsm[2]_i_5__1 ;
  wire \n_0_fsm[2]_i_6__1 ;
  wire \n_0_fsm[2]_i_7__1 ;
  wire \n_0_fsm[2]_i_8__1 ;
  wire \n_0_fsm[2]_i_9__1 ;
  wire \n_0_fsm[3]_i_1__1 ;
  wire \n_0_fsm[3]_i_2__2 ;
  wire \n_0_fsm[3]_i_3__1 ;
  wire \n_0_fsm[3]_i_4__1 ;
  wire \n_0_fsm[3]_i_6__1 ;
  wire \n_0_fsm[3]_i_8__1 ;
  wire \n_0_fsm[3]_i_9__1 ;
  wire \n_0_fsm[4]_i_1__1 ;
  wire \n_0_fsm[4]_i_2__1 ;
  wire \n_0_fsm[4]_i_3__1 ;
  wire \n_0_fsm_reg[0]_i_5__1 ;
  wire \n_0_fsm_reg[1]_i_4__1 ;
  wire \n_0_fsm_reg[2]_i_1__1 ;
  wire \n_0_fsm_reg[2]_i_2__1 ;
  wire \n_0_fsm_reg[2]_i_3__1 ;
  wire n_0_gen3_exit_i_1__1;
  wire n_0_gen3_exit_i_2__1;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__1;
  wire n_0_gen3_i_2__1;
  wire n_0_gen3_i_3__1;
  wire n_0_pclk_sel_i_1__1;
  wire n_0_pclk_sel_i_2__1;
  wire n_0_phystatus_i_1__1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__2;
  wire n_0_qpllreset_i_1__2;
  wire \n_0_rate_out[0]_i_1__1 ;
  wire \n_0_rate_out[1]_i_1__1 ;
  wire \n_0_rate_out[2]_i_1__1 ;
  wire \n_0_rate_out[2]_i_2__1 ;
  wire n_0_ratedone_i_1__1;
  wire n_0_ratedone_reg;
  wire n_0_rxpmareset_i_1__1;
  wire n_0_rxratedone_i_1__1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__1 ;
  wire \n_0_sysclksel[1]_i_1__1 ;
  wire \n_0_sysclksel[1]_i_2__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__1 ;
  wire n_0_txpmareset_i_1__1;
  wire n_0_txpmareset_i_2__1;
  wire n_0_txratedone_i_1__1;
  wire n_0_txratedone_i_2__1;
  wire n_0_txratedone_i_3__1;
  wire n_0_txratedone_reg;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in19_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_1;
  wire p_1_in8_in;
  wire p_98_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllpd_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__1),
        .I5(p_0_in27_in),
        .O(n_0_cpllpd_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h90010000)) 
     cpllpd_i_2__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(n_0_cpllpd_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__1),
        .Q(p_0_in27_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     cpllreset_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__2),
        .I5(p_0_in25_in),
        .O(n_0_cpllreset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__2
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(n_0_cpllreset_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__2),
        .Q(p_0_in25_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h24100002)) 
     drp_start_i_1__1
       (.I0(out0[2]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08020012)) 
     drp_x16_i_1__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(out0[3]),
        .I4(out0[0]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0480030A)) 
     drp_x16x20_mode_i_1__1
       (.I0(out0[2]),
        .I1(out0[0]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[1]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h7FFF00007FFFFFFF)) 
     \fsm[0]_i_10__1 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_10__1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \fsm[0]_i_11__1 
       (.I0(drp_done_reg2),
        .I1(qplllock_reg2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(cplllock_reg2),
        .O(fsm2));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[0]_i_1__1 
       (.I0(\n_0_fsm[0]_i_2__4 ),
        .I1(\n_0_fsm[0]_i_3__1 ),
        .I2(out0[2]),
        .I3(\n_0_fsm[0]_i_4__1 ),
        .I4(out0[0]),
        .I5(\n_0_fsm_reg[0]_i_5__1 ),
        .O(\n_0_fsm[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h3044FFFF30440000)) 
     \fsm[0]_i_2__4 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .I4(out0[1]),
        .I5(\n_0_fsm[0]_i_6__1 ),
        .O(\n_0_fsm[0]_i_2__4 ));
LUT6 #(
    .INIT(64'h0F0C0F0C7C7C4F4F)) 
     \fsm[0]_i_3__1 
       (.I0(resetovrd_done_reg2),
        .I1(out0[1]),
        .I2(out0[4]),
        .I3(\n_0_fsm[0]_i_7__1 ),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h88BB88888B888B88)) 
     \fsm[0]_i_4__1 
       (.I0(\n_0_fsm[1]_i_9__1 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__1 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_4__1 ));
LUT5 #(
    .INIT(32'hC5FFC500)) 
     \fsm[0]_i_6__1 
       (.I0(fsm1),
        .I1(rxsync_done_reg2),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(\n_0_fsm[0]_i_10__1 ),
        .O(\n_0_fsm[0]_i_6__1 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_7__1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_7__1 ));
LUT6 #(
    .INIT(64'hCCFCBBBBCCFC8888)) 
     \fsm[0]_i_8__1 
       (.I0(drp_done_reg2),
        .I1(out0[4]),
        .I2(mmcm_lock_reg2),
        .I3(rxpmaresetdone_reg2),
        .I4(out0[3]),
        .I5(\n_0_fsm[3]_i_9__1 ),
        .O(\n_0_fsm[0]_i_8__1 ));
LUT6 #(
    .INIT(64'h5F5050503F3F3F3F)) 
     \fsm[0]_i_9__1 
       (.I0(txsync_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(out0[4]),
        .I3(fsm2),
        .I4(rst_idle_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[0]_i_9__1 ));
LUT6 #(
    .INIT(64'hFF00FFFF45FF45FF)) 
     \fsm[1]_i_10__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_10__1 ));
LUT6 #(
    .INIT(64'hFFBFFFFF00000000)) 
     \fsm[1]_i_11__1 
       (.I0(out0[4]),
        .I1(drp_done_reg2),
        .I2(pll_lock),
        .I3(rst_idle_reg2),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_11__1 ));
LUT4 #(
    .INIT(16'h3044)) 
     \fsm[1]_i_12__1 
       (.I0(resetovrd_done_reg2),
        .I1(out0[4]),
        .I2(drp_done_reg2),
        .I3(out0[3]),
        .O(\n_0_fsm[1]_i_12__1 ));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \fsm[1]_i_13__1 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(out0[3]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_13__1 ));
LUT6 #(
    .INIT(64'hFF00BABAFF008A8A)) 
     \fsm[1]_i_1__1 
       (.I0(\n_0_fsm[1]_i_2__5 ),
        .I1(\n_0_fsm[1]_i_3__6 ),
        .I2(rst_idle_reg2),
        .I3(\n_0_fsm_reg[1]_i_4__1 ),
        .I4(out0[2]),
        .I5(\n_0_fsm[1]_i_5__1 ),
        .O(\n_0_fsm[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBB8BBBB88888888)) 
     \fsm[1]_i_2__5 
       (.I0(\n_0_fsm[1]_i_6__1 ),
        .I1(out0[0]),
        .I2(out0[4]),
        .I3(\n_0_fsm[3]_i_8__1 ),
        .I4(out0[3]),
        .I5(out0[1]),
        .O(\n_0_fsm[1]_i_2__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[1]_i_3__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[1]_i_3__6 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \fsm[1]_i_5__1 
       (.I0(\n_0_fsm[1]_i_9__1 ),
        .I1(out0[1]),
        .I2(\n_0_fsm[1]_i_10__1 ),
        .I3(out0[0]),
        .I4(\n_0_fsm[1]_i_11__1 ),
        .O(\n_0_fsm[1]_i_5__1 ));
LUT6 #(
    .INIT(64'h77007733FCFF30FF)) 
     \fsm[1]_i_6__1 
       (.I0(txsync_done_reg2),
        .I1(out0[1]),
        .I2(\n_0_fsm[3]_i_6__1 ),
        .I3(out0[4]),
        .I4(drp_done_reg2),
        .I5(out0[3]),
        .O(\n_0_fsm[1]_i_6__1 ));
LUT5 #(
    .INIT(32'h5DFD0000)) 
     \fsm[1]_i_7__1 
       (.I0(out0[3]),
        .I1(\n_0_fsm[3]_i_6__1 ),
        .I2(out0[4]),
        .I3(rxsync_done_reg2),
        .I4(out0[1]),
        .O(\n_0_fsm[1]_i_7__1 ));
LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
     \fsm[1]_i_8__1 
       (.I0(\n_0_fsm[1]_i_12__1 ),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(rxsync_done_reg2),
        .I4(out0[4]),
        .I5(\n_0_fsm[1]_i_13__1 ),
        .O(\n_0_fsm[1]_i_8__1 ));
LUT5 #(
    .INIT(32'h5050C0CF)) 
     \fsm[1]_i_9__1 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[4]),
        .I3(pll_lock),
        .I4(out0[3]),
        .O(\n_0_fsm[1]_i_9__1 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_10__1 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT5 #(
    .INIT(32'hA2A200A2)) 
     \fsm[2]_i_4__1 
       (.I0(\n_0_fsm[2]_i_8__1 ),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_4__1 ));
LUT6 #(
    .INIT(64'hA0A0A0AFF0F0C0C0)) 
     \fsm[2]_i_5__1 
       (.I0(\n_0_fsm[2]_i_9__1 ),
        .I1(pll_lock),
        .I2(out0[1]),
        .I3(\n_0_fsm[3]_i_6__1 ),
        .I4(out0[3]),
        .I5(out0[4]),
        .O(\n_0_fsm[2]_i_5__1 ));
LUT5 #(
    .INIT(32'h50FFCFFF)) 
     \fsm[2]_i_6__1 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__1 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[2]_i_6__1 ));
LUT6 #(
    .INIT(64'h0FCF500F0FCF5F0F)) 
     \fsm[2]_i_7__1 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(fsm1),
        .O(\n_0_fsm[2]_i_7__1 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \fsm[2]_i_8__1 
       (.I0(out0[4]),
        .I1(\n_0_fsm[3]_i_9__1 ),
        .I2(out0[3]),
        .I3(out0[1]),
        .O(\n_0_fsm[2]_i_8__1 ));
LUT3 #(
    .INIT(8'h8B)) 
     \fsm[2]_i_9__1 
       (.I0(txsync_done_reg2),
        .I1(out0[3]),
        .I2(drp_done_reg2),
        .O(\n_0_fsm[2]_i_9__1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__1 
       (.I0(\n_0_fsm[3]_i_2__2 ),
        .I1(\n_0_fsm[3]_i_3__1 ),
        .I2(out0[2]),
        .I3(out0[3]),
        .I4(out0[0]),
        .I5(\n_0_fsm[3]_i_4__1 ),
        .O(\n_0_fsm[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h0FCF0FCFAFF0A0F0)) 
     \fsm[3]_i_2__2 
       (.I0(resetovrd_done_reg2),
        .I1(drp_done_reg2),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(fsm1),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_2__2 ));
LUT5 #(
    .INIT(32'h5000CF00)) 
     \fsm[3]_i_3__1 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[3]_i_6__1 ),
        .I2(out0[1]),
        .I3(out0[3]),
        .I4(out0[4]),
        .O(\n_0_fsm[3]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFCFFFCF00050000)) 
     \fsm[3]_i_4__1 
       (.I0(fsm25_out),
        .I1(\n_0_fsm[3]_i_8__1 ),
        .I2(out0[1]),
        .I3(out0[4]),
        .I4(\n_0_fsm[3]_i_9__1 ),
        .I5(out0[3]),
        .O(\n_0_fsm[3]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[3]_i_5__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT3 #(
    .INIT(8'h0D)) 
     \fsm[3]_i_6__1 
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_6__1 ));
LUT4 #(
    .INIT(16'h4F44)) 
     \fsm[3]_i_7__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(fsm25_out));
LUT6 #(
    .INIT(64'hBABBBFBBFFFFFFFF)) 
     \fsm[3]_i_8__1 
       (.I0(rst_idle_reg2),
        .I1(cplllock_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qplllock_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_8__1 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[3]_i_9__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_9__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__1 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(out0[2]),
        .I2(out0[4]),
        .O(\n_0_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h30CC7400FCFF3000)) 
     \fsm[4]_i_2__1 
       (.I0(drp_done_reg2),
        .I1(out0[0]),
        .I2(\n_0_fsm[4]_i_3__1 ),
        .I3(out0[1]),
        .I4(out0[4]),
        .I5(out0[3]),
        .O(\n_0_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h7C4C7C7C7C4C7C4C)) 
     \fsm[4]_i_3__1 
       (.I0(rxsync_done_reg2),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(n_0_gen3_exit_reg),
        .O(\n_0_fsm[4]_i_3__1 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__1 ),
        .Q(out0[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_5__1 
       (.I0(\n_0_fsm[0]_i_8__1 ),
        .I1(\n_0_fsm[0]_i_9__1 ),
        .O(\n_0_fsm_reg[0]_i_5__1 ),
        .S(out0[1]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__1 ),
        .Q(out0[1]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[1]_i_4__1 
       (.I0(\n_0_fsm[1]_i_7__1 ),
        .I1(\n_0_fsm[1]_i_8__1 ),
        .O(\n_0_fsm_reg[1]_i_4__1 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__1 ),
        .Q(out0[2]),
        .R(p_0_in__0));
MUXF8 \fsm_reg[2]_i_1__1 
       (.I0(\n_0_fsm_reg[2]_i_2__1 ),
        .I1(\n_0_fsm_reg[2]_i_3__1 ),
        .O(\n_0_fsm_reg[2]_i_1__1 ),
        .S(out0[2]));
MUXF7 \fsm_reg[2]_i_2__1 
       (.I0(\n_0_fsm[2]_i_4__1 ),
        .I1(\n_0_fsm[2]_i_5__1 ),
        .O(\n_0_fsm_reg[2]_i_2__1 ),
        .S(out0[0]));
MUXF7 \fsm_reg[2]_i_3__1 
       (.I0(\n_0_fsm[2]_i_6__1 ),
        .I1(\n_0_fsm[2]_i_7__1 ),
        .O(\n_0_fsm_reg[2]_i_3__1 ),
        .S(out0[0]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__1 ),
        .Q(out0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__1 ),
        .Q(out0[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(n_0_gen3_exit_i_2__1),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__1));
LUT6 #(
    .INIT(64'h8080000000000100)) 
     gen3_exit_i_2__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(\n_0_fsm[3]_i_9__1 ),
        .I4(out0[4]),
        .I5(out0[0]),
        .O(n_0_gen3_exit_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__1),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__1
       (.I0(n_0_gen3_i_2__1),
        .I1(out0[4]),
        .I2(n_0_gen3_i_3__1),
        .I3(out0[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I5(p_98_out),
        .O(n_0_gen3_i_1__1));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__1
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(n_0_gen3_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__1),
        .Q(p_98_out),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__1 
       (.I0(p_98_out),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(out0[4]),
        .I3(n_0_pclk_sel_i_2__1),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h80100080)) 
     pclk_sel_i_2__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_pclk_sel_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__1),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     phystatus_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I4),
        .I2(phystatus_reg2),
        .I3(n_0_txratedone_i_3__1),
        .I4(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_3
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(D));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__2
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllpd_i_2__1),
        .I5(O2),
        .O(n_0_qpllpd_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__2),
        .Q(O2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__2
       (.I0(out0[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(out0[2]),
        .I4(n_0_cpllreset_i_2__2),
        .I5(O3),
        .O(n_0_qpllreset_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__2),
        .Q(O3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     rate_done_reg1_i_1__1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__1 
       (.I0(out0[4]),
        .I1(out0[3]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__1 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__1 
       (.I0(\n_0_rate_out[2]_i_2__1 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__1 
       (.I0(\n_0_rate_out[2]_i_2__1 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h8810110000000000)) 
     \rate_out[2]_i_2__1 
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(txpmareset0),
        .I3(out0[4]),
        .I4(out0[3]),
        .I5(out0[0]),
        .O(\n_0_rate_out[2]_i_2__1 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__1 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__1 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__1 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h20008000)) 
     rate_rxsync_reg1_i_1__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h20232020)) 
     ratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I4),
        .I2(ratedone0),
        .I3(n_0_txratedone_i_3__1),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__1));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__1
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     resetovrd_start_reg1_i_1__1
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out[0]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     rxpmareset_i_1__1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__1),
        .I5(p_0_in19_in),
        .O(n_0_rxpmareset_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxpmareset_i_1__1),
        .Q(p_0_in19_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     rxratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I4),
        .I2(rxratedone_reg2),
        .I3(n_0_txratedone_i_3__1),
        .I4(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(SYNC_RXSYNC_START));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(out0[4]),
        .I3(\n_0_sysclksel[1]_i_2__1 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__1 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__1 
       (.I0(\n_0_sysclksel[1]_i_2__1 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h82000000)) 
     \sysclksel[1]_i_2__1 
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(\n_0_sysclksel[1]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__1 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__1 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__1 
       (.I0(out0[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_1[3]));
LUT4 #(
    .INIT(16'h0400)) 
     \txdata_wait_cnt[3]_i_2__1 
       (.I0(out0[1]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_1[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(out0[3]),
        .I4(n_0_txpmareset_i_2__1),
        .I5(GT_TXPMARESET024_out),
        .O(n_0_txpmareset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h80400008)) 
     txpmareset_i_2__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .O(n_0_txpmareset_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__1),
        .Q(GT_TXPMARESET024_out),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h20232020)) 
     txratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I4),
        .I2(txratedone_reg2),
        .I3(n_0_txratedone_i_3__1),
        .I4(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     txratedone_i_2__1
       (.I0(out0[0]),
        .I1(out0[3]),
        .I2(out0[4]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     txratedone_i_3__1
       (.I0(out0[0]),
        .I1(out0[4]),
        .I2(out0[3]),
        .I3(out0[1]),
        .I4(out0[2]),
        .O(n_0_txratedone_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     txsync_start_reg1_i_1__1
       (.I0(out0[2]),
        .I1(out0[1]),
        .I2(out0[3]),
        .I3(out0[4]),
        .I4(out0[0]),
        .I5(out[1]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_reset" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_reset
   (rst_cpllpd,
    out,
    pipe_rst_fsm,
    DRP_X16X20_MODE0,
    DRP_X16X20_MODE060_out,
    DRP_X16X20_MODE040_out,
    DRP_X16X20_MODE062_out,
    DRP_X16033_out,
    DRP_X16058_out,
    DRP_X16038_out,
    DRP_X160,
    DRP_START031_out,
    DRP_START056_out,
    DRP_START036_out,
    DRP_START0,
    SR,
    RST_RXUSRCLK_RESET,
    RST_DCLK_RESET,
    O1,
    p_0_in__0,
    rst_userrdy,
    rst_gtreset,
    p_0_in34_in,
    p_0_in59_in,
    p_0_in39_in,
    p_0_in61_in,
    p_0_in32_in,
    p_0_in57_in,
    p_0_in37_in,
    p_0_in5_in,
    p_0_in30_in,
    p_0_in55_in,
    p_0_in35_in,
    p_0_in4_in,
    I1,
    I2,
    RST_RESETDONE,
    D,
    RST_RATE_IDLE,
    RST_DRP_DONE,
    pipe_rxpmaresetdone,
    RST_PHYSTATUS,
    RST_TXSYNC_DONE,
    I3,
    pipe_qrst_idle,
    RST_RXCDRLOCK,
    I4);
  output rst_cpllpd;
  output [2:0]out;
  output [3:0]pipe_rst_fsm;
  output DRP_X16X20_MODE0;
  output DRP_X16X20_MODE060_out;
  output DRP_X16X20_MODE040_out;
  output DRP_X16X20_MODE062_out;
  output DRP_X16033_out;
  output DRP_X16058_out;
  output DRP_X16038_out;
  output DRP_X160;
  output DRP_START031_out;
  output DRP_START056_out;
  output DRP_START036_out;
  output DRP_START0;
  output [0:0]SR;
  output RST_RXUSRCLK_RESET;
  output RST_DCLK_RESET;
  output O1;
  output p_0_in__0;
  output rst_userrdy;
  output rst_gtreset;
  input p_0_in34_in;
  input p_0_in59_in;
  input p_0_in39_in;
  input p_0_in61_in;
  input p_0_in32_in;
  input p_0_in57_in;
  input p_0_in37_in;
  input p_0_in5_in;
  input p_0_in30_in;
  input p_0_in55_in;
  input p_0_in35_in;
  input p_0_in4_in;
  input I1;
  input I2;
  input [3:0]RST_RESETDONE;
  input [3:0]D;
  input [3:0]RST_RATE_IDLE;
  input [3:0]RST_DRP_DONE;
  input [3:0]pipe_rxpmaresetdone;
  input [3:0]RST_PHYSTATUS;
  input [3:0]RST_TXSYNC_DONE;
  input I3;
  input pipe_qrst_idle;
  input [3:0]RST_RXCDRLOCK;
  input I4;

  wire [3:0]D;
  wire DRP_START0;
  wire DRP_START031_out;
  wire DRP_START036_out;
  wire DRP_START056_out;
  wire DRP_X160;
  wire DRP_X16033_out;
  wire DRP_X16038_out;
  wire DRP_X16058_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE040_out;
  wire DRP_X16X20_MODE060_out;
  wire DRP_X16X20_MODE062_out;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [3:0]RST_DRP_DONE;
  wire RST_DRP_START0;
  wire RST_DRP_X16X20_MODE0;
  wire [3:0]RST_PHYSTATUS;
  wire [3:0]RST_RATE_IDLE;
  wire [3:0]RST_RESETDONE;
  wire [3:0]RST_RXCDRLOCK;
  wire [3:0]RST_TXSYNC_DONE;
  wire [0:0]SR;
  wire [5:0]cfg_wait_cnt_reg__0;
  wire [3:0]cplllock_reg1;
  wire [3:0]cplllock_reg2;
  wire dclk_rst_reg1;
  wire dclk_rst_reg2;
  wire [3:0]drp_done_reg1;
  wire [3:0]drp_done_reg2;
  wire fsm2;
  wire fsm23_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_onehot_fsm[0]_i_1 ;
  wire \n_0_FSM_onehot_fsm[0]_i_2 ;
  wire \n_0_FSM_onehot_fsm[0]_i_3 ;
  wire \n_0_FSM_onehot_fsm[10]_i_1 ;
  wire \n_0_FSM_onehot_fsm[10]_i_2 ;
  wire \n_0_FSM_onehot_fsm[11]_i_1 ;
  wire \n_0_FSM_onehot_fsm[11]_i_2 ;
  wire \n_0_FSM_onehot_fsm[12]_i_1 ;
  wire \n_0_FSM_onehot_fsm[12]_i_2 ;
  wire \n_0_FSM_onehot_fsm[12]_i_3 ;
  wire \n_0_FSM_onehot_fsm[12]_i_4 ;
  wire \n_0_FSM_onehot_fsm[13]_i_1 ;
  wire \n_0_FSM_onehot_fsm[13]_i_2 ;
  wire \n_0_FSM_onehot_fsm[14]_i_1 ;
  wire \n_0_FSM_onehot_fsm[15]_i_1 ;
  wire \n_0_FSM_onehot_fsm[15]_i_2 ;
  wire \n_0_FSM_onehot_fsm[15]_i_4 ;
  wire \n_0_FSM_onehot_fsm[16]_i_1 ;
  wire \n_0_FSM_onehot_fsm[16]_i_2 ;
  wire \n_0_FSM_onehot_fsm[17]_i_1 ;
  wire \n_0_FSM_onehot_fsm[17]_i_2 ;
  wire \n_0_FSM_onehot_fsm[17]_i_3 ;
  wire \n_0_FSM_onehot_fsm[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm[7]_i_1 ;
  wire \n_0_FSM_onehot_fsm[7]_i_2 ;
  wire \n_0_FSM_onehot_fsm[8]_i_1 ;
  wire \n_0_FSM_onehot_fsm[9]_i_1 ;
  wire \n_0_FSM_onehot_fsm[9]_i_2 ;
  wire \n_0_FSM_onehot_fsm[9]_i_3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[10] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[11] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[12] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[13] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[14] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[15] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[7] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[8] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[9] ;
  wire \n_0_cfg_wait_cnt[3]_i_2 ;
  wire \n_0_cfg_wait_cnt[5]_i_2 ;
  wire n_0_cpllpd_i_1__3;
  wire n_0_cpllreset_i_1;
  wire n_0_cpllreset_i_2;
  wire n_0_cpllreset_rep_i_1;
  wire n_0_gtreset_i_1;
  wire n_0_gtreset_i_2;
  wire \n_0_pipe_rst_fsm[0]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_2 ;
  wire \n_0_pipe_rst_fsm[2]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[3]_INST_0_i_1 ;
  wire n_0_userrdy_i_1;
  wire n_0_userrdy_i_2;
(* RTL_KEEP = "yes" *)   wire [2:0]out;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in35_in;
  wire p_0_in37_in;
  wire p_0_in39_in;
  wire p_0_in4_in;
  wire p_0_in55_in;
  wire p_0_in57_in;
  wire p_0_in59_in;
  wire p_0_in5_in;
  wire p_0_in61_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__0_0;
  wire p_2_in;
  wire [3:0]phystatus_reg1;
  wire [3:0]phystatus_reg2;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire [3:0]pipe_rxpmaresetdone;
  wire qpll_idle_reg1;
  wire qpll_idle_reg2;
  wire [3:0]rate_idle_reg1;
  wire [3:0]rate_idle_reg2;
  wire [3:0]resetdone_reg1;
  wire [3:0]resetdone_reg2;
  wire rst_cpllpd;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_gtreset;
  wire rst_userrdy;
  wire [3:0]rxcdrlock_reg1;
  wire [3:0]rxcdrlock_reg2;
  wire [3:0]rxpmaresetdone_reg1;
  wire [3:0]rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire rxusrclk_rst_reg2;
  wire [3:0]txsync_done_reg1;
  wire [3:0]txsync_done_reg2;

  assign RST_DCLK_RESET = dclk_rst_reg2;
  assign RST_RXUSRCLK_RESET = rxusrclk_rst_reg2;
LUT6 #(
    .INIT(64'h8080808080FF8080)) 
     \FSM_onehot_fsm[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[0]_i_2 ),
        .I1(cfg_wait_cnt_reg__0[3]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .I3(\n_0_FSM_onehot_fsm[0]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(fsm23_out),
        .O(\n_0_FSM_onehot_fsm[0]_i_1 ));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     \FSM_onehot_fsm[0]_i_2 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(out[0]),
        .I4(cfg_wait_cnt_reg__0[1]),
        .I5(cfg_wait_cnt_reg__0[0]),
        .O(\n_0_FSM_onehot_fsm[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[0]_i_3 
       (.I0(out[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[0]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_fsm[10]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[10]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_1 ));
LUT6 #(
    .INIT(64'hE444444444444440)) 
     \FSM_onehot_fsm[10]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[10] ),
        .I2(rxpmaresetdone_reg2[3]),
        .I3(rxpmaresetdone_reg2[2]),
        .I4(rxpmaresetdone_reg2[0]),
        .I5(rxpmaresetdone_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[10]_i_2 ));
LUT6 #(
    .INIT(64'h4040454000000000)) 
     \FSM_onehot_fsm[11]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm[11]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[11] ),
        .I4(\n_0_FSM_onehot_fsm[12]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[11]_i_1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[11]_i_2 
       (.I0(rxpmaresetdone_reg2[1]),
        .I1(rxpmaresetdone_reg2[0]),
        .I2(rxpmaresetdone_reg2[2]),
        .I3(rxpmaresetdone_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[11]_i_2 ));
LUT6 #(
    .INIT(64'h4040454000000000)) 
     \FSM_onehot_fsm[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[12]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[12] ),
        .I4(\n_0_FSM_onehot_fsm[12]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[12]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[12]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[10] ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[12]_i_2 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[12]_i_3 
       (.I0(drp_done_reg2[1]),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[2]),
        .I3(drp_done_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[12]_i_3 ));
LUT4 #(
    .INIT(16'h8000)) 
     \FSM_onehot_fsm[12]_i_4 
       (.I0(drp_done_reg2[1]),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[2]),
        .I3(drp_done_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[12]_i_4 ));
LUT5 #(
    .INIT(32'h00020000)) 
     \FSM_onehot_fsm[13]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[13]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[11] ),
        .I4(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[13]_i_1 ));
LUT4 #(
    .INIT(16'h88B8)) 
     \FSM_onehot_fsm[13]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[12]_i_4 ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .I2(\n_0_FSM_onehot_fsm_reg[13] ),
        .I3(mmcm_lock_reg2),
        .O(\n_0_FSM_onehot_fsm[13]_i_2 ));
LUT6 #(
    .INIT(64'h4040454000000000)) 
     \FSM_onehot_fsm[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_2 ),
        .I1(mmcm_lock_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(fsm2),
        .I5(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[14]_i_1 ));
LUT5 #(
    .INIT(32'h10000000)) 
     \FSM_onehot_fsm[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(fsm2),
        .I4(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[15]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .I2(\n_0_FSM_onehot_fsm_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_2 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[15]_i_3 
       (.I0(phystatus_reg2[1]),
        .I1(phystatus_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm[15]_i_4 ),
        .O(fsm2));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \FSM_onehot_fsm[15]_i_4 
       (.I0(phystatus_reg2[3]),
        .I1(phystatus_reg2[2]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(resetdone_reg2[0]),
        .I5(resetdone_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[15]_i_4 ));
LUT5 #(
    .INIT(32'h00A200A0)) 
     \FSM_onehot_fsm[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I4(out[1]),
        .O(\n_0_FSM_onehot_fsm[16]_i_1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[16]_i_2 
       (.I0(txsync_done_reg2[1]),
        .I1(txsync_done_reg2[0]),
        .I2(txsync_done_reg2[2]),
        .I3(txsync_done_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[16]_i_2 ));
LUT4 #(
    .INIT(16'h0200)) 
     \FSM_onehot_fsm[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_2 ),
        .I1(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[17]_i_1 ));
LUT6 #(
    .INIT(64'h044444444444444E)) 
     \FSM_onehot_fsm[17]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(txsync_done_reg2[3]),
        .I3(txsync_done_reg2[2]),
        .I4(txsync_done_reg2[0]),
        .I5(txsync_done_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[17]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[17]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[17]_i_3 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[1]_i_1 
       (.I0(out[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[1]_i_2 
       (.I0(cfg_wait_cnt_reg__0[4]),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[2]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .I5(cfg_wait_cnt_reg__0[1]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
     \FSM_onehot_fsm[3]_i_1 
       (.I0(pipe_rst_fsm[3]),
        .I1(out[2]),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .I5(out[0]),
        .O(\n_0_FSM_onehot_fsm[3]_i_1 ));
LUT5 #(
    .INIT(32'h00008000)) 
     \FSM_onehot_fsm[3]_i_2 
       (.I0(txsync_done_reg2[3]),
        .I1(txsync_done_reg2[2]),
        .I2(txsync_done_reg2[0]),
        .I3(txsync_done_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm[3]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[8] ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'h0200020002030200)) 
     \FSM_onehot_fsm[4]_i_1 
       (.I0(fsm23_out),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(out[0]),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[4]_i_2__3 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm[4]_i_3__3 ),
        .O(fsm23_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[4]_i_3__3 
       (.I0(cplllock_reg2[3]),
        .I1(cplllock_reg2[2]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(resetdone_reg2[0]),
        .I5(resetdone_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__3 ));
LUT5 #(
    .INIT(32'h22220300)) 
     \FSM_onehot_fsm[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \FSM_onehot_fsm[5]_i_2 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[3]),
        .I3(cplllock_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[5]_i_2 ));
LUT6 #(
    .INIT(64'h0202020200030000)) 
     \FSM_onehot_fsm[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm[12]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[6]_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \FSM_onehot_fsm[6]_i_2 
       (.I0(rate_idle_reg2[1]),
        .I1(rate_idle_reg2[0]),
        .I2(rate_idle_reg2[2]),
        .I3(rate_idle_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[6]_i_2 ));
LUT6 #(
    .INIT(64'h1111010000000100)) 
     \FSM_onehot_fsm[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[7]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[12]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm[12]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[7]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[7]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[7]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     \FSM_onehot_fsm[8]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[12]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[8]_i_1 ));
LUT6 #(
    .INIT(64'h0000000010101110)) 
     \FSM_onehot_fsm[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I2(\n_0_FSM_onehot_fsm_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm[9]_i_2 ),
        .I5(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[9]_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \FSM_onehot_fsm[9]_i_2 
       (.I0(rxpmaresetdone_reg2[1]),
        .I1(rxpmaresetdone_reg2[0]),
        .I2(rxpmaresetdone_reg2[2]),
        .I3(rxpmaresetdone_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[9]_i_2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[9]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(out[0]),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[9]_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[0]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[10]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[10] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[11]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[11] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[12]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[12] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[13]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[13] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[14]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[14] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[15]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[15] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[16] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[16]_i_1 ),
        .Q(out[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[17] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[17]_i_1 ),
        .Q(out[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1 ),
        .Q(out[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[6] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[7] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[8]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[8] ),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[9]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[9] ),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     RST_DRP_START_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[11] ),
        .O(RST_DRP_START0));
FDRE RST_DRP_START_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_START0),
        .Q(rst_drp_start),
        .R(SR));
LUT4 #(
    .INIT(16'hFFFE)) 
     RST_DRP_X16X20_MODE_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_reg[11] ),
        .O(RST_DRP_X16X20_MODE0));
FDRE RST_DRP_X16X20_MODE_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_X16X20_MODE0),
        .Q(rst_drp_x16x20_mode),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     RST_DRP_X16_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .O(p_2_in));
FDRE RST_DRP_X16_reg
       (.C(I1),
        .CE(1'b1),
        .D(p_2_in),
        .Q(rst_drp_x16),
        .R(SR));
LUT5 #(
    .INIT(32'h2000AAAA)) 
     \cfg_wait_cnt[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(cfg_wait_cnt_reg__0[4]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h28AA282828282828)) 
     \cfg_wait_cnt[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[1]),
        .I3(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h88A2882288228822)) 
     \cfg_wait_cnt[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[2]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8A88828882888288)) 
     \cfg_wait_cnt[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[3]),
        .I2(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[2]),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \cfg_wait_cnt[3]_i_2 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(cfg_wait_cnt_reg__0[1]),
        .O(\n_0_cfg_wait_cnt[3]_i_2 ));
LUT4 #(
    .INIT(16'hC80C)) 
     \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[4]));
LUT4 #(
    .INIT(16'h8A88)) 
     \cfg_wait_cnt[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[5]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[2]),
        .O(\n_0_cfg_wait_cnt[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(cfg_wait_cnt_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(cfg_wait_cnt_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(cfg_wait_cnt_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(cfg_wait_cnt_reg__0[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[4]),
        .Q(cfg_wait_cnt_reg__0[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[5]),
        .Q(cfg_wait_cnt_reg__0[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(D[0]),
        .Q(cplllock_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(D[1]),
        .Q(cplllock_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(D[2]),
        .Q(cplllock_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(D[3]),
        .Q(cplllock_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h2222222022222222)) 
     cpllpd_i_1__3
       (.I0(rst_cpllpd),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .I2(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .O(n_0_cpllpd_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__3),
        .Q(rst_cpllpd),
        .R(SR));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     cpllreset_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(pipe_rst_fsm[3]),
        .I3(n_0_cpllreset_i_2),
        .I4(p_0_in__0),
        .O(n_0_cpllreset_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cpllreset_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .I2(\n_0_FSM_onehot_fsm[0]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(out[2]),
        .O(n_0_cpllreset_i_2));
(* ORIG_CELL_NAME = "cpllreset_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1),
        .Q(p_0_in__0),
        .R(SR));
(* ORIG_CELL_NAME = "cpllreset_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg_rep
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_rep_i_1),
        .Q(O1),
        .R(SR));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     cpllreset_rep_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(pipe_rst_fsm[3]),
        .I3(n_0_cpllreset_i_2),
        .I4(O1),
        .O(n_0_cpllreset_rep_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     dclk_rst_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(dclk_rst_reg1),
        .S(\n_0_FSM_onehot_fsm_reg[1] ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     dclk_rst_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_DONE[0]),
        .Q(drp_done_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_DONE[1]),
        .Q(drp_done_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_DONE[2]),
        .Q(drp_done_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_DONE[3]),
        .Q(drp_done_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[2]),
        .Q(drp_done_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[3]),
        .Q(drp_done_reg2[3]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \fsm[11]_i_1 
       (.I0(I4),
        .O(SR));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     gtreset_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .I2(pipe_rst_fsm[3]),
        .I3(n_0_gtreset_i_2),
        .I4(rst_gtreset),
        .O(n_0_gtreset_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gtreset_i_2
       (.I0(\n_0_FSM_onehot_fsm[0]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(out[2]),
        .I3(\n_0_FSM_onehot_fsm_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_gtreset_i_2));
FDRE #(
    .INIT(1'b0)) 
     gtreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gtreset_i_1),
        .Q(rst_gtreset),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_PHYSTATUS[0]),
        .Q(phystatus_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_PHYSTATUS[1]),
        .Q(phystatus_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_PHYSTATUS[2]),
        .Q(phystatus_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_PHYSTATUS[3]),
        .Q(phystatus_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[0]),
        .Q(phystatus_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[1]),
        .Q(phystatus_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[2]),
        .Q(phystatus_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[3]),
        .Q(phystatus_reg2[3]),
        .R(SR));
LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[0]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ),
        .O(pipe_rst_fsm[0]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[0]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[1]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[11] ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .I3(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ),
        .I4(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(pipe_rst_fsm[1]));
LUT2 #(
    .INIT(4'hE)) 
     \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(out[1]),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \pipe_rst_fsm[1]_INST_0_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[2]_INST_0 
       (.I0(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_reg[13] ),
        .O(pipe_rst_fsm[2]));
LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .O(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[3]_INST_0 
       (.I0(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .O(pipe_rst_fsm[3]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[3]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_reg[11] ),
        .O(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_qrst_idle),
        .Q(qpll_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE[0]),
        .Q(rate_idle_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE[1]),
        .Q(rate_idle_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE[2]),
        .Q(rate_idle_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE[3]),
        .Q(rate_idle_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[0]),
        .Q(rate_idle_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[1]),
        .Q(rate_idle_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[2]),
        .Q(rate_idle_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[3]),
        .Q(rate_idle_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RESETDONE[0]),
        .Q(resetdone_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RESETDONE[1]),
        .Q(resetdone_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RESETDONE[2]),
        .Q(resetdone_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RESETDONE[3]),
        .Q(resetdone_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[0]),
        .Q(resetdone_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[1]),
        .Q(resetdone_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[2]),
        .Q(resetdone_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[3]),
        .Q(resetdone_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[0]),
        .Q(rxcdrlock_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[1]),
        .Q(rxcdrlock_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[2]),
        .Q(rxcdrlock_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[3]),
        .Q(rxcdrlock_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[0]),
        .Q(rxcdrlock_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[1]),
        .Q(rxcdrlock_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[2]),
        .Q(rxcdrlock_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[3]),
        .Q(rxcdrlock_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[0]),
        .Q(rxpmaresetdone_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[1]),
        .Q(rxpmaresetdone_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[2]),
        .Q(rxpmaresetdone_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[3]),
        .Q(rxpmaresetdone_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[0]),
        .Q(rxpmaresetdone_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[1]),
        .Q(rxpmaresetdone_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[2]),
        .Q(rxpmaresetdone_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[3]),
        .Q(rxpmaresetdone_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O1),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2),
        .S(p_0_in__0));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1
       (.I0(rst_drp_start),
        .I1(p_0_in30_in),
        .O(DRP_START031_out));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__0
       (.I0(rst_drp_start),
        .I1(p_0_in55_in),
        .O(DRP_START056_out));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__1
       (.I0(rst_drp_start),
        .I1(p_0_in35_in),
        .O(DRP_START036_out));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__2
       (.I0(rst_drp_start),
        .I1(p_0_in4_in),
        .O(DRP_START0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[0]),
        .Q(txsync_done_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[1]),
        .Q(txsync_done_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[2]),
        .Q(txsync_done_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[3]),
        .Q(txsync_done_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[0]),
        .Q(txsync_done_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[1]),
        .Q(txsync_done_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[2]),
        .Q(txsync_done_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[3]),
        .Q(txsync_done_reg2[3]),
        .R(SR));
LUT5 #(
    .INIT(32'hAA3FAA00)) 
     userrdy_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I2(n_0_userrdy_i_2),
        .I3(\n_0_FSM_onehot_fsm_reg[13] ),
        .I4(rst_userrdy),
        .O(n_0_userrdy_i_1));
LUT5 #(
    .INIT(32'h00000001)) 
     userrdy_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(out[2]),
        .I4(\n_0_FSM_onehot_fsm[15]_i_2 ),
        .O(n_0_userrdy_i_2));
FDRE #(
    .INIT(1'b1)) 
     userrdy_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_i_1),
        .Q(rst_userrdy),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1
       (.I0(rst_drp_x16),
        .I1(p_0_in32_in),
        .O(DRP_X16033_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__0
       (.I0(rst_drp_x16),
        .I1(p_0_in57_in),
        .O(DRP_X16058_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__1
       (.I0(rst_drp_x16),
        .I1(p_0_in37_in),
        .O(DRP_X16038_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__2
       (.I0(rst_drp_x16),
        .I1(p_0_in5_in),
        .O(DRP_X160));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in34_in),
        .O(DRP_X16X20_MODE0));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__0
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in59_in),
        .O(DRP_X16X20_MODE060_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in39_in),
        .O(DRP_X16X20_MODE040_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__2
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in61_in),
        .O(DRP_X16X20_MODE062_out));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_sync" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_sync
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_RXSYNC_DONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    I1,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I2,
    SYNC_MMCM_LOCK,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    I3,
    D,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone,
    p_0_in7_in,
    p_1_in8_in);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONEM_IN;
  output SYNC_RXSYNC_DONE;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  input I1;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I2;
  input SYNC_MMCM_LOCK;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input I3;
  input [0:0]D;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;
  input p_0_in7_in;
  input p_1_in8_in;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_MMCM_LOCK;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx1;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gth_channel.gthe2_channel_i_i_56 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_1 ;
  wire \n_0_txsync_fsm.txdlyen_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3 ;
  wire \n_0_txsync_fsm.txdlyen_i_5 ;
  wire \n_0_txsync_fsm.txsync_done_i_1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_10 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_11 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_12 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O4));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_56 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_56 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gth_channel.gthe2_channel_i_i_7__0 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_56 ),
        .O(O1));
LUT4 #(
    .INIT(16'h0010)) 
     \gth_channel.gthe2_channel_i_i_8 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_56 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .O(O5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rxsync_donem_reg1_i_1
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_56 ),
        .O(SYNC_RXSYNC_DONEM_IN));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hF222FFFF)) 
     \txsync_fsm.fsm_tx[0]_i_1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(fsm_tx1),
        .I4(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[4]),
        .I4(fsm_tx1),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx1));
LUT6 #(
    .INIT(64'hA8A888A808088808)) 
     \txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(I1),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[5]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     \txsync_fsm.txdlyen_i_1 
       (.I0(\n_0_txsync_fsm.txdlyen_i_2 ),
        .I1(\n_0_txsync_fsm.txdlyen_i_3 ),
        .I2(SYNC_FSM_TX[5]),
        .I3(SYNC_FSM_TX[1]),
        .I4(txdlyen),
        .I5(O7),
        .O(\n_0_txsync_fsm.txdlyen_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_2 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.txdlyen_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txdlyen_i_3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.txdlyen_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_4 
       (.I0(txsync_start_reg2),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_5 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_5 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_5 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1 ),
        .Q(O7),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h22A2FFFF22A20000)) 
     \txsync_fsm.txsync_done_i_1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2 ),
        .I1(I1),
        .I2(txphaligndone_reg2),
        .I3(txphaligndone_reg3),
        .I4(txdlyen),
        .I5(O6),
        .O(\n_0_txsync_fsm.txsync_done_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.txsync_done_i_2 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[5]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.txsync_done_i_2 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1 ),
        .Q(O6),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_sync" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_sync_10
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    txsyncallin,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    D,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    I3,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input txsyncallin;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]D;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input I3;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gth_channel.gthe2_channel_i_i_56__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__1 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__1 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__0 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_10__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_11__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_12__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_56__1 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_56__1 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gth_channel.gthe2_channel_i_i_7__1 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_56__1 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gth_channel.gthe2_channel_i_i_8__1 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_56__1 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__1 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__1 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__1 
       (.I0(txdlyen),
        .I1(O7),
        .O(\n_0_txsync_fsm.txdlyen_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__1 
       (.I0(txsync_start_reg2),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__1 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__1 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__1 ),
        .Q(O7),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__1 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__0 ),
        .I4(txdlyen),
        .I5(O6),
        .O(\n_0_txsync_fsm.txsync_done_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__1 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__0 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__1 ),
        .Q(O6),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_sync" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_sync_16
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE,
    I3,
    txsyncallin,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    D,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    I4,
    I5,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE;
  input I3;
  input txsyncallin;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]D;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input I4;
  input I5;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gth_channel.gthe2_channel_i_i_63 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__2 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__1 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_12__2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_13 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_14 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_63 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_63 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gth_channel.gthe2_channel_i_i_8__2 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_63 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gth_channel.gthe2_channel_i_i_9 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_63 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__2 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__2 
       (.I0(txdlyen),
        .I1(O7),
        .O(\n_0_txsync_fsm.txdlyen_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__2 
       (.I0(txsync_start_reg2),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__2 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__2 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__2 ),
        .Q(O7),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__2 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__2 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__1 ),
        .I4(txdlyen),
        .I5(O6),
        .O(\n_0_txsync_fsm.txsync_done_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__2 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__1 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__2 ),
        .Q(O6),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_sync" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_sync_4
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    txsyncallin,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    D,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input txsyncallin;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]D;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gth_channel.gthe2_channel_i_i_56__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__0 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__0 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_3 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_10__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_11__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_12__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[0]),
        .I5(SYNC_FSM_TX[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_56__0 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_56__0 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gth_channel.gthe2_channel_i_i_7__0__0 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_56__0 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gth_channel.gthe2_channel_i_i_8__0 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_56__0 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__0 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(SYNC_FSM_TX[3]),
        .I2(fsm_tx22_out),
        .I3(SYNC_FSM_TX[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__0 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__0 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__0 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__0 
       (.I0(txdlyen),
        .I1(O7),
        .O(\n_0_txsync_fsm.txdlyen_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__0 
       (.I0(txsync_start_reg2),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__0 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__0 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__0 ),
        .Q(O7),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__0 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__0 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3 ),
        .I4(txdlyen),
        .I5(O6),
        .O(\n_0_txsync_fsm.txsync_done_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__0 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__0 ),
        .Q(O6),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_user" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_user
   (O1,
    SYNC_TXPHINITDONE,
    p_0_in7_in,
    p_1_in8_in,
    rxsyncallin,
    SYNC_TXPHALIGNDONE,
    p_2_in,
    USER_OOBCLK,
    Q,
    O19,
    PIPE_GEN3_RDY,
    O2,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    pipe_txphinitdone,
    I1,
    I2,
    PIPE_RXPHALIGNDONE,
    SYNC_RXPHALIGNDONE_M,
    I3,
    pipe_txphaligndone,
    I4,
    p_0_in__0,
    I5,
    O15,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I6,
    RST_RXUSRCLK_RESET,
    I7,
    pipe_rxstatus,
    RST_IDLE,
    D,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    I8,
    pipe_rx0_eq_adapt_done,
    USER_RESETOVRD_START,
    I9,
    I10);
  output O1;
  output SYNC_TXPHINITDONE;
  output p_0_in7_in;
  output p_1_in8_in;
  output rxsyncallin;
  output SYNC_TXPHALIGNDONE;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]O19;
  output [0:0]PIPE_GEN3_RDY;
  output [0:0]O2;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  output O8;
  input [1:0]pipe_txphinitdone;
  input I1;
  input I2;
  input [0:0]PIPE_RXPHALIGNDONE;
  input SYNC_RXPHALIGNDONE_M;
  input I3;
  input [1:0]pipe_txphaligndone;
  input I4;
  input p_0_in__0;
  input I5;
  input [0:0]O15;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I6;
  input RST_RXUSRCLK_RESET;
  input I7;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]D;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input I8;
  input pipe_rx0_eq_adapt_done;
  input USER_RESETOVRD_START;
  input [0:0]I9;
  input I10;

  wire [0:0]D;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire [0:0]O15;
  wire [0:0]O19;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_246;
  wire \n_0_converge_cnt[0]_i_1 ;
  wire \n_0_converge_cnt[0]_i_4 ;
  wire \n_0_converge_cnt[0]_i_5 ;
  wire \n_0_converge_cnt[0]_i_6 ;
  wire \n_0_converge_cnt[0]_i_7 ;
  wire \n_0_converge_cnt_reg[0]_i_3 ;
  wire \n_0_converge_cnt_reg[10]_i_1 ;
  wire \n_0_converge_cnt_reg[10]_i_2 ;
  wire \n_0_converge_cnt_reg[11]_i_1 ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12]_i_1 ;
  wire \n_0_converge_cnt_reg[12]_i_2 ;
  wire \n_0_converge_cnt_reg[13]_i_1 ;
  wire \n_0_converge_cnt_reg[13]_i_2 ;
  wire \n_0_converge_cnt_reg[14]_i_1 ;
  wire \n_0_converge_cnt_reg[14]_i_2 ;
  wire \n_0_converge_cnt_reg[15]_i_1 ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16]_i_1 ;
  wire \n_0_converge_cnt_reg[16]_i_2 ;
  wire \n_0_converge_cnt_reg[17]_i_1 ;
  wire \n_0_converge_cnt_reg[17]_i_2 ;
  wire \n_0_converge_cnt_reg[18]_i_1 ;
  wire \n_0_converge_cnt_reg[18]_i_2 ;
  wire \n_0_converge_cnt_reg[19]_i_1 ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1]_i_1 ;
  wire \n_0_converge_cnt_reg[1]_i_2 ;
  wire \n_0_converge_cnt_reg[20]_i_1 ;
  wire \n_0_converge_cnt_reg[20]_i_2 ;
  wire \n_0_converge_cnt_reg[21]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_2 ;
  wire \n_0_converge_cnt_reg[3]_i_1 ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4]_i_1 ;
  wire \n_0_converge_cnt_reg[4]_i_2 ;
  wire \n_0_converge_cnt_reg[5]_i_1 ;
  wire \n_0_converge_cnt_reg[5]_i_2 ;
  wire \n_0_converge_cnt_reg[6]_i_1 ;
  wire \n_0_converge_cnt_reg[6]_i_2 ;
  wire \n_0_converge_cnt_reg[7]_i_1 ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8]_i_1 ;
  wire \n_0_converge_cnt_reg[8]_i_2 ;
  wire \n_0_converge_cnt_reg[9]_i_1 ;
  wire \n_0_converge_cnt_reg[9]_i_2 ;
  wire n_0_converge_gen3_i_1;
  wire \n_0_gth_channel.gthe2_channel_i_i_70 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_71 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_78 ;
  wire \n_0_oobclk_div.oobclk_i_1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire [1:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire rxsyncallin;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_246
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_246));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_3
       (.I0(I9),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx0_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_4
       (.I0(I7),
        .I1(rst_idle_reg2),
        .I2(rate_idle_reg2),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_246),
        .O(pipe_rx0_valid));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1 
       (.I0(rst_idle_reg2),
        .I1(I10),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5 
       (.I0(O3),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_7 ),
        .O(\n_0_converge_cnt[0]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_7 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_7 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2 ,\n_0_converge_cnt_reg[15]_i_2 ,\n_0_converge_cnt_reg[14]_i_2 ,\n_0_converge_cnt_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1 ,\n_0_converge_cnt_reg[14]_i_1 ,\n_0_converge_cnt_reg[13]_i_1 ,\n_0_converge_cnt_reg[12]_i_1 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2 ,\n_0_converge_cnt_reg[19]_i_2 ,\n_0_converge_cnt_reg[18]_i_2 ,\n_0_converge_cnt_reg[17]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1 ,\n_0_converge_cnt_reg[18]_i_1 ,\n_0_converge_cnt_reg[17]_i_1 ,\n_0_converge_cnt_reg[16]_i_1 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2 ,\n_0_converge_cnt_reg[3]_i_2 ,\n_0_converge_cnt_reg[2]_i_2 ,\n_0_converge_cnt_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1 ,\n_0_converge_cnt_reg[2]_i_1 ,\n_0_converge_cnt_reg[1]_i_1 ,\n_0_converge_cnt_reg[0]_i_3 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1 ,\n_0_converge_cnt_reg[20]_i_1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2 ,\n_0_converge_cnt_reg[7]_i_2 ,\n_0_converge_cnt_reg[6]_i_2 ,\n_0_converge_cnt_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1 ,\n_0_converge_cnt_reg[6]_i_1 ,\n_0_converge_cnt_reg[5]_i_1 ,\n_0_converge_cnt_reg[4]_i_1 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I5),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2 ,\n_0_converge_cnt_reg[11]_i_2 ,\n_0_converge_cnt_reg[10]_i_2 ,\n_0_converge_cnt_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1 ,\n_0_converge_cnt_reg[10]_i_1 ,\n_0_converge_cnt_reg[9]_i_1 ,\n_0_converge_cnt_reg[8]_i_1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1
       (.I0(rate_gen3_reg2),
        .I1(I10),
        .I2(rxeq_adapt_done_reg2),
        .I3(O8),
        .O(n_0_converge_gen3_i_1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I5),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1),
        .Q(O8),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(I5),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hBBB0B0B000000000)) 
     \gth_channel.gthe2_channel_i_i_11__2 
       (.I0(PIPE_RXPHALIGNDONE),
        .I1(I1),
        .I2(SYNC_RXPHALIGNDONE_M),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(I3),
        .O(rxsyncallin));
LUT6 #(
    .INIT(64'hBBB0B0B000000000)) 
     \gth_channel.gthe2_channel_i_i_15__2 
       (.I0(pipe_txphaligndone[1]),
        .I1(I1),
        .I2(pipe_txphaligndone[0]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(I4),
        .O(SYNC_TXPHALIGNDONE));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_5 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_60 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(O3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gth_channel.gthe2_channel_i_i_61 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_70 ),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_71 ),
        .O(O1));
LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_70 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_70 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \gth_channel.gthe2_channel_i_i_71 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[1]),
        .I3(converge_cnt_reg[0]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_78 ),
        .O(\n_0_gth_channel.gthe2_channel_i_i_71 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \gth_channel.gthe2_channel_i_i_78 
       (.I0(converge_cnt_reg[7]),
        .I1(converge_cnt_reg[21]),
        .I2(converge_cnt_reg[3]),
        .I3(converge_cnt_reg[6]),
        .I4(converge_cnt_reg[13]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_78 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I5),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I5),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I5),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(O15),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(I8),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[0]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(O6));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(O19),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I5),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I6),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(I6),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(pipe_rx0_eq_adapt_done),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I5),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(I7),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBB0B0B000000000)) 
     txphinitdone_reg1_i_1
       (.I0(pipe_txphinitdone[1]),
        .I1(I1),
        .I2(pipe_txphinitdone[0]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(I2),
        .O(SYNC_TXPHINITDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I5),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I5),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h7)) 
     \txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O7));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_user" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_user_11
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O3,
    p_2_in,
    USER_OOBCLK,
    Q,
    O21,
    PIPE_GEN3_RDY,
    O4,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    O5,
    O6,
    O7,
    O8,
    pipe_txphinitdone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    PIPE_RXPHALIGNDONE,
    pipe_txphaligndone,
    p_0_in__0,
    I1,
    O15,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    I3,
    pipe_rxstatus,
    RST_IDLE,
    D,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_98_out,
    O22,
    USER_RESETOVRD_START,
    I4,
    I5);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O3;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]O21;
  output [0:0]PIPE_GEN3_RDY;
  output [0:0]O4;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output O5;
  output O6;
  output O7;
  output [0:0]O8;
  input [1:0]pipe_txphinitdone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input [1:0]PIPE_RXPHALIGNDONE;
  input [1:0]pipe_txphaligndone;
  input p_0_in__0;
  input I1;
  input [0:0]O15;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input I3;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]D;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_98_out;
  input O22;
  input USER_RESETOVRD_START;
  input [0:0]I4;
  input I5;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire [0:0]O15;
  wire O2;
  wire [0:0]O21;
  wire O22;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire [0:0]PIPE_GEN3_RDY;
  wire [1:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_248;
  wire \n_0_converge_cnt[0]_i_1__3 ;
  wire \n_0_converge_cnt[0]_i_4__1 ;
  wire \n_0_converge_cnt[0]_i_5__1 ;
  wire \n_0_converge_cnt[0]_i_6__1 ;
  wire \n_0_converge_cnt[0]_i_7__0 ;
  wire \n_0_converge_cnt[0]_i_8 ;
  wire \n_0_converge_cnt_reg[0]_i_3__1 ;
  wire \n_0_converge_cnt_reg[10]_i_1__1 ;
  wire \n_0_converge_cnt_reg[10]_i_2__1 ;
  wire \n_0_converge_cnt_reg[11]_i_1__1 ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12]_i_1__1 ;
  wire \n_0_converge_cnt_reg[12]_i_2__1 ;
  wire \n_0_converge_cnt_reg[13]_i_1__1 ;
  wire \n_0_converge_cnt_reg[13]_i_2__1 ;
  wire \n_0_converge_cnt_reg[14]_i_1__1 ;
  wire \n_0_converge_cnt_reg[14]_i_2__1 ;
  wire \n_0_converge_cnt_reg[15]_i_1__1 ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16]_i_1__1 ;
  wire \n_0_converge_cnt_reg[16]_i_2__1 ;
  wire \n_0_converge_cnt_reg[17]_i_1__1 ;
  wire \n_0_converge_cnt_reg[17]_i_2__1 ;
  wire \n_0_converge_cnt_reg[18]_i_1__1 ;
  wire \n_0_converge_cnt_reg[18]_i_2__1 ;
  wire \n_0_converge_cnt_reg[19]_i_1__1 ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1]_i_1__1 ;
  wire \n_0_converge_cnt_reg[1]_i_2__1 ;
  wire \n_0_converge_cnt_reg[20]_i_1__1 ;
  wire \n_0_converge_cnt_reg[20]_i_2__1 ;
  wire \n_0_converge_cnt_reg[21]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_2__1 ;
  wire \n_0_converge_cnt_reg[3]_i_1__1 ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4]_i_1__1 ;
  wire \n_0_converge_cnt_reg[4]_i_2__1 ;
  wire \n_0_converge_cnt_reg[5]_i_1__1 ;
  wire \n_0_converge_cnt_reg[5]_i_2__1 ;
  wire \n_0_converge_cnt_reg[6]_i_1__1 ;
  wire \n_0_converge_cnt_reg[6]_i_2__1 ;
  wire \n_0_converge_cnt_reg[7]_i_1__1 ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8]_i_1__1 ;
  wire \n_0_converge_cnt_reg[8]_i_2__1 ;
  wire \n_0_converge_cnt_reg[9]_i_1__1 ;
  wire \n_0_converge_cnt_reg[9]_i_2__1 ;
  wire n_0_converge_gen3_i_1__1;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_80 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_81 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_82 ;
  wire \n_0_oobclk_div.oobclk_i_1__1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in_1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_98_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire [1:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_10
       (.I0(I3),
        .I1(rst_idle_reg2),
        .I2(rate_idle_reg2),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_248),
        .O(pipe_rx2_valid));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_248
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_248));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_9
       (.I0(I4),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx2_phy_status));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__3 
       (.I0(rst_idle_reg2),
        .I1(I5),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__1 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__1 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__1 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__1 
       (.I0(\n_0_converge_cnt[0]_i_7__0 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_8 ),
        .O(\n_0_converge_cnt[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__1 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__0 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__1 ,\n_0_converge_cnt_reg[15]_i_2__1 ,\n_0_converge_cnt_reg[14]_i_2__1 ,\n_0_converge_cnt_reg[13]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__1 ,\n_0_converge_cnt_reg[14]_i_1__1 ,\n_0_converge_cnt_reg[13]_i_1__1 ,\n_0_converge_cnt_reg[12]_i_1__1 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__1 ,\n_0_converge_cnt_reg[19]_i_2__1 ,\n_0_converge_cnt_reg[18]_i_2__1 ,\n_0_converge_cnt_reg[17]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__1 ,\n_0_converge_cnt_reg[18]_i_1__1 ,\n_0_converge_cnt_reg[17]_i_1__1 ,\n_0_converge_cnt_reg[16]_i_1__1 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__1 ,\n_0_converge_cnt_reg[3]_i_2__1 ,\n_0_converge_cnt_reg[2]_i_2__1 ,\n_0_converge_cnt_reg[1]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__1 ,\n_0_converge_cnt_reg[2]_i_1__1 ,\n_0_converge_cnt_reg[1]_i_1__1 ,\n_0_converge_cnt_reg[0]_i_3__1 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__1 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__1 ,\n_0_converge_cnt_reg[20]_i_1__1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__1 ,\n_0_converge_cnt_reg[7]_i_2__1 ,\n_0_converge_cnt_reg[6]_i_2__1 ,\n_0_converge_cnt_reg[5]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__1 ,\n_0_converge_cnt_reg[6]_i_1__1 ,\n_0_converge_cnt_reg[5]_i_1__1 ,\n_0_converge_cnt_reg[4]_i_1__1 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__1 ,\n_0_converge_cnt_reg[11]_i_2__1 ,\n_0_converge_cnt_reg[10]_i_2__1 ,\n_0_converge_cnt_reg[9]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__1 ,\n_0_converge_cnt_reg[10]_i_1__1 ,\n_0_converge_cnt_reg[9]_i_1__1 ,\n_0_converge_cnt_reg[8]_i_1__1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__1
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__1),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__1
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_5__1 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O6));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     \gth_channel.gthe2_channel_i_i_65 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(PIPE_RXPHALIGNDONE[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(PIPE_RXPHALIGNDONE[1]),
        .O(O2));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     \gth_channel.gthe2_channel_i_i_66 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphaligndone[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphaligndone[1]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_76 
       (.I0(\n_0_converge_cnt[0]_i_8 ),
        .I1(\n_0_converge_cnt[0]_i_7__0 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_80 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_81 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_82 ),
        .I5(n_0_converge_gen3_reg),
        .O(O5));
LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_80 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_80 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_81 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_81 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gth_channel.gthe2_channel_i_i_82 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_82 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O15),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(p_98_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[2]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(O8));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(O21),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O7));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(O4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O22),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     txphinitdone_reg1_i_2
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphinitdone[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphinitdone[1]),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_user" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_user_17
   (O1,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    Q,
    O23,
    PIPE_GEN3_RDY,
    O2,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    p_0_in__0,
    I1,
    O15,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    I3,
    pipe_rxstatus,
    RST_IDLE,
    D,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_43_out,
    O24,
    USER_RESETOVRD_START,
    I4,
    I5);
  output O1;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]O23;
  output [0:0]PIPE_GEN3_RDY;
  output [0:0]O2;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]O8;
  output O9;
  input p_0_in__0;
  input I1;
  input [0:0]O15;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input I3;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]D;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_43_out;
  input O24;
  input USER_RESETOVRD_START;
  input [0:0]I4;
  input I5;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire [0:0]O15;
  wire [0:0]O2;
  wire [0:0]O23;
  wire O24;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_249;
  wire \n_0_converge_cnt[0]_i_1__5 ;
  wire \n_0_converge_cnt[0]_i_4__2 ;
  wire \n_0_converge_cnt[0]_i_5__2 ;
  wire \n_0_converge_cnt[0]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0]_i_3__2 ;
  wire \n_0_converge_cnt_reg[10]_i_1__2 ;
  wire \n_0_converge_cnt_reg[10]_i_2__2 ;
  wire \n_0_converge_cnt_reg[11]_i_1__2 ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12]_i_1__2 ;
  wire \n_0_converge_cnt_reg[12]_i_2__2 ;
  wire \n_0_converge_cnt_reg[13]_i_1__2 ;
  wire \n_0_converge_cnt_reg[13]_i_2__2 ;
  wire \n_0_converge_cnt_reg[14]_i_1__2 ;
  wire \n_0_converge_cnt_reg[14]_i_2__2 ;
  wire \n_0_converge_cnt_reg[15]_i_1__2 ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16]_i_1__2 ;
  wire \n_0_converge_cnt_reg[16]_i_2__2 ;
  wire \n_0_converge_cnt_reg[17]_i_1__2 ;
  wire \n_0_converge_cnt_reg[17]_i_2__2 ;
  wire \n_0_converge_cnt_reg[18]_i_1__2 ;
  wire \n_0_converge_cnt_reg[18]_i_2__2 ;
  wire \n_0_converge_cnt_reg[19]_i_1__2 ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1]_i_1__2 ;
  wire \n_0_converge_cnt_reg[1]_i_2__2 ;
  wire \n_0_converge_cnt_reg[20]_i_1__2 ;
  wire \n_0_converge_cnt_reg[20]_i_2__2 ;
  wire \n_0_converge_cnt_reg[21]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_2__2 ;
  wire \n_0_converge_cnt_reg[3]_i_1__2 ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4]_i_1__2 ;
  wire \n_0_converge_cnt_reg[4]_i_2__2 ;
  wire \n_0_converge_cnt_reg[5]_i_1__2 ;
  wire \n_0_converge_cnt_reg[5]_i_2__2 ;
  wire \n_0_converge_cnt_reg[6]_i_1__2 ;
  wire \n_0_converge_cnt_reg[6]_i_2__2 ;
  wire \n_0_converge_cnt_reg[7]_i_1__2 ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8]_i_1__2 ;
  wire \n_0_converge_cnt_reg[8]_i_2__2 ;
  wire \n_0_converge_cnt_reg[9]_i_1__2 ;
  wire \n_0_converge_cnt_reg[9]_i_2__2 ;
  wire n_0_converge_gen3_i_1__2;
  wire \n_0_gth_channel.gthe2_channel_i_i_79 ;
  wire \n_0_oobclk_div.oobclk_i_1__2 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_43_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [0:0]pipe_rxstatus;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_12
       (.I0(I4),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx3_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_13
       (.I0(I3),
        .I1(rst_idle_reg2),
        .I2(rate_idle_reg2),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_249),
        .O(pipe_rx3_valid));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_249
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_249));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__5 
       (.I0(rst_idle_reg2),
        .I1(I5),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__2 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__2 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__2 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__2 
       (.I0(O3),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(O4),
        .O(\n_0_converge_cnt[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__2 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__2 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__2 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__2 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__2 ,\n_0_converge_cnt_reg[15]_i_2__2 ,\n_0_converge_cnt_reg[14]_i_2__2 ,\n_0_converge_cnt_reg[13]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__2 ,\n_0_converge_cnt_reg[14]_i_1__2 ,\n_0_converge_cnt_reg[13]_i_1__2 ,\n_0_converge_cnt_reg[12]_i_1__2 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__2 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__2 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__2 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__2 ,\n_0_converge_cnt_reg[19]_i_2__2 ,\n_0_converge_cnt_reg[18]_i_2__2 ,\n_0_converge_cnt_reg[17]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__2 ,\n_0_converge_cnt_reg[18]_i_1__2 ,\n_0_converge_cnt_reg[17]_i_1__2 ,\n_0_converge_cnt_reg[16]_i_1__2 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__2 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__2 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__2 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__2 ,\n_0_converge_cnt_reg[3]_i_2__2 ,\n_0_converge_cnt_reg[2]_i_2__2 ,\n_0_converge_cnt_reg[1]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__2 ,\n_0_converge_cnt_reg[2]_i_1__2 ,\n_0_converge_cnt_reg[1]_i_1__2 ,\n_0_converge_cnt_reg[0]_i_3__2 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__2 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__2 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__2 ,\n_0_converge_cnt_reg[20]_i_1__2 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__2 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__2 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__2 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__2 ,\n_0_converge_cnt_reg[7]_i_2__2 ,\n_0_converge_cnt_reg[6]_i_2__2 ,\n_0_converge_cnt_reg[5]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__2 ,\n_0_converge_cnt_reg[6]_i_1__2 ,\n_0_converge_cnt_reg[5]_i_1__2 ,\n_0_converge_cnt_reg[4]_i_1__2 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__2 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__2 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__2 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__2 ,\n_0_converge_cnt_reg[11]_i_2__2 ,\n_0_converge_cnt_reg[10]_i_2__2 ,\n_0_converge_cnt_reg[9]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__2 ,\n_0_converge_cnt_reg[10]_i_1__2 ,\n_0_converge_cnt_reg[9]_i_1__2 ,\n_0_converge_cnt_reg[8]_i_1__2 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__2
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(O9),
        .O(n_0_converge_gen3_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__2),
        .Q(O9),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__2
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_5__2 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O6));
LUT5 #(
    .INIT(32'h00200000)) 
     \gth_channel.gthe2_channel_i_i_72 
       (.I0(converge_cnt_reg[21]),
        .I1(converge_cnt_reg[7]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[6]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_79 ),
        .O(O1));
LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_73 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(O5));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_74 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(O3));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gth_channel.gthe2_channel_i_i_75 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_79 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_79 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__2 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__2 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__2 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O15),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(p_43_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[3]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(O8));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(O23),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__2
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O7));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O24),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__2 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_user" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_user_5
   (O1,
    O14,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    Q,
    O20,
    PIPE_GEN3_RDY,
    O2,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    O3,
    O4,
    O5,
    O6,
    O7,
    p_2_in,
    p_2_in_0,
    p_2_in_1,
    p_0_in__0,
    I1,
    O15,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    I3,
    pipe_rxstatus,
    RST_IDLE,
    D,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    I4,
    I5);
  output O1;
  output O14;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]O20;
  output [0:0]PIPE_GEN3_RDY;
  output [0:0]O2;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output O3;
  output O4;
  output [0:0]O5;
  output O6;
  output O7;
  input p_2_in;
  input p_2_in_0;
  input p_2_in_1;
  input p_0_in__0;
  input I1;
  input [0:0]O15;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input I3;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]D;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]I4;
  input I5;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire O14;
  wire [0:0]O15;
  wire [0:0]O2;
  wire [0:0]O20;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [5:0]Q;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_247;
  wire \n_0_converge_cnt[0]_i_1__1 ;
  wire \n_0_converge_cnt[0]_i_4__0 ;
  wire \n_0_converge_cnt[0]_i_5__0 ;
  wire \n_0_converge_cnt[0]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0]_i_3__0 ;
  wire \n_0_converge_cnt_reg[10]_i_1__0 ;
  wire \n_0_converge_cnt_reg[10]_i_2__0 ;
  wire \n_0_converge_cnt_reg[11]_i_1__0 ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12]_i_1__0 ;
  wire \n_0_converge_cnt_reg[12]_i_2__0 ;
  wire \n_0_converge_cnt_reg[13]_i_1__0 ;
  wire \n_0_converge_cnt_reg[13]_i_2__0 ;
  wire \n_0_converge_cnt_reg[14]_i_1__0 ;
  wire \n_0_converge_cnt_reg[14]_i_2__0 ;
  wire \n_0_converge_cnt_reg[15]_i_1__0 ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16]_i_1__0 ;
  wire \n_0_converge_cnt_reg[16]_i_2__0 ;
  wire \n_0_converge_cnt_reg[17]_i_1__0 ;
  wire \n_0_converge_cnt_reg[17]_i_2__0 ;
  wire \n_0_converge_cnt_reg[18]_i_1__0 ;
  wire \n_0_converge_cnt_reg[18]_i_2__0 ;
  wire \n_0_converge_cnt_reg[19]_i_1__0 ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1]_i_1__0 ;
  wire \n_0_converge_cnt_reg[1]_i_2__0 ;
  wire \n_0_converge_cnt_reg[20]_i_1__0 ;
  wire \n_0_converge_cnt_reg[20]_i_2__0 ;
  wire \n_0_converge_cnt_reg[21]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_2__0 ;
  wire \n_0_converge_cnt_reg[3]_i_1__0 ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4]_i_1__0 ;
  wire \n_0_converge_cnt_reg[4]_i_2__0 ;
  wire \n_0_converge_cnt_reg[5]_i_1__0 ;
  wire \n_0_converge_cnt_reg[5]_i_2__0 ;
  wire \n_0_converge_cnt_reg[6]_i_1__0 ;
  wire \n_0_converge_cnt_reg[6]_i_2__0 ;
  wire \n_0_converge_cnt_reg[7]_i_1__0 ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8]_i_1__0 ;
  wire \n_0_converge_cnt_reg[8]_i_2__0 ;
  wire \n_0_converge_cnt_reg[9]_i_1__0 ;
  wire \n_0_converge_cnt_reg[9]_i_2__0 ;
  wire n_0_converge_gen3_i_1__0;
  wire \n_0_gth_channel.gthe2_channel_i_i_67 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_68 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_69 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_77 ;
  wire \n_0_oobclk_div.oobclk_i_1__0 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_3;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_1;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire [0:0]pipe_rxstatus;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_247
       (.I0(rxvalid_cnt_reg__0__0[0]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .O(n_0_PCIE_3_0_i_i_247));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_6
       (.I0(I4),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx1_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_7
       (.I0(I3),
        .I1(rst_idle_reg2),
        .I2(rate_idle_reg2),
        .I3(rxvalid_cnt_reg__0__0[3]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(n_0_PCIE_3_0_i_i_247),
        .O(pipe_rx1_valid));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__1 
       (.I0(rst_idle_reg2),
        .I1(I5),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__0 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__0 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__0 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__0 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_68 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_69 ),
        .O(\n_0_converge_cnt[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__0 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__0 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__0 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__0 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__0 ,\n_0_converge_cnt_reg[15]_i_2__0 ,\n_0_converge_cnt_reg[14]_i_2__0 ,\n_0_converge_cnt_reg[13]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__0 ,\n_0_converge_cnt_reg[14]_i_1__0 ,\n_0_converge_cnt_reg[13]_i_1__0 ,\n_0_converge_cnt_reg[12]_i_1__0 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__0 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__0 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__0 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__0 ,\n_0_converge_cnt_reg[19]_i_2__0 ,\n_0_converge_cnt_reg[18]_i_2__0 ,\n_0_converge_cnt_reg[17]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__0 ,\n_0_converge_cnt_reg[18]_i_1__0 ,\n_0_converge_cnt_reg[17]_i_1__0 ,\n_0_converge_cnt_reg[16]_i_1__0 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__0 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__0 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__0 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__0_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__0 ,\n_0_converge_cnt_reg[3]_i_2__0 ,\n_0_converge_cnt_reg[2]_i_2__0 ,\n_0_converge_cnt_reg[1]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__0 ,\n_0_converge_cnt_reg[2]_i_1__0 ,\n_0_converge_cnt_reg[1]_i_1__0 ,\n_0_converge_cnt_reg[0]_i_3__0 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__0 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__0 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__0 ,\n_0_converge_cnt_reg[20]_i_1__0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__0 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__0 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__0 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__0 ,\n_0_converge_cnt_reg[7]_i_2__0 ,\n_0_converge_cnt_reg[6]_i_2__0 ,\n_0_converge_cnt_reg[5]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__0 ,\n_0_converge_cnt_reg[6]_i_1__0 ,\n_0_converge_cnt_reg[5]_i_1__0 ,\n_0_converge_cnt_reg[4]_i_1__0 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__0 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__0 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I1),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__0 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__0 ,\n_0_converge_cnt_reg[11]_i_2__0 ,\n_0_converge_cnt_reg[10]_i_2__0 ,\n_0_converge_cnt_reg[9]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__0 ,\n_0_converge_cnt_reg[10]_i_1__0 ,\n_0_converge_cnt_reg[9]_i_1__0 ,\n_0_converge_cnt_reg[8]_i_1__0 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__0
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(O7),
        .O(n_0_converge_gen3_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__0),
        .Q(O7),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__0
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \gth_channel.gthe2_channel_i_i_59 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_67 ),
        .I1(converge_cnt_reg[12]),
        .I2(converge_cnt_reg[14]),
        .I3(converge_cnt_reg[20]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_68 ),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_69 ),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_5__0 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
LUT2 #(
    .INIT(4'h7)) 
     \gth_channel.gthe2_channel_i_i_64 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O6));
LUT5 #(
    .INIT(32'h00200000)) 
     \gth_channel.gthe2_channel_i_i_67 
       (.I0(converge_cnt_reg[21]),
        .I1(converge_cnt_reg[7]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[6]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_77 ),
        .O(\n_0_gth_channel.gthe2_channel_i_i_67 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_68 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_68 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gth_channel.gthe2_channel_i_i_69 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_69 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_77 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_77 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__0 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__0 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__0 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O15),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(D),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_phy_rdy[1]_i_1 
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(p_2_in_0),
        .I3(p_2_in_1),
        .O(O14));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[1]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(O5));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(O20),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__0
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_3[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[3]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_cnt_reg__0__0[0]),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_3[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_cnt_reg__0__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_3[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_3[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_3[0]),
        .Q(rxcdrlock_cnt_reg__0__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_3[1]),
        .Q(rxcdrlock_cnt_reg__0__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_3[2]),
        .Q(rxcdrlock_cnt_reg__0__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_3[3]),
        .Q(rxcdrlock_cnt_reg__0__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0__0[2]),
        .I1(rxcdrlock_cnt_reg__0__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[0]),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__0 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(rxvalid_cnt_reg__0__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[0]),
        .I2(rxvalid_cnt_reg__0__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_wrapper
   (RATE_MMCM_LOCK,
    pipe_txoutclk_out,
    CLK,
    O1,
    O2,
    int_userclk1_out,
    INT_USERCLK2_OUT,
    out,
    D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    PIPE_RXPHALIGNDONE,
    O3,
    pipe_rst_fsm,
    Q,
    pipe_qrst_idle,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    RATE_FSM,
    O16,
    O17,
    O18,
    rate_idle,
    QPLL_QPLLLOCK,
    p_0_in,
    p_0_in41_in,
    p_0_in19_in,
    p_0_in7_in,
    O19,
    PIPE_GEN3_RDY,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    O20,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    O21,
    O22,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    O23,
    O24,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    qrst_qpllreset,
    pipe_sync_fsm_rx,
    O25,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    O26,
    O27,
    O28,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    O29,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    O30,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    SR,
    I1,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    PIPE_TXELECIDLE,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    GT_RXPMARESET043_out,
    GT_RXPMARESET021_out,
    GT_RXPMARESET09_out,
    sys_reset,
    I2,
    ext_ch_gt_drpaddr,
    int_pclk_sel_slave,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    PIPETXRATE,
    SYNC_TXDLYSRESETDONE,
    SYNC_RXDLYSRESETDONE,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS,
    QPLL_QPLLRESET);
  output RATE_MMCM_LOCK;
  output pipe_txoutclk_out;
  output CLK;
  output O1;
  output O2;
  output int_userclk1_out;
  output INT_USERCLK2_OUT;
  output [3:0]out;
  output [3:0]D;
  output [3:0]ext_ch_gt_drprdy;
  output [3:0]pipe_eyescandataerror;
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  output [3:0]pipe_rxcommadet;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]PIPE_RXELECIDLE;
  output [3:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [3:0]pipe_rxpmaresetdone;
  output [3:0]pipe_rxprbserr;
  output [3:0]pipe_rxsyncdone;
  output [3:0]pipe_txdlysresetdone;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [59:0]pipe_dmonitorout;
  output [63:0]ext_ch_gt_drpdo;
  output [11:0]pipe_rxbufstatus;
  output [11:0]pipe_rxstatus;
  output [127:0]PIPE_RXDATA;
  output [7:0]PIPE_RXDATAK;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [2:0]PIPE_RXPHALIGNDONE;
  output [1:0]O3;
  output [3:0]pipe_rst_fsm;
  output [11:0]Q;
  output pipe_qrst_idle;
  output [5:0]O4;
  output [6:0]O5;
  output [1:0]O6;
  output O7;
  output [5:0]O8;
  output [6:0]O9;
  output [5:0]O10;
  output [6:0]O11;
  output [5:0]O12;
  output [6:0]O13;
  output O14;
  output [3:0]O15;
  output [4:0]RATE_FSM;
  output [4:0]O16;
  output [4:0]O17;
  output [4:0]O18;
  output [3:0]rate_idle;
  output QPLL_QPLLLOCK;
  output p_0_in;
  output p_0_in41_in;
  output p_0_in19_in;
  output p_0_in7_in;
  output [0:0]O19;
  output [3:0]PIPE_GEN3_RDY;
  output pipe_rx0_eq_adapt_done;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [0:0]O20;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output [0:0]O21;
  output O22;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output [0:0]O23;
  output O24;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output qrst_qpllreset;
  output [27:0]pipe_sync_fsm_rx;
  output [15:0]O25;
  output [3:0]PIPE_TXEQ_DONE;
  output [3:0]PIPE_RXEQ_DONE;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output O26;
  output O27;
  output [15:0]O28;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output [15:0]O29;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output [15:0]O30;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  input [0:0]SR;
  input I1;
  input sys_clk;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  input GT_RXPMARESET0;
  input [3:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [3:0]PIPE_RXSLIDE;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input [3:0]PIPE_TXELECIDLE;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [7:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [127:0]PIPE_TXDATA;
  input [3:0]PIPE_TXCOMPLIANCE;
  input [7:0]PIPE_TXDATAK;
  input GT_RXPMARESET043_out;
  input GT_RXPMARESET021_out;
  input GT_RXPMARESET09_out;
  input sys_reset;
  input I2;
  input [35:0]ext_ch_gt_drpaddr;
  input [3:0]int_pclk_sel_slave;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpen;
  input [3:0]ext_ch_gt_drpwe;
  input [1:0]PIPETXRATE;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_RXDLYSRESETDONE;
  input [7:0]PIPE_TXEQ_CONTROL;
  input [23:0]PIPE_TXEQ_DEEMPH;
  input [15:0]PIPE_TXEQ_PRESET;
  input [11:0]PIPE_RXEQ_PRESET;
  input [7:0]PIPE_RXEQ_CONTROL;
  input [15:0]PIPE_RXEQ_TXPRESET;
  input [23:0]PIPE_RXEQ_LFFS;
  input QPLL_QPLLRESET;

  wire CLK;
  wire [3:0]D;
  wire DRP_START0;
  wire DRP_START031_out;
  wire DRP_START036_out;
  wire DRP_START056_out;
  wire DRP_X160;
  wire DRP_X16033_out;
  wire DRP_X16038_out;
  wire DRP_X16058_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE040_out;
  wire DRP_X16X20_MODE060_out;
  wire DRP_X16X20_MODE062_out;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET043_out;
  wire GT_RXPMARESET09_out;
  wire GT_TXPMARESET0;
  wire GT_TXPMARESET012_out;
  wire GT_TXPMARESET024_out;
  wire GT_TXPMARESET046_out;
  wire I1;
  wire I2;
  wire INT_USERCLK2_OUT;
  wire O1;
  wire [5:0]O10;
  wire [6:0]O11;
  wire [5:0]O12;
  wire [6:0]O13;
  wire O14;
  wire [3:0]O15;
  wire [4:0]O16;
  wire [4:0]O17;
  wire [4:0]O18;
  wire [0:0]O19;
  wire O2;
  wire [0:0]O20;
  wire [0:0]O21;
  wire O22;
  wire [0:0]O23;
  wire O24;
  wire [15:0]O25;
  wire O26;
  wire O27;
  wire [15:0]O28;
  wire [15:0]O29;
  wire [1:0]O3;
  wire [15:0]O30;
  wire [5:0]O4;
  wire [6:0]O5;
  wire [1:0]O6;
  wire O7;
  wire [5:0]O8;
  wire [6:0]O9;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [3:0]PIPE_GEN3_RDY;
  wire [7:0]PIPE_POWERDOWN;
  wire [127:0]PIPE_RXDATA;
  wire [7:0]PIPE_RXDATAK;
  wire [3:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXEQ_CONTROL;
  wire [3:0]PIPE_RXEQ_DONE;
  wire [23:0]PIPE_RXEQ_LFFS;
  wire [11:0]PIPE_RXEQ_PRESET;
  wire [15:0]PIPE_RXEQ_TXPRESET;
  wire [2:0]PIPE_RXPHALIGNDONE;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_RXSLIDE;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [7:0]PIPE_TXEQ_CONTROL;
  wire [23:0]PIPE_TXEQ_DEEMPH;
  wire [3:0]PIPE_TXEQ_DONE;
  wire [15:0]PIPE_TXEQ_PRESET;
  wire [11:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLRESET;
  wire [4:0]RATE_FSM;
  wire RATE_MMCM_LOCK;
  wire [0:0]SR;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXSYNC_START0;
  wire SYNC_TXSYNC_START018_out;
  wire SYNC_TXSYNC_START052_out;
  wire SYNC_TXSYNC_START054_out;
  wire USER_RXEQ_ADAPT_DONE;
  wire [35:0]ext_ch_gt_drpaddr;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [3:0]int_pclk_sel_slave;
  wire int_userclk1_out;
  wire \n_0_gth_channel.gthe2_channel_i_i_62 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_7 ;
  wire \n_0_pipe_lane[0].pipe_user_i ;
  wire \n_0_pipe_lane[1].pipe_user_i ;
  wire \n_0_pipe_lane[2].pipe_user_i ;
  wire \n_0_pipe_lane[3].pipe_user_i ;
  wire \n_10_pipe_lane[0].pipe_drp_i ;
  wire \n_10_pipe_lane[0].pipe_rate_i ;
  wire \n_10_pipe_lane[0].pipe_user_i ;
  wire \n_10_pipe_lane[1].pipe_drp_i ;
  wire \n_10_pipe_lane[1].pipe_rate_i ;
  wire \n_10_pipe_lane[1].pipe_user_i ;
  wire \n_10_pipe_lane[2].pipe_drp_i ;
  wire \n_10_pipe_lane[2].pipe_rate_i ;
  wire \n_10_pipe_lane[2].pipe_user_i ;
  wire \n_10_pipe_lane[3].pipe_drp_i ;
  wire \n_10_pipe_lane[3].pipe_rate_i ;
  wire \n_10_pipe_lane[3].pipe_user_i ;
  wire \n_111_pipe_lane[3].gt_wrapper_i ;
  wire \n_11_pipe_lane[0].pipe_drp_i ;
  wire \n_11_pipe_lane[0].pipe_rate_i ;
  wire \n_11_pipe_lane[0].pipe_user_i ;
  wire \n_11_pipe_lane[1].pipe_drp_i ;
  wire \n_11_pipe_lane[1].pipe_rate_i ;
  wire \n_11_pipe_lane[2].pipe_drp_i ;
  wire \n_11_pipe_lane[2].pipe_rate_i ;
  wire \n_11_pipe_lane[2].pipe_user_i ;
  wire \n_11_pipe_lane[3].pipe_drp_i ;
  wire \n_11_pipe_lane[3].pipe_rate_i ;
  wire \n_12_pipe_lane[0].pipe_drp_i ;
  wire \n_12_pipe_lane[0].pipe_user_i ;
  wire \n_12_pipe_lane[1].pipe_drp_i ;
  wire \n_12_pipe_lane[1].pipe_rate_i ;
  wire \n_12_pipe_lane[2].pipe_drp_i ;
  wire \n_12_pipe_lane[2].pipe_user_i ;
  wire \n_12_pipe_lane[3].pipe_drp_i ;
  wire \n_13_pipe_lane[0].pipe_drp_i ;
  wire \n_13_pipe_lane[0].pipe_rate_i ;
  wire \n_13_pipe_lane[0].pipe_sync_i ;
  wire \n_13_pipe_lane[0].pipe_user_i ;
  wire \n_13_pipe_lane[1].pipe_drp_i ;
  wire \n_13_pipe_lane[1].pipe_sync_i ;
  wire \n_13_pipe_lane[1].pipe_user_i ;
  wire \n_13_pipe_lane[2].pipe_drp_i ;
  wire \n_13_pipe_lane[2].pipe_rate_i ;
  wire \n_13_pipe_lane[2].pipe_sync_i ;
  wire \n_13_pipe_lane[3].pipe_drp_i ;
  wire \n_13_pipe_lane[3].pipe_rate_i ;
  wire \n_13_pipe_lane[3].pipe_sync_i ;
  wire \n_13_pipe_lane[3].pipe_user_i ;
  wire \n_14_pipe_lane[0].gt_wrapper_i ;
  wire \n_14_pipe_lane[0].pipe_drp_i ;
  wire \n_14_pipe_lane[0].pipe_rate_i ;
  wire \n_14_pipe_lane[0].pipe_sync_i ;
  wire \n_14_pipe_lane[1].gt_wrapper_i ;
  wire \n_14_pipe_lane[1].pipe_drp_i ;
  wire \n_14_pipe_lane[1].pipe_rate_i ;
  wire \n_14_pipe_lane[1].pipe_sync_i ;
  wire \n_14_pipe_lane[2].gt_wrapper_i ;
  wire \n_14_pipe_lane[2].pipe_drp_i ;
  wire \n_14_pipe_lane[2].pipe_rate_i ;
  wire \n_14_pipe_lane[2].pipe_sync_i ;
  wire \n_14_pipe_lane[3].gt_wrapper_i ;
  wire \n_14_pipe_lane[3].pipe_drp_i ;
  wire \n_14_pipe_lane[3].pipe_rate_i ;
  wire \n_14_pipe_lane[3].pipe_sync_i ;
  wire \n_15_pipe_lane[0].gt_wrapper_i ;
  wire \n_15_pipe_lane[0].pipe_drp_i ;
  wire \n_15_pipe_lane[0].pipe_sync_i ;
  wire \n_15_pipe_lane[1].gt_wrapper_i ;
  wire \n_15_pipe_lane[1].pipe_drp_i ;
  wire \n_15_pipe_lane[1].pipe_rate_i ;
  wire \n_15_pipe_lane[1].pipe_sync_i ;
  wire \n_15_pipe_lane[2].gt_wrapper_i ;
  wire \n_15_pipe_lane[2].pipe_drp_i ;
  wire \n_15_pipe_lane[2].pipe_sync_i ;
  wire \n_15_pipe_lane[2].pipe_user_i ;
  wire \n_15_pipe_lane[3].gt_wrapper_i ;
  wire \n_15_pipe_lane[3].pipe_drp_i ;
  wire \n_15_pipe_lane[3].pipe_sync_i ;
  wire \n_16_pipe_lane[0].pipe_drp_i ;
  wire \n_16_pipe_lane[0].pipe_sync_i ;
  wire \n_16_pipe_lane[0].pipe_user_i ;
  wire \n_16_pipe_lane[1].pipe_drp_i ;
  wire \n_16_pipe_lane[1].pipe_sync_i ;
  wire \n_16_pipe_lane[1].pipe_user_i ;
  wire \n_16_pipe_lane[2].pipe_drp_i ;
  wire \n_16_pipe_lane[2].pipe_sync_i ;
  wire \n_16_pipe_lane[3].pipe_drp_i ;
  wire \n_16_pipe_lane[3].pipe_sync_i ;
  wire \n_16_pipe_lane[3].pipe_user_i ;
  wire \n_17_pipe_lane[0].gt_wrapper_i ;
  wire \n_17_pipe_lane[0].pipe_drp_i ;
  wire \n_17_pipe_lane[0].pipe_rate_i ;
  wire \n_17_pipe_lane[0].pipe_sync_i ;
  wire \n_17_pipe_lane[1].gt_wrapper_i ;
  wire \n_17_pipe_lane[1].pipe_drp_i ;
  wire \n_17_pipe_lane[1].pipe_sync_i ;
  wire \n_17_pipe_lane[1].pipe_user_i ;
  wire \n_17_pipe_lane[2].gt_wrapper_i ;
  wire \n_17_pipe_lane[2].pipe_drp_i ;
  wire \n_17_pipe_lane[2].pipe_rate_i ;
  wire \n_17_pipe_lane[2].pipe_sync_i ;
  wire \n_17_pipe_lane[3].gt_wrapper_i ;
  wire \n_17_pipe_lane[3].pipe_drp_i ;
  wire \n_17_pipe_lane[3].pipe_rate_i ;
  wire \n_17_pipe_lane[3].pipe_sync_i ;
  wire \n_17_pipe_lane[3].pipe_user_i ;
  wire \n_18_pipe_lane[0].gt_wrapper_i ;
  wire \n_18_pipe_lane[0].pipe_drp_i ;
  wire \n_18_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_18_pipe_lane[0].pipe_rate_i ;
  wire \n_18_pipe_lane[0].pipe_sync_i ;
  wire \n_18_pipe_lane[1].pipe_drp_i ;
  wire \n_18_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_18_pipe_lane[1].pipe_rate_i ;
  wire \n_18_pipe_lane[1].pipe_sync_i ;
  wire \n_18_pipe_lane[2].pipe_drp_i ;
  wire \n_18_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_18_pipe_lane[2].pipe_rate_i ;
  wire \n_18_pipe_lane[2].pipe_sync_i ;
  wire \n_18_pipe_lane[2].pipe_user_i ;
  wire \n_18_pipe_lane[3].pipe_drp_i ;
  wire \n_18_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_18_pipe_lane[3].pipe_rate_i ;
  wire \n_18_pipe_lane[3].pipe_sync_i ;
  wire \n_18_pipe_lane[3].pipe_user_i ;
  wire \n_19_pipe_lane[0].pipe_drp_i ;
  wire \n_19_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_19_pipe_lane[0].pipe_rate_i ;
  wire \n_19_pipe_lane[0].pipe_sync_i ;
  wire \n_19_pipe_lane[0].pipe_user_i ;
  wire \n_19_pipe_lane[1].pipe_drp_i ;
  wire \n_19_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_19_pipe_lane[1].pipe_rate_i ;
  wire \n_19_pipe_lane[1].pipe_sync_i ;
  wire \n_19_pipe_lane[1].pipe_user_i ;
  wire \n_19_pipe_lane[2].pipe_drp_i ;
  wire \n_19_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_19_pipe_lane[2].pipe_rate_i ;
  wire \n_19_pipe_lane[2].pipe_sync_i ;
  wire \n_19_pipe_lane[2].pipe_user_i ;
  wire \n_19_pipe_lane[3].pipe_drp_i ;
  wire \n_19_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_19_pipe_lane[3].pipe_rate_i ;
  wire \n_19_pipe_lane[3].pipe_sync_i ;
  wire \n_19_pipe_lane[3].pipe_user_i ;
  wire \n_1_pipe_lane[0].pipe_user_i ;
  wire \n_20_pipe_lane[0].pipe_drp_i ;
  wire \n_20_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[0].pipe_sync_i ;
  wire \n_20_pipe_lane[0].pipe_user_i ;
  wire \n_20_pipe_lane[1].pipe_drp_i ;
  wire \n_20_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[1].pipe_rate_i ;
  wire \n_20_pipe_lane[1].pipe_sync_i ;
  wire \n_20_pipe_lane[1].pipe_user_i ;
  wire \n_20_pipe_lane[2].pipe_drp_i ;
  wire \n_20_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[2].pipe_sync_i ;
  wire \n_20_pipe_lane[2].pipe_user_i ;
  wire \n_20_pipe_lane[3].pipe_drp_i ;
  wire \n_20_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[3].pipe_sync_i ;
  wire \n_20_pipe_lane[3].pipe_user_i ;
  wire n_20_pipe_reset_i;
  wire \n_21_pipe_lane[0].pipe_drp_i ;
  wire \n_21_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_21_pipe_lane[0].pipe_sync_i ;
  wire \n_21_pipe_lane[0].pipe_user_i ;
  wire \n_21_pipe_lane[1].gt_wrapper_i ;
  wire \n_21_pipe_lane[1].pipe_drp_i ;
  wire \n_21_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_21_pipe_lane[2].gt_wrapper_i ;
  wire \n_21_pipe_lane[2].pipe_drp_i ;
  wire \n_21_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_21_pipe_lane[3].gt_wrapper_i ;
  wire \n_21_pipe_lane[3].pipe_drp_i ;
  wire \n_21_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_22_pipe_lane[0].pipe_drp_i ;
  wire \n_22_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_22_pipe_lane[1].gt_wrapper_i ;
  wire \n_22_pipe_lane[1].pipe_drp_i ;
  wire \n_22_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_22_pipe_lane[2].gt_wrapper_i ;
  wire \n_22_pipe_lane[2].pipe_drp_i ;
  wire \n_22_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_22_pipe_lane[3].gt_wrapper_i ;
  wire \n_22_pipe_lane[3].pipe_drp_i ;
  wire \n_22_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_22_pipe_lane[3].pipe_user_i ;
  wire \n_23_pipe_lane[0].gt_wrapper_i ;
  wire \n_23_pipe_lane[0].pipe_drp_i ;
  wire \n_23_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_23_pipe_lane[0].pipe_user_i ;
  wire \n_23_pipe_lane[1].gt_wrapper_i ;
  wire \n_23_pipe_lane[1].pipe_drp_i ;
  wire \n_23_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_23_pipe_lane[2].gt_wrapper_i ;
  wire \n_23_pipe_lane[2].pipe_drp_i ;
  wire \n_23_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_23_pipe_lane[3].gt_wrapper_i ;
  wire \n_23_pipe_lane[3].pipe_drp_i ;
  wire \n_23_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire n_23_pipe_reset_i;
  wire \n_24_pipe_lane[0].gt_wrapper_i ;
  wire \n_24_pipe_lane[0].pipe_drp_i ;
  wire \n_24_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_24_pipe_lane[0].pipe_rate_i ;
  wire \n_24_pipe_lane[0].pipe_user_i ;
  wire \n_24_pipe_lane[1].pipe_drp_i ;
  wire \n_24_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_24_pipe_lane[2].pipe_drp_i ;
  wire \n_24_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_24_pipe_lane[2].pipe_rate_i ;
  wire \n_24_pipe_lane[3].pipe_drp_i ;
  wire \n_24_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_24_pipe_lane[3].pipe_rate_i ;
  wire \n_25_pipe_lane[0].gt_wrapper_i ;
  wire \n_25_pipe_lane[0].pipe_drp_i ;
  wire \n_25_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_25_pipe_lane[1].pipe_drp_i ;
  wire \n_25_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_25_pipe_lane[1].pipe_rate_i ;
  wire \n_25_pipe_lane[2].pipe_drp_i ;
  wire \n_25_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_25_pipe_lane[3].pipe_drp_i ;
  wire \n_25_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_26_pipe_lane[0].gt_wrapper_i ;
  wire \n_26_pipe_lane[0].pipe_drp_i ;
  wire \n_26_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_26_pipe_lane[1].pipe_drp_i ;
  wire \n_26_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_26_pipe_lane[2].pipe_drp_i ;
  wire \n_26_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_26_pipe_lane[3].pipe_drp_i ;
  wire \n_26_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_27_pipe_lane[0].pipe_drp_i ;
  wire \n_27_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_27_pipe_lane[1].pipe_drp_i ;
  wire \n_27_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_27_pipe_lane[2].pipe_drp_i ;
  wire \n_27_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_27_pipe_lane[3].pipe_drp_i ;
  wire \n_27_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_28_pipe_lane[0].pipe_drp_i ;
  wire \n_28_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_28_pipe_lane[1].pipe_drp_i ;
  wire \n_28_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_28_pipe_lane[2].pipe_drp_i ;
  wire \n_28_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_28_pipe_lane[3].pipe_drp_i ;
  wire \n_28_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_29_pipe_lane[0].pipe_drp_i ;
  wire \n_29_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_29_pipe_lane[1].pipe_drp_i ;
  wire \n_29_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_29_pipe_lane[2].pipe_drp_i ;
  wire \n_29_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_29_pipe_lane[3].pipe_drp_i ;
  wire \n_29_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_30_pipe_lane[0].pipe_drp_i ;
  wire \n_30_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_30_pipe_lane[1].pipe_drp_i ;
  wire \n_30_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_30_pipe_lane[2].pipe_drp_i ;
  wire \n_30_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_30_pipe_lane[3].pipe_drp_i ;
  wire \n_30_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_31_pipe_lane[0].pipe_drp_i ;
  wire \n_31_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_31_pipe_lane[1].pipe_drp_i ;
  wire \n_31_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_31_pipe_lane[2].pipe_drp_i ;
  wire \n_31_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_31_pipe_lane[3].pipe_drp_i ;
  wire \n_31_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_32_pipe_lane[0].pipe_drp_i ;
  wire \n_32_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_32_pipe_lane[1].pipe_drp_i ;
  wire \n_32_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_32_pipe_lane[2].pipe_drp_i ;
  wire \n_32_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_32_pipe_lane[3].pipe_drp_i ;
  wire \n_32_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_33_pipe_lane[0].pipe_drp_i ;
  wire \n_33_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_33_pipe_lane[1].pipe_drp_i ;
  wire \n_33_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_33_pipe_lane[2].pipe_drp_i ;
  wire \n_33_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_33_pipe_lane[3].pipe_drp_i ;
  wire \n_33_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_34_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_34_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_34_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_34_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[2].pipe_user_i ;
  wire \n_4_pipe_lane[1].pipe_user_i ;
  wire \n_4_pipe_lane[2].pipe_user_i ;
  wire \n_4_pipe_lane[3].pipe_user_i ;
  wire \n_5_pipe_lane[1].pipe_user_i ;
  wire \n_5_pipe_lane[3].pipe_user_i ;
  wire \n_6_pipe_lane[0].gt_wrapper_i ;
  wire \n_6_pipe_lane[0].pipe_rate_i ;
  wire \n_6_pipe_lane[1].gt_wrapper_i ;
  wire \n_6_pipe_lane[1].pipe_rate_i ;
  wire \n_6_pipe_lane[1].pipe_user_i ;
  wire \n_6_pipe_lane[2].gt_wrapper_i ;
  wire \n_6_pipe_lane[2].pipe_rate_i ;
  wire \n_6_pipe_lane[2].pipe_user_i ;
  wire \n_6_pipe_lane[3].gt_wrapper_i ;
  wire \n_6_pipe_lane[3].pipe_rate_i ;
  wire \n_6_pipe_lane[3].pipe_user_i ;
  wire \n_7_pipe_lane[0].pipe_drp_i ;
  wire \n_7_pipe_lane[0].pipe_rate_i ;
  wire \n_7_pipe_lane[0].pipe_user_i ;
  wire \n_7_pipe_lane[1].pipe_drp_i ;
  wire \n_7_pipe_lane[1].pipe_user_i ;
  wire \n_7_pipe_lane[2].pipe_drp_i ;
  wire \n_7_pipe_lane[2].pipe_user_i ;
  wire \n_7_pipe_lane[3].pipe_drp_i ;
  wire \n_7_pipe_lane[3].pipe_user_i ;
  wire \n_8_pipe_lane[0].pipe_drp_i ;
  wire \n_8_pipe_lane[0].pipe_user_i ;
  wire \n_8_pipe_lane[1].pipe_drp_i ;
  wire \n_8_pipe_lane[1].pipe_rate_i ;
  wire \n_8_pipe_lane[1].pipe_user_i ;
  wire \n_8_pipe_lane[2].pipe_drp_i ;
  wire \n_8_pipe_lane[2].pipe_user_i ;
  wire \n_8_pipe_lane[3].pipe_drp_i ;
  wire \n_8_pipe_lane[3].pipe_user_i ;
  wire \n_9_pipe_lane[0].pipe_drp_i ;
  wire \n_9_pipe_lane[0].pipe_rate_i ;
  wire \n_9_pipe_lane[0].pipe_user_i ;
  wire \n_9_pipe_lane[1].pipe_drp_i ;
  wire \n_9_pipe_lane[1].pipe_user_i ;
  wire \n_9_pipe_lane[2].pipe_drp_i ;
  wire \n_9_pipe_lane[2].pipe_rate_i ;
  wire \n_9_pipe_lane[2].pipe_user_i ;
  wire \n_9_pipe_lane[3].pipe_drp_i ;
  wire \n_9_pipe_lane[3].pipe_rate_i ;
  wire \n_9_pipe_lane[3].pipe_user_i ;
  wire [3:0]out;
  wire p_0_in;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire p_0_in19_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in2_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in35_in;
  wire p_0_in37_in;
  wire p_0_in39_in;
  wire p_0_in3_in;
  wire p_0_in41_in;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire p_0_in4_in;
  wire p_0_in55_in;
  wire p_0_in57_in;
  wire p_0_in59_in;
  wire p_0_in5_in;
  wire p_0_in61_in;
  wire p_0_in7_in;
  wire p_0_in7_in_0;
  wire p_0_in7_in_2;
  wire p_0_in7_in_4;
  wire p_0_in7_in_8;
  wire p_0_in__0;
  wire p_100_out;
  wire p_101_out;
  wire p_109_out;
  wire p_128_out;
  wire p_146_out;
  wire p_153_out;
  wire p_155_out;
  wire p_156_out;
  wire p_164_out;
  wire p_183_out;
  wire p_18_out;
  wire p_1_in8_in;
  wire p_1_in8_in_1;
  wire p_1_in8_in_5;
  wire p_1_in8_in_7;
  wire p_201_out;
  wire p_209_out;
  wire p_210_out;
  wire p_218_out;
  wire p_2_in;
  wire p_2_in_3;
  wire p_2_in_6;
  wire p_36_out;
  wire p_43_out;
  wire p_45_out;
  wire p_46_out;
  wire p_54_out;
  wire p_73_out;
  wire p_91_out;
  wire p_98_out;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire [59:0]pipe_dmonitorout;
  wire [3:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [3:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [11:0]pipe_rxstatus;
  wire [3:0]pipe_rxsyncdone;
  wire [27:0]pipe_sync_fsm_rx;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire qdrp_done;
  wire qpllpd;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [3:0]rate_idle;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rst_cpllpd;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire rst_rxusrclk_reset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sys_clk;
  wire sys_reset;
  wire txsyncallin;

LUT6 #(
    .INIT(64'h55555515FFFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_62 
       (.I0(\n_22_pipe_lane[3].pipe_user_i ),
        .I1(\n_0_pipe_lane[3].pipe_user_i ),
        .I2(\n_18_pipe_lane[3].pipe_user_i ),
        .I3(\n_16_pipe_lane[3].pipe_user_i ),
        .I4(\n_17_pipe_lane[3].pipe_user_i ),
        .I5(\n_18_pipe_lane[2].pipe_user_i ),
        .O(\n_0_gth_channel.gthe2_channel_i_i_62 ));
LUT6 #(
    .INIT(64'h00000000EEEE0E00)) 
     \gth_channel.gthe2_channel_i_i_7 
       (.I0(\n_0_pipe_lane[1].pipe_user_i ),
        .I1(\n_20_pipe_lane[1].pipe_user_i ),
        .I2(\n_19_pipe_lane[0].pipe_user_i ),
        .I3(\n_0_pipe_lane[0].pipe_user_i ),
        .I4(\n_24_pipe_lane[0].pipe_user_i ),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_62 ),
        .O(\n_0_gth_channel.gthe2_channel_i_i_7 ));
pcie3_7x_0_pcie3_7x_0_pipe_clock \pipe_clock_int.pipe_clock_i 
       (.CLK(O2),
        .D(O15),
        .I1(I1),
        .I2(\n_7_pipe_lane[0].pipe_rate_i ),
        .I3(I2),
        .INT_USERCLK2_OUT(INT_USERCLK2_OUT),
        .O1(CLK),
        .O2(O1),
        .SR(SR),
        .SYNC_MMCM_LOCK(RATE_MMCM_LOCK),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .int_userclk1_out(int_userclk1_out),
        .out(out),
        .pipe_txoutclk_out(pipe_txoutclk_out));
pcie3_7x_0_pcie3_7x_0_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.CLK(O2),
        .D(D[0]),
        .DRPADDR({\n_7_pipe_lane[0].pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp_i ,\n_12_pipe_lane[0].pipe_drp_i ,\n_13_pipe_lane[0].pipe_drp_i ,\n_14_pipe_lane[0].pipe_drp_i ,\n_15_pipe_lane[0].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[0].pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp_i ,\n_31_pipe_lane[0].pipe_drp_i ,\n_32_pipe_lane[0].pipe_drp_i ,\n_33_pipe_lane[0].pipe_drp_i }),
        .DRP_GTXRESET(rst_gtreset),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .I1(\n_16_pipe_lane[0].pipe_drp_i ),
        .I10(\n_17_pipe_lane[0].pipe_sync_i ),
        .I11(\n_16_pipe_lane[0].pipe_sync_i ),
        .I12(\n_18_pipe_lane[0].pipe_sync_i ),
        .I13(n_23_pipe_reset_i),
        .I2(\n_17_pipe_lane[0].pipe_drp_i ),
        .I3(\n_20_pipe_lane[0].pipe_user_i ),
        .I4(\n_6_pipe_lane[0].pipe_rate_i ),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_7 ),
        .I6(\n_15_pipe_lane[0].pipe_sync_i ),
        .I7(\n_19_pipe_lane[0].pipe_sync_i ),
        .I8(CLK),
        .I9(\n_21_pipe_lane[0].pipe_sync_i ),
        .O1(\n_6_pipe_lane[0].gt_wrapper_i ),
        .O2(\n_17_pipe_lane[0].gt_wrapper_i ),
        .O3(\n_18_pipe_lane[0].gt_wrapper_i ),
        .O4(\n_26_pipe_lane[0].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXDATA(PIPE_RXDATA[31:0]),
        .PIPE_RXDATAK(PIPE_RXDATAK[1:0]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[31:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .Q({\n_8_pipe_lane[0].pipe_user_i ,\n_9_pipe_lane[0].pipe_user_i ,\n_10_pipe_lane[0].pipe_user_i ,\n_11_pipe_lane[0].pipe_user_i ,\n_12_pipe_lane[0].pipe_user_i ,\n_13_pipe_lane[0].pipe_user_i }),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .RATE_PHYSTATUS(p_183_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_23_pipe_lane[0].gt_wrapper_i ),
        .RXRATE({\n_17_pipe_lane[0].pipe_rate_i ,\n_18_pipe_lane[0].pipe_rate_i ,\n_19_pipe_lane[0].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[0].pipe_rate_i ,\n_14_pipe_lane[0].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_14_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXSYNCDONE(\n_25_pipe_lane[0].gt_wrapper_i ),
        .TXMAINCURSOR({\n_23_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_7_pipe_lane[0].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_24_pipe_lane[0].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .pci_exp_rxn(pci_exp_rxn[0]),
        .pci_exp_rxp(pci_exp_rxp[0]),
        .pci_exp_txn(pci_exp_txn[0]),
        .pci_exp_txp(pci_exp_txp[0]),
        .pipe_dmonitorout(pipe_dmonitorout[14:0]),
        .pipe_eyescandataerror(pipe_eyescandataerror[0]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[2:0]),
        .pipe_rxcommadet(pipe_rxcommadet[0]),
        .pipe_rxdisperr(pipe_rxdisperr[7:0]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[0]),
        .pipe_rxnotintable(pipe_rxnotintable[7:0]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[0]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[0]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[0]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[2:0]),
        .pipe_rxsyncdone(pipe_rxsyncdone[0]),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone[0]),
        .pipe_txphinitdone(pipe_txphinitdone[0]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_cpllpd(rst_cpllpd),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk));
pcie3_7x_0_pcie3_7x_0_pipe_drp \pipe_lane[0].pipe_drp_i 
       (.DRPADDR({\n_7_pipe_lane[0].pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp_i ,\n_12_pipe_lane[0].pipe_drp_i ,\n_13_pipe_lane[0].pipe_drp_i ,\n_14_pipe_lane[0].pipe_drp_i ,\n_15_pipe_lane[0].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[0].pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp_i ,\n_31_pipe_lane[0].pipe_drp_i ,\n_32_pipe_lane[0].pipe_drp_i ,\n_33_pipe_lane[0].pipe_drp_i }),
        .DRP_DONE(p_201_out),
        .DRP_FSM(O5),
        .DRP_GTXRESET(rst_gtreset),
        .DRP_START(DRP_START031_out),
        .DRP_X16(DRP_X16033_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0),
        .I1(O2),
        .O1(\n_16_pipe_lane[0].pipe_drp_i ),
        .O2(\n_17_pipe_lane[0].pipe_drp_i ),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[8:0]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[15:0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[0]));
pcie3_7x_0_pcie3_7x_0_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O25),
        .I1(n_23_pipe_reset_i),
        .I2(CLK),
        .I3(\n_7_pipe_lane[0].pipe_rate_i ),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[1:0]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[0]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[5:0]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[2:0]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[3:0]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[1:0]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[5:0]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[0]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[3:0]),
        .TXMAINCURSOR({\n_23_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .p_0_in__0(p_0_in__0),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel));
pcie3_7x_0_pcie3_7x_0_gt_common \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.I1(O2),
        .O26(O26),
        .O27(O27),
        .O7(O7),
        .QPLL_DRP_DONE(qdrp_done),
        .QPLL_DRP_FSM(O6),
        .QPLL_DRP_GEN3(\n_6_pipe_lane[1].pipe_rate_i ),
        .QPLL_DRP_OVRD(qrst_ovrd),
        .QPLL_DRP_START(qrst_drp_start),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(qpllpd),
        .QPLL_QPLLRESET(QPLL_QPLLRESET),
        .RST_DCLK_RESET(rst_dclk_reset),
        .sys_clk(sys_clk));
pcie3_7x_0_pcie3_7x_0_pipe_rate \pipe_lane[0].pipe_rate_i 
       (.D(rate_idle[0]),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .I1(CLK),
        .I2(D[0]),
        .I3(n_23_pipe_reset_i),
        .O1(\n_6_pipe_lane[0].pipe_rate_i ),
        .O2(\n_7_pipe_lane[0].pipe_rate_i ),
        .O3(p_210_out),
        .O4(p_209_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_201_out),
        .RATE_DRP_START(p_0_in30_in),
        .RATE_DRP_X16(p_0_in32_in),
        .RATE_DRP_X16X20_MODE(p_0_in34_in),
        .RATE_PHYSTATUS(p_183_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\n_21_pipe_lane[0].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_23_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_20_pipe_lane[0].pipe_sync_i ),
        .RXRATE({\n_17_pipe_lane[0].pipe_rate_i ,\n_18_pipe_lane[0].pipe_rate_i ,\n_19_pipe_lane[0].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[0].pipe_rate_i ,\n_14_pipe_lane[0].pipe_rate_i }),
        .SYNC_MMCM_LOCK(RATE_MMCM_LOCK),
        .SYNC_RXDLYEN(\n_14_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[0].pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START052_out),
        .USER_PCLK_SEL(O15[0]),
        .USER_RATE_DONE(\n_9_pipe_lane[0].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[0].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[0].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_24_pipe_lane[0].gt_wrapper_i ),
        .out({rst_txsync_start,O3[0]}),
        .out0(RATE_FSM),
        .p_0_in(p_0_in),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in7_in(p_0_in7_in_0),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[0]));
pcie3_7x_0_pcie3_7x_0_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.D(rate_idle[0]),
        .I1(\n_23_pipe_lane[0].pipe_user_i ),
        .I2(CLK),
        .I3(\n_7_pipe_lane[0].pipe_rate_i ),
        .O1(\n_15_pipe_lane[0].pipe_sync_i ),
        .O2(\n_16_pipe_lane[0].pipe_sync_i ),
        .O3(\n_17_pipe_lane[0].pipe_sync_i ),
        .O4(\n_18_pipe_lane[0].pipe_sync_i ),
        .O5(\n_19_pipe_lane[0].pipe_sync_i ),
        .O6(\n_20_pipe_lane[0].pipe_sync_i ),
        .O7(\n_21_pipe_lane[0].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .SYNC_FSM_TX(O4),
        .SYNC_MMCM_LOCK(RATE_MMCM_LOCK),
        .SYNC_RXCDRLOCK(\n_16_pipe_lane[0].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_111_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONE(\n_14_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[0].pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_1_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_25_pipe_lane[0].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START052_out),
        .p_0_in7_in(p_0_in7_in_0),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[0]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[6:0]));
pcie3_7x_0_pcie3_7x_0_pipe_user \pipe_lane[0].pipe_user_i 
       (.D(rate_idle[0]),
        .I1(\n_19_pipe_lane[1].pipe_user_i ),
        .I10(n_23_pipe_reset_i),
        .I2(\n_0_pipe_lane[2].pipe_user_i ),
        .I3(\n_3_pipe_lane[2].pipe_user_i ),
        .I4(\n_4_pipe_lane[2].pipe_user_i ),
        .I5(CLK),
        .I6(\n_6_pipe_lane[0].gt_wrapper_i ),
        .I7(\n_18_pipe_lane[0].gt_wrapper_i ),
        .I8(\n_7_pipe_lane[0].pipe_rate_i ),
        .I9(p_183_out),
        .O1(\n_0_pipe_lane[0].pipe_user_i ),
        .O15(O15[0]),
        .O19(O19),
        .O2(\n_16_pipe_lane[0].pipe_user_i ),
        .O3(\n_19_pipe_lane[0].pipe_user_i ),
        .O4(\n_20_pipe_lane[0].pipe_user_i ),
        .O5(\n_21_pipe_lane[0].pipe_user_i ),
        .O6(p_218_out),
        .O7(\n_23_pipe_lane[0].pipe_user_i ),
        .O8(\n_24_pipe_lane[0].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[0]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .Q({\n_8_pipe_lane[0].pipe_user_i ,\n_9_pipe_lane[0].pipe_user_i ,\n_10_pipe_lane[0].pipe_user_i ,\n_11_pipe_lane[0].pipe_user_i ,\n_12_pipe_lane[0].pipe_user_i ,\n_13_pipe_lane[0].pipe_user_i }),
        .RST_IDLE(O3[0]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_1_pipe_lane[0].pipe_user_i ),
        .USER_OOBCLK(\n_7_pipe_lane[0].pipe_user_i ),
        .USER_RATE_DONE(\n_9_pipe_lane[0].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[0].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[0].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_24_pipe_lane[0].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_0),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .p_2_in(p_2_in),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxstatus(pipe_rxstatus[2]),
        .pipe_txphaligndone(pipe_txphaligndone[1:0]),
        .pipe_txphinitdone(pipe_txphinitdone[1:0]),
        .rxsyncallin(rxsyncallin));
pcie3_7x_0_pcie3_7x_0_gt_wrapper_0 \pipe_lane[1].gt_wrapper_i 
       (.D(D[1]),
        .DRPADDR({\n_7_pipe_lane[1].pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp_i ,\n_12_pipe_lane[1].pipe_drp_i ,\n_13_pipe_lane[1].pipe_drp_i ,\n_14_pipe_lane[1].pipe_drp_i ,\n_15_pipe_lane[1].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[1].pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp_i ,\n_31_pipe_lane[1].pipe_drp_i ,\n_32_pipe_lane[1].pipe_drp_i ,\n_33_pipe_lane[1].pipe_drp_i }),
        .GT_RXPMARESET043_out(GT_RXPMARESET043_out),
        .GT_TXPMARESET046_out(GT_TXPMARESET046_out),
        .I1(O2),
        .I10(\n_14_pipe_lane[1].pipe_sync_i ),
        .I11(\n_17_pipe_lane[0].gt_wrapper_i ),
        .I12(CLK),
        .I13(\n_20_pipe_lane[1].pipe_sync_i ),
        .I14(\n_17_pipe_lane[1].pipe_sync_i ),
        .I15(\n_16_pipe_lane[1].pipe_sync_i ),
        .I16(\n_18_pipe_lane[1].pipe_sync_i ),
        .I17(\n_26_pipe_lane[0].gt_wrapper_i ),
        .I18(n_23_pipe_reset_i),
        .I2(\n_16_pipe_lane[1].pipe_drp_i ),
        .I3(\n_17_pipe_lane[1].pipe_drp_i ),
        .I4(QPLL_QPLLOUTCLK),
        .I5(QPLL_QPLLOUTREFCLK),
        .I6(\n_16_pipe_lane[1].pipe_user_i ),
        .I7(\n_8_pipe_lane[1].pipe_rate_i ),
        .I8(\n_0_gth_channel.gthe2_channel_i_i_7 ),
        .I9(\n_15_pipe_lane[1].pipe_sync_i ),
        .O1(\n_6_pipe_lane[1].gt_wrapper_i ),
        .O2(\n_17_pipe_lane[1].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXDATA(PIPE_RXDATA[63:32]),
        .PIPE_RXDATAK(PIPE_RXDATAK[3:2]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[63:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .Q({\n_5_pipe_lane[1].pipe_user_i ,\n_6_pipe_lane[1].pipe_user_i ,\n_7_pipe_lane[1].pipe_user_i ,\n_8_pipe_lane[1].pipe_user_i ,\n_9_pipe_lane[1].pipe_user_i ,\n_10_pipe_lane[1].pipe_user_i }),
        .RATE_PHYSTATUS(p_128_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .RXRATE({\n_18_pipe_lane[1].pipe_rate_i ,\n_19_pipe_lane[1].pipe_rate_i ,\n_20_pipe_lane[1].pipe_rate_i }),
        .RXSYSCLKSEL({\n_14_pipe_lane[1].pipe_rate_i ,\n_15_pipe_lane[1].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_13_pipe_lane[1].pipe_sync_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[1].gt_wrapper_i ),
        .TXMAINCURSOR({\n_23_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_4_pipe_lane[1].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[1].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .pci_exp_rxn(pci_exp_rxn[1]),
        .pci_exp_rxp(pci_exp_rxp[1]),
        .pci_exp_txn(pci_exp_txn[1]),
        .pci_exp_txp(pci_exp_txp[1]),
        .pipe_dmonitorout(pipe_dmonitorout[29:15]),
        .pipe_eyescandataerror(pipe_eyescandataerror[1]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[5:3]),
        .pipe_rxcommadet(pipe_rxcommadet[1]),
        .pipe_rxdisperr(pipe_rxdisperr[15:8]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[1]),
        .pipe_rxnotintable(pipe_rxnotintable[15:8]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[1]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[1]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[1]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[5:3]),
        .pipe_rxsyncdone(pipe_rxsyncdone[1]),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[1]),
        .pipe_txphaligndone(pipe_txphaligndone[1]),
        .pipe_txphinitdone(pipe_txphinitdone[1]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk));
pcie3_7x_0_pcie3_7x_0_pipe_drp_1 \pipe_lane[1].pipe_drp_i 
       (.DRPADDR({\n_7_pipe_lane[1].pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp_i ,\n_12_pipe_lane[1].pipe_drp_i ,\n_13_pipe_lane[1].pipe_drp_i ,\n_14_pipe_lane[1].pipe_drp_i ,\n_15_pipe_lane[1].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[1].pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp_i ,\n_31_pipe_lane[1].pipe_drp_i ,\n_32_pipe_lane[1].pipe_drp_i ,\n_33_pipe_lane[1].pipe_drp_i }),
        .DRP_DONE(p_146_out),
        .DRP_FSM(O9),
        .DRP_START(DRP_START056_out),
        .DRP_X16(DRP_X16058_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE060_out),
        .I1(O2),
        .O1(\n_16_pipe_lane[1].pipe_drp_i ),
        .O2(\n_17_pipe_lane[1].pipe_drp_i ),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[17:9]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[31:16]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[1]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[1]),
        .rst_gtreset(rst_gtreset));
pcie3_7x_0_pcie3_7x_0_pipe_eq_2 \pipe_lane[1].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O28),
        .I1(n_23_pipe_reset_i),
        .I2(CLK),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[3:2]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[1]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[11:6]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[5:3]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[7:4]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[3:2]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[11:6]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[1]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[7:4]),
        .TXMAINCURSOR({\n_23_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .p_0_in__0(p_0_in__0),
        .p_153_out(p_153_out),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel));
pcie3_7x_0_pcie3_7x_0_pipe_rate_3 \pipe_lane[1].pipe_rate_i 
       (.D(rate_idle[1]),
        .GT_TXPMARESET046_out(GT_TXPMARESET046_out),
        .I1(\n_7_pipe_lane[0].pipe_rate_i ),
        .I2(CLK),
        .I3(D[1]),
        .I4(n_23_pipe_reset_i),
        .O1(\n_6_pipe_lane[1].pipe_rate_i ),
        .O2(\n_8_pipe_lane[1].pipe_rate_i ),
        .O3(p_156_out),
        .O4(p_155_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_146_out),
        .RATE_DRP_START(p_0_in55_in),
        .RATE_DRP_X16(p_0_in57_in),
        .RATE_DRP_X16X20_MODE(p_0_in59_in),
        .RATE_PHYSTATUS(p_128_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\n_17_pipe_lane[1].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_19_pipe_lane[1].pipe_sync_i ),
        .RXRATE({\n_18_pipe_lane[1].pipe_rate_i ,\n_19_pipe_lane[1].pipe_rate_i ,\n_20_pipe_lane[1].pipe_rate_i }),
        .RXSYSCLKSEL({\n_14_pipe_lane[1].pipe_rate_i ,\n_15_pipe_lane[1].pipe_rate_i }),
        .SYNC_MMCM_LOCK(RATE_MMCM_LOCK),
        .SYNC_RXDLYEN(\n_13_pipe_lane[1].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_11_pipe_lane[1].pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START054_out),
        .USER_PCLK_SEL(O15[1]),
        .USER_RATE_DONE(\n_10_pipe_lane[1].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_25_pipe_lane[1].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_12_pipe_lane[1].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[1].gt_wrapper_i ),
        .out({rst_txsync_start,O3[0]}),
        .out0(O16),
        .p_0_in41_in(p_0_in41_in),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in__0(p_0_in__0),
        .p_153_out(p_153_out),
        .p_1_in8_in(p_1_in8_in_1),
        .p_43_out(p_43_out),
        .p_98_out(p_98_out),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[1]));
pcie3_7x_0_pcie3_7x_0_pipe_sync_4 \pipe_lane[1].pipe_sync_i 
       (.D(rate_idle[1]),
        .I1(CLK),
        .I2(RATE_MMCM_LOCK),
        .O1(\n_14_pipe_lane[1].pipe_sync_i ),
        .O2(\n_15_pipe_lane[1].pipe_sync_i ),
        .O3(\n_16_pipe_lane[1].pipe_sync_i ),
        .O4(\n_17_pipe_lane[1].pipe_sync_i ),
        .O5(\n_18_pipe_lane[1].pipe_sync_i ),
        .O6(\n_19_pipe_lane[1].pipe_sync_i ),
        .O7(\n_20_pipe_lane[1].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .SYNC_FSM_TX(O8),
        .SYNC_GEN3(p_153_out),
        .SYNC_RXCDRLOCK(\n_13_pipe_lane[1].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_111_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[1].pipe_sync_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_11_pipe_lane[1].pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHINITDONE(\n_1_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[1].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START054_out),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_1),
        .pipe_rxsyncdone(pipe_rxsyncdone[1]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[13:7]),
        .txsyncallin(txsyncallin));
pcie3_7x_0_pcie3_7x_0_pipe_user_5 \pipe_lane[1].pipe_user_i 
       (.D(rate_idle[1]),
        .I1(CLK),
        .I2(\n_6_pipe_lane[1].gt_wrapper_i ),
        .I3(\n_17_pipe_lane[1].gt_wrapper_i ),
        .I4(p_128_out),
        .I5(n_23_pipe_reset_i),
        .O1(\n_0_pipe_lane[1].pipe_user_i ),
        .O14(O14),
        .O15(O15[1]),
        .O2(\n_13_pipe_lane[1].pipe_user_i ),
        .O20(O20),
        .O3(\n_16_pipe_lane[1].pipe_user_i ),
        .O4(\n_17_pipe_lane[1].pipe_user_i ),
        .O5(p_164_out),
        .O6(\n_19_pipe_lane[1].pipe_user_i ),
        .O7(\n_20_pipe_lane[1].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .Q({\n_5_pipe_lane[1].pipe_user_i ,\n_6_pipe_lane[1].pipe_user_i ,\n_7_pipe_lane[1].pipe_user_i ,\n_8_pipe_lane[1].pipe_user_i ,\n_9_pipe_lane[1].pipe_user_i ,\n_10_pipe_lane[1].pipe_user_i }),
        .RST_IDLE(O3[0]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_4_pipe_lane[1].pipe_user_i ),
        .USER_RATE_DONE(\n_10_pipe_lane[1].pipe_rate_i ),
        .USER_RATE_GEN3(p_153_out),
        .USER_RATE_RXSYNC(\n_25_pipe_lane[1].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_12_pipe_lane[1].pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[1].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_1),
        .p_2_in(p_2_in),
        .p_2_in_0(p_2_in_3),
        .p_2_in_1(p_2_in_6),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rxstatus(pipe_rxstatus[5]));
pcie3_7x_0_pcie3_7x_0_gt_wrapper_6 \pipe_lane[2].gt_wrapper_i 
       (.D(D[2]),
        .DRPADDR({\n_7_pipe_lane[2].pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp_i ,\n_12_pipe_lane[2].pipe_drp_i ,\n_13_pipe_lane[2].pipe_drp_i ,\n_14_pipe_lane[2].pipe_drp_i ,\n_15_pipe_lane[2].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[2].pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp_i ,\n_31_pipe_lane[2].pipe_drp_i ,\n_32_pipe_lane[2].pipe_drp_i ,\n_33_pipe_lane[2].pipe_drp_i }),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .GT_TXPMARESET024_out(GT_TXPMARESET024_out),
        .I1(O2),
        .I10(\n_14_pipe_lane[2].pipe_sync_i ),
        .I11(\n_17_pipe_lane[0].gt_wrapper_i ),
        .I12(CLK),
        .I13(\n_20_pipe_lane[2].pipe_sync_i ),
        .I14(\n_17_pipe_lane[2].pipe_sync_i ),
        .I15(\n_16_pipe_lane[2].pipe_sync_i ),
        .I16(\n_18_pipe_lane[2].pipe_sync_i ),
        .I17(\n_26_pipe_lane[0].gt_wrapper_i ),
        .I18(n_23_pipe_reset_i),
        .I2(\n_16_pipe_lane[2].pipe_drp_i ),
        .I3(\n_17_pipe_lane[2].pipe_drp_i ),
        .I4(QPLL_QPLLOUTCLK),
        .I5(QPLL_QPLLOUTREFCLK),
        .I6(\n_19_pipe_lane[2].pipe_user_i ),
        .I7(\n_6_pipe_lane[2].pipe_rate_i ),
        .I8(\n_0_gth_channel.gthe2_channel_i_i_7 ),
        .I9(\n_15_pipe_lane[2].pipe_sync_i ),
        .O1(\n_6_pipe_lane[2].gt_wrapper_i ),
        .O2(\n_17_pipe_lane[2].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXDATA(PIPE_RXDATA[95:64]),
        .PIPE_RXDATAK(PIPE_RXDATAK[5:4]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[95:64]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .Q({\n_7_pipe_lane[2].pipe_user_i ,\n_8_pipe_lane[2].pipe_user_i ,\n_9_pipe_lane[2].pipe_user_i ,\n_10_pipe_lane[2].pipe_user_i ,\n_11_pipe_lane[2].pipe_user_i ,\n_12_pipe_lane[2].pipe_user_i }),
        .RATE_PHYSTATUS(p_73_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .RXRATE({\n_17_pipe_lane[2].pipe_rate_i ,\n_18_pipe_lane[2].pipe_rate_i ,\n_19_pipe_lane[2].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[2].pipe_rate_i ,\n_14_pipe_lane[2].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_13_pipe_lane[2].pipe_sync_i ),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[2].gt_wrapper_i ),
        .TXMAINCURSOR({\n_23_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[2].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .pci_exp_rxn(pci_exp_rxn[2]),
        .pci_exp_rxp(pci_exp_rxp[2]),
        .pci_exp_txn(pci_exp_txn[2]),
        .pci_exp_txp(pci_exp_txp[2]),
        .pipe_dmonitorout(pipe_dmonitorout[44:30]),
        .pipe_eyescandataerror(pipe_eyescandataerror[2]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[8:6]),
        .pipe_rxcommadet(pipe_rxcommadet[2]),
        .pipe_rxdisperr(pipe_rxdisperr[23:16]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[2]),
        .pipe_rxnotintable(pipe_rxnotintable[23:16]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[2]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[2]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[2]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[8:6]),
        .pipe_rxsyncdone(pipe_rxsyncdone[2]),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[2]),
        .pipe_txphaligndone(pipe_txphaligndone[2]),
        .pipe_txphinitdone(pipe_txphinitdone[2]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk),
        .txsyncallin(txsyncallin));
pcie3_7x_0_pcie3_7x_0_pipe_drp_7 \pipe_lane[2].pipe_drp_i 
       (.DRPADDR({\n_7_pipe_lane[2].pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp_i ,\n_12_pipe_lane[2].pipe_drp_i ,\n_13_pipe_lane[2].pipe_drp_i ,\n_14_pipe_lane[2].pipe_drp_i ,\n_15_pipe_lane[2].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[2].pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp_i ,\n_31_pipe_lane[2].pipe_drp_i ,\n_32_pipe_lane[2].pipe_drp_i ,\n_33_pipe_lane[2].pipe_drp_i }),
        .DRP_DONE(p_91_out),
        .DRP_FSM(O11),
        .DRP_START(DRP_START036_out),
        .DRP_X16(DRP_X16038_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE040_out),
        .I1(O2),
        .O1(\n_16_pipe_lane[2].pipe_drp_i ),
        .O2(\n_17_pipe_lane[2].pipe_drp_i ),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[26:18]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[47:32]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[2]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[2]),
        .rst_gtreset(rst_gtreset));
pcie3_7x_0_pcie3_7x_0_pipe_eq_8 \pipe_lane[2].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O29),
        .I1(n_23_pipe_reset_i),
        .I2(CLK),
        .O22(O22),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[5:4]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[2]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[17:12]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[8:6]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[11:8]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[5:4]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[17:12]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[2]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[11:8]),
        .TXMAINCURSOR({\n_23_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .p_0_in__0(p_0_in__0),
        .p_98_out(p_98_out),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel));
pcie3_7x_0_pcie3_7x_0_pipe_rate_9 \pipe_lane[2].pipe_rate_i 
       (.D(rate_idle[2]),
        .GT_TXPMARESET024_out(GT_TXPMARESET024_out),
        .I1(CLK),
        .I2(D[2]),
        .I3(RATE_MMCM_LOCK),
        .I4(n_23_pipe_reset_i),
        .O1(\n_6_pipe_lane[2].pipe_rate_i ),
        .O2(p_101_out),
        .O3(p_100_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_91_out),
        .RATE_DRP_START(p_0_in35_in),
        .RATE_DRP_X16(p_0_in37_in),
        .RATE_DRP_X16X20_MODE(p_0_in39_in),
        .RATE_PHYSTATUS(p_73_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\n_20_pipe_lane[2].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_19_pipe_lane[2].pipe_sync_i ),
        .RXRATE({\n_17_pipe_lane[2].pipe_rate_i ,\n_18_pipe_lane[2].pipe_rate_i ,\n_19_pipe_lane[2].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[2].pipe_rate_i ,\n_14_pipe_lane[2].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_13_pipe_lane[2].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[2].pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START018_out),
        .USER_PCLK_SEL(O15[2]),
        .USER_RATE_DONE(\n_9_pipe_lane[2].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[2].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[2].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[2].gt_wrapper_i ),
        .out({rst_txsync_start,O3[0]}),
        .out0(O17),
        .p_0_in19_in(p_0_in19_in),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .p_98_out(p_98_out),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[2]));
pcie3_7x_0_pcie3_7x_0_pipe_sync_10 \pipe_lane[2].pipe_sync_i 
       (.D(rate_idle[2]),
        .I1(CLK),
        .I2(RATE_MMCM_LOCK),
        .I3(SYNC_RXPHALIGNDONE_M),
        .O1(\n_14_pipe_lane[2].pipe_sync_i ),
        .O2(\n_15_pipe_lane[2].pipe_sync_i ),
        .O3(\n_16_pipe_lane[2].pipe_sync_i ),
        .O4(\n_17_pipe_lane[2].pipe_sync_i ),
        .O5(\n_18_pipe_lane[2].pipe_sync_i ),
        .O6(\n_19_pipe_lane[2].pipe_sync_i ),
        .O7(\n_20_pipe_lane[2].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .SYNC_FSM_TX(O10),
        .SYNC_GEN3(p_98_out),
        .SYNC_RXCDRLOCK(\n_15_pipe_lane[2].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_S(\n_111_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[2].pipe_sync_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[2].pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHINITDONE(\n_1_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[2].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START018_out),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .pipe_rxsyncdone(pipe_rxsyncdone[2]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[20:14]),
        .txsyncallin(txsyncallin));
pcie3_7x_0_pcie3_7x_0_pipe_user_11 \pipe_lane[2].pipe_user_i 
       (.D(rate_idle[2]),
        .I1(CLK),
        .I2(\n_6_pipe_lane[2].gt_wrapper_i ),
        .I3(\n_17_pipe_lane[2].gt_wrapper_i ),
        .I4(p_73_out),
        .I5(n_23_pipe_reset_i),
        .O1(\n_0_pipe_lane[2].pipe_user_i ),
        .O15(O15[2]),
        .O2(\n_3_pipe_lane[2].pipe_user_i ),
        .O21(O21),
        .O22(O22),
        .O3(\n_4_pipe_lane[2].pipe_user_i ),
        .O4(\n_15_pipe_lane[2].pipe_user_i ),
        .O5(\n_18_pipe_lane[2].pipe_user_i ),
        .O6(\n_19_pipe_lane[2].pipe_user_i ),
        .O7(\n_20_pipe_lane[2].pipe_user_i ),
        .O8(p_109_out),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[2]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[2:1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .Q({\n_7_pipe_lane[2].pipe_user_i ,\n_8_pipe_lane[2].pipe_user_i ,\n_9_pipe_lane[2].pipe_user_i ,\n_10_pipe_lane[2].pipe_user_i ,\n_11_pipe_lane[2].pipe_user_i ,\n_12_pipe_lane[2].pipe_user_i }),
        .RST_IDLE(O3[0]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RATE_DONE(\n_9_pipe_lane[2].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[2].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[2].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[2].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in7_in_1(p_0_in7_in_8),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .p_1_in8_in_0(p_1_in8_in_7),
        .p_2_in(p_2_in_3),
        .p_98_out(p_98_out),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rxstatus(pipe_rxstatus[8]),
        .pipe_txphaligndone(pipe_txphaligndone[3:2]),
        .pipe_txphinitdone(pipe_txphinitdone[3:2]));
pcie3_7x_0_pcie3_7x_0_gt_wrapper_12 \pipe_lane[3].gt_wrapper_i 
       (.D(D[3]),
        .DRPADDR({\n_7_pipe_lane[3].pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp_i ,\n_12_pipe_lane[3].pipe_drp_i ,\n_13_pipe_lane[3].pipe_drp_i ,\n_14_pipe_lane[3].pipe_drp_i ,\n_15_pipe_lane[3].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[3].pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp_i ,\n_31_pipe_lane[3].pipe_drp_i ,\n_32_pipe_lane[3].pipe_drp_i ,\n_33_pipe_lane[3].pipe_drp_i }),
        .GT_RXPMARESET09_out(GT_RXPMARESET09_out),
        .GT_TXPMARESET012_out(GT_TXPMARESET012_out),
        .I1(O2),
        .I10(\n_14_pipe_lane[3].pipe_sync_i ),
        .I11(\n_17_pipe_lane[0].gt_wrapper_i ),
        .I12(CLK),
        .I13(\n_20_pipe_lane[3].pipe_sync_i ),
        .I14(\n_17_pipe_lane[3].pipe_sync_i ),
        .I15(\n_16_pipe_lane[3].pipe_sync_i ),
        .I16(\n_18_pipe_lane[3].pipe_sync_i ),
        .I17(\n_26_pipe_lane[0].gt_wrapper_i ),
        .I18(n_23_pipe_reset_i),
        .I19(PIPE_RXPHALIGNDONE[1:0]),
        .I2(\n_16_pipe_lane[3].pipe_drp_i ),
        .I3(\n_17_pipe_lane[3].pipe_drp_i ),
        .I4(QPLL_QPLLOUTCLK),
        .I5(QPLL_QPLLOUTREFCLK),
        .I6(\n_19_pipe_lane[3].pipe_user_i ),
        .I7(\n_6_pipe_lane[3].pipe_rate_i ),
        .I8(\n_0_gth_channel.gthe2_channel_i_i_7 ),
        .I9(\n_15_pipe_lane[3].pipe_sync_i ),
        .O1(\n_6_pipe_lane[3].gt_wrapper_i ),
        .O2(\n_17_pipe_lane[3].gt_wrapper_i ),
        .O3(\n_111_pipe_lane[3].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXDATA(PIPE_RXDATA[127:96]),
        .PIPE_RXDATAK(PIPE_RXDATAK[7:6]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[127:96]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .Q({\n_5_pipe_lane[3].pipe_user_i ,\n_6_pipe_lane[3].pipe_user_i ,\n_7_pipe_lane[3].pipe_user_i ,\n_8_pipe_lane[3].pipe_user_i ,\n_9_pipe_lane[3].pipe_user_i ,\n_10_pipe_lane[3].pipe_user_i }),
        .RATE_PHYSTATUS(p_18_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .RXRATE({\n_17_pipe_lane[3].pipe_rate_i ,\n_18_pipe_lane[3].pipe_rate_i ,\n_19_pipe_lane[3].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[3].pipe_rate_i ,\n_14_pipe_lane[3].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_13_pipe_lane[3].pipe_sync_i ),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[3].gt_wrapper_i ),
        .TXMAINCURSOR({\n_23_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_4_pipe_lane[3].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[3].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .p_0_in13_in(p_0_in13_in),
        .p_0_in15_in(p_0_in15_in),
        .pci_exp_rxn(pci_exp_rxn[3]),
        .pci_exp_rxp(pci_exp_rxp[3]),
        .pci_exp_txn(pci_exp_txn[3]),
        .pci_exp_txp(pci_exp_txp[3]),
        .pipe_dmonitorout(pipe_dmonitorout[59:45]),
        .pipe_eyescandataerror(pipe_eyescandataerror[3]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[11:9]),
        .pipe_rxcommadet(pipe_rxcommadet[3]),
        .pipe_rxdisperr(pipe_rxdisperr[31:24]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[3]),
        .pipe_rxnotintable(pipe_rxnotintable[31:24]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[3]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[3]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[3]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[11:9]),
        .pipe_rxsyncdone(pipe_rxsyncdone[3]),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[3]),
        .pipe_txphaligndone(pipe_txphaligndone[3]),
        .pipe_txphinitdone(pipe_txphinitdone[3]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk),
        .txsyncallin(txsyncallin));
pcie3_7x_0_pcie3_7x_0_pipe_drp_13 \pipe_lane[3].pipe_drp_i 
       (.DRPADDR({\n_7_pipe_lane[3].pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp_i ,\n_12_pipe_lane[3].pipe_drp_i ,\n_13_pipe_lane[3].pipe_drp_i ,\n_14_pipe_lane[3].pipe_drp_i ,\n_15_pipe_lane[3].pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[3].pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp_i ,\n_31_pipe_lane[3].pipe_drp_i ,\n_32_pipe_lane[3].pipe_drp_i ,\n_33_pipe_lane[3].pipe_drp_i }),
        .DRP_DONE(p_36_out),
        .DRP_FSM(O13),
        .DRP_START(DRP_START0),
        .DRP_X16(DRP_X160),
        .DRP_X16X20_MODE(DRP_X16X20_MODE062_out),
        .I1(O2),
        .O1(\n_16_pipe_lane[3].pipe_drp_i ),
        .O2(\n_17_pipe_lane[3].pipe_drp_i ),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[35:27]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[63:48]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[3]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[3]),
        .rst_gtreset(rst_gtreset));
pcie3_7x_0_pcie3_7x_0_pipe_eq_14 \pipe_lane[3].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O30),
        .I1(n_23_pipe_reset_i),
        .I2(CLK),
        .O24(O24),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[7:6]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[3]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[23:18]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[11:9]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[15:12]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[7:6]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[23:18]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[3]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[15:12]),
        .TXMAINCURSOR({\n_23_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_24_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_25_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_26_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_27_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_28_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_29_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_30_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_31_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_32_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_33_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_34_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_18_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_19_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_20_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_21_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_22_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .p_0_in__0(p_0_in__0),
        .p_43_out(p_43_out),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel));
pcie3_7x_0_pcie3_7x_0_pipe_rate_15 \pipe_lane[3].pipe_rate_i 
       (.D(rate_idle[3]),
        .GT_TXPMARESET012_out(GT_TXPMARESET012_out),
        .I1(CLK),
        .I2(D[3]),
        .I3(QPLL_QPLLLOCK),
        .I4(RATE_MMCM_LOCK),
        .I5(n_23_pipe_reset_i),
        .O1(\n_6_pipe_lane[3].pipe_rate_i ),
        .O2(p_46_out),
        .O3(p_45_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_36_out),
        .RATE_DRP_START(p_0_in4_in),
        .RATE_DRP_X16(p_0_in5_in),
        .RATE_DRP_X16X20_MODE(p_0_in61_in),
        .RATE_PHYSTATUS(p_18_out),
        .RATE_RESETOVRD_DONE(\n_20_pipe_lane[3].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_19_pipe_lane[3].pipe_sync_i ),
        .RXRATE({\n_17_pipe_lane[3].pipe_rate_i ,\n_18_pipe_lane[3].pipe_rate_i ,\n_19_pipe_lane[3].pipe_rate_i }),
        .RXSYSCLKSEL({\n_13_pipe_lane[3].pipe_rate_i ,\n_14_pipe_lane[3].pipe_rate_i }),
        .SYNC_RXDLYEN(\n_13_pipe_lane[3].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[3].pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .USER_PCLK_SEL(O15[3]),
        .USER_RATE_DONE(\n_9_pipe_lane[3].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[3].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[3].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[3].gt_wrapper_i ),
        .out({rst_txsync_start,O3[0]}),
        .out0(O18),
        .p_0_in13_in(p_0_in13_in),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in7_in_0(p_0_in7_in_8),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_7),
        .p_43_out(p_43_out),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[3]));
pcie3_7x_0_pcie3_7x_0_pipe_sync_16 \pipe_lane[3].pipe_sync_i 
       (.D(rate_idle[3]),
        .I1(CLK),
        .I2(RATE_MMCM_LOCK),
        .I3(\n_1_pipe_lane[0].pipe_user_i ),
        .I4(SYNC_RXPHALIGNDONE_M),
        .I5(\n_111_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[3].pipe_sync_i ),
        .O2(\n_15_pipe_lane[3].pipe_sync_i ),
        .O3(\n_16_pipe_lane[3].pipe_sync_i ),
        .O4(\n_17_pipe_lane[3].pipe_sync_i ),
        .O5(\n_18_pipe_lane[3].pipe_sync_i ),
        .O6(\n_19_pipe_lane[3].pipe_sync_i ),
        .O7(\n_20_pipe_lane[3].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .SYNC_FSM_TX(O12),
        .SYNC_GEN3(p_43_out),
        .SYNC_RXCDRLOCK(\n_13_pipe_lane[3].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[3].pipe_sync_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_10_pipe_lane[3].pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[3].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .p_0_in7_in(p_0_in7_in_8),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_7),
        .pipe_rxsyncdone(pipe_rxsyncdone[3]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[27:21]),
        .txsyncallin(txsyncallin));
pcie3_7x_0_pcie3_7x_0_pipe_user_17 \pipe_lane[3].pipe_user_i 
       (.D(rate_idle[3]),
        .I1(CLK),
        .I2(\n_6_pipe_lane[3].gt_wrapper_i ),
        .I3(\n_17_pipe_lane[3].gt_wrapper_i ),
        .I4(p_18_out),
        .I5(n_23_pipe_reset_i),
        .O1(\n_0_pipe_lane[3].pipe_user_i ),
        .O15(O15[3]),
        .O2(\n_13_pipe_lane[3].pipe_user_i ),
        .O23(O23),
        .O24(O24),
        .O3(\n_16_pipe_lane[3].pipe_user_i ),
        .O4(\n_17_pipe_lane[3].pipe_user_i ),
        .O5(\n_18_pipe_lane[3].pipe_user_i ),
        .O6(\n_19_pipe_lane[3].pipe_user_i ),
        .O7(\n_20_pipe_lane[3].pipe_user_i ),
        .O8(p_54_out),
        .O9(\n_22_pipe_lane[3].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .Q({\n_5_pipe_lane[3].pipe_user_i ,\n_6_pipe_lane[3].pipe_user_i ,\n_7_pipe_lane[3].pipe_user_i ,\n_8_pipe_lane[3].pipe_user_i ,\n_9_pipe_lane[3].pipe_user_i ,\n_10_pipe_lane[3].pipe_user_i }),
        .RST_IDLE(O3[0]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_4_pipe_lane[3].pipe_user_i ),
        .USER_RATE_DONE(\n_9_pipe_lane[3].pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_24_pipe_lane[3].pipe_rate_i ),
        .USER_RESETOVRD_START(\n_11_pipe_lane[3].pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[3].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_8),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_7),
        .p_2_in(p_2_in_6),
        .p_43_out(p_43_out),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxstatus(pipe_rxstatus[11]));
pcie3_7x_0_pcie3_7x_0_pipe_reset pipe_reset_i
       (.D(D),
        .DRP_START0(DRP_START0),
        .DRP_START031_out(DRP_START031_out),
        .DRP_START036_out(DRP_START036_out),
        .DRP_START056_out(DRP_START056_out),
        .DRP_X160(DRP_X160),
        .DRP_X16033_out(DRP_X16033_out),
        .DRP_X16038_out(DRP_X16038_out),
        .DRP_X16058_out(DRP_X16058_out),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .DRP_X16X20_MODE040_out(DRP_X16X20_MODE040_out),
        .DRP_X16X20_MODE060_out(DRP_X16X20_MODE060_out),
        .DRP_X16X20_MODE062_out(DRP_X16X20_MODE062_out),
        .I1(CLK),
        .I2(RATE_MMCM_LOCK),
        .I3(O2),
        .I4(reset_n_reg2),
        .O1(n_23_pipe_reset_i),
        .RST_DCLK_RESET(rst_dclk_reset),
        .RST_DRP_DONE({p_36_out,p_91_out,p_146_out,p_201_out}),
        .RST_PHYSTATUS({p_18_out,p_73_out,p_128_out,p_183_out}),
        .RST_RATE_IDLE(rate_idle),
        .RST_RESETDONE({p_54_out,p_109_out,p_164_out,p_218_out}),
        .RST_RXCDRLOCK({\n_13_pipe_lane[3].pipe_user_i ,\n_15_pipe_lane[2].pipe_user_i ,\n_13_pipe_lane[1].pipe_user_i ,\n_16_pipe_lane[0].pipe_user_i }),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .RST_TXSYNC_DONE({\n_19_pipe_lane[3].pipe_sync_i ,\n_19_pipe_lane[2].pipe_sync_i ,\n_19_pipe_lane[1].pipe_sync_i ,\n_20_pipe_lane[0].pipe_sync_i }),
        .SR(n_20_pipe_reset_i),
        .out({O3[1],rst_txsync_start,O3[0]}),
        .p_0_in30_in(p_0_in30_in),
        .p_0_in32_in(p_0_in32_in),
        .p_0_in34_in(p_0_in34_in),
        .p_0_in35_in(p_0_in35_in),
        .p_0_in37_in(p_0_in37_in),
        .p_0_in39_in(p_0_in39_in),
        .p_0_in4_in(p_0_in4_in),
        .p_0_in55_in(p_0_in55_in),
        .p_0_in57_in(p_0_in57_in),
        .p_0_in59_in(p_0_in59_in),
        .p_0_in5_in(p_0_in5_in),
        .p_0_in61_in(p_0_in61_in),
        .p_0_in__0(p_0_in__0),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy));
pcie3_7x_0_pcie3_7x_0_qpll_reset \qpll_reset.qpll_reset_i 
       (.I1(QPLL_QPLLLOCK),
        .I2(CLK),
        .I3(RATE_MMCM_LOCK),
        .PIPETXRATE(PIPETXRATE),
        .QRST_CPLLLOCK(D),
        .QRST_DRP_DONE(qdrp_done),
        .QRST_FSM(Q),
        .QRST_QPLLPD_IN({p_46_out,p_101_out,p_156_out,p_210_out}),
        .QRST_QPLLRESET_IN({p_45_out,p_100_out,p_155_out,p_209_out}),
        .SR(n_20_pipe_reset_i),
        .pipe_qrst_idle(pipe_qrst_idle),
        .qpllpd(qpllpd),
        .qrst_drp_start(qrst_drp_start),
        .qrst_ovrd(qrst_ovrd),
        .qrst_qpllreset(qrst_qpllreset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(1'b1),
        .Q(reset_n_reg1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_drp" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_drp
   (QPLL_DRP_DONE,
    Q,
    O7,
    O1,
    O2,
    qpll_drp_en,
    qpll_drp_we,
    O26,
    O27,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    I1,
    qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_DRP_GEN3,
    QPLL_DRP_OVRD,
    D);
  output QPLL_DRP_DONE;
  output [1:0]Q;
  output O7;
  output [7:0]O1;
  output [15:0]O2;
  output qpll_drp_en;
  output qpll_drp_we;
  output O26;
  output O27;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input I1;
  input qpll_drp_rdy;
  input QPLL_QPLLLOCK;
  input QPLL_DRP_GEN3;
  input QPLL_DRP_OVRD;
  input [15:0]D;

  wire [15:0]D;
  wire I1;
  wire [7:0]O1;
  wire [15:0]O2;
  wire O26;
  wire O27;
  wire O7;
  wire [1:0]Q;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [15:0]di;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]fsm;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1 ;
  wire \n_0_addr[1]_i_1 ;
  wire \n_0_addr[2]_i_1 ;
  wire \n_0_addr[3]_i_1 ;
  wire \n_0_addr[4]_i_1 ;
  wire \n_0_addr[5]_i_1 ;
  wire \n_0_addr[7]_i_1 ;
  wire \n_0_crscode[0]_i_1 ;
  wire \n_0_crscode[1]_i_1 ;
  wire \n_0_crscode[2]_i_1 ;
  wire \n_0_crscode[3]_i_1 ;
  wire \n_0_crscode[4]_i_1 ;
  wire \n_0_crscode[5]_i_1 ;
  wire \n_0_crscode[5]_i_2 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[11]_i_2 ;
  wire \n_0_di[12]_i_2 ;
  wire \n_0_di[13]_i_2 ;
  wire \n_0_di[14]_i_2 ;
  wire \n_0_di[15]_i_2 ;
  wire n_0_done_i_2__0;
  wire \n_0_fsm[0]_i_2__1 ;
  wire \n_0_fsm[1]_i_2__2 ;
  wire \n_0_fsm[1]_i_3__0 ;
  wire \n_0_fsm[7]_i_2 ;
  wire \n_0_fsm[8]_i_2 ;
  wire \n_0_fsm[8]_i_3 ;
  wire \n_0_fsm[8]_i_4 ;
  wire \n_0_fsm[8]_i_5 ;
  wire \n_0_fsm[8]_i_6 ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_fsm_reg[8] ;
  wire \n_0_gth_common.gthe2_common_i_i_4 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[2]_i_2 ;
  wire \n_0_index[2]_i_3 ;
  wire \n_0_index[2]_i_4 ;
  wire \n_0_index[2]_i_5 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__0 ;
  wire \n_0_load_cnt[1]_i_1 ;
  wire \n_0_load_cnt[1]_i_2 ;
  wire n_0_mode_i_1__0;
  wire n_0_mode_i_2__0;
  wire n_0_mode_reg;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[0]_i_1 ));
LUT3 #(
    .INIT(8'h45)) 
     \addr[1]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[1]_i_1 ));
LUT3 #(
    .INIT(8'h71)) 
     \addr[2]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[2]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[3]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[4]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[4]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[5]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[0]_i_1 ),
        .Q(O1[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[1]_i_1 ),
        .Q(O1[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[2]_i_1 ),
        .Q(O1[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[3]_i_1 ),
        .Q(O1[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[4]_i_1 ),
        .Q(O1[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[5]_i_1 ),
        .Q(O1[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(O1[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[7]_i_1 ),
        .Q(O1[7]),
        .R(RST_DCLK_RESET));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1 ));
LUT4 #(
    .INIT(16'hE000)) 
     \crscode[5]_i_1 
       (.I0(ovrd_reg2),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_crscode[5]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[0]_i_1 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[1]_i_1 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[2]_i_1 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[3]_i_1 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[4]_i_1 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[5]_i_2 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[0]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .O(di[0]));
LUT5 #(
    .INIT(32'h0CCCCC5C)) 
     \di[10]_i_1 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .O(di[10]));
LUT5 #(
    .INIT(32'hBBBB8B88)) 
     \di[11]_i_1 
       (.I0(\n_0_di[11]_i_2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[11]),
        .O(di[11]));
LUT5 #(
    .INIT(32'h0000D88D)) 
     \di[11]_i_2 
       (.I0(\n_0_index_reg[0] ),
        .I1(ovrd_reg2),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[1] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di[11]_i_2 ));
LUT6 #(
    .INIT(64'h00F9FFFF00090000)) 
     \di[12]_i_1 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_di[12]_i_2 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(do_reg2[12]),
        .O(di[12]));
LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .O(\n_0_di[12]_i_2 ));
LUT6 #(
    .INIT(64'h0FFFFF9F000F0090)) 
     \di[13]_i_1 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_di[13]_i_2 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[13]),
        .O(di[13]));
LUT3 #(
    .INIT(8'hFE)) 
     \di[13]_i_2 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .O(\n_0_di[13]_i_2 ));
LUT6 #(
    .INIT(64'h0FFFFF6F000F0060)) 
     \di[14]_i_1 
       (.I0(\n_0_crscode_reg[4] ),
        .I1(\n_0_di[14]_i_2 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[14]),
        .O(di[14]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \di[14]_i_2 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[1] ),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[2] ),
        .O(\n_0_di[14]_i_2 ));
LUT5 #(
    .INIT(32'h76FF1000)) 
     \di[15]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_di[15]_i_2 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[15]),
        .O(di[15]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \di[15]_i_2 
       (.I0(\n_0_crscode_reg[5] ),
        .I1(\n_0_crscode_reg[4] ),
        .I2(\n_0_crscode_reg[3] ),
        .I3(\n_0_crscode_reg[1] ),
        .I4(\n_0_crscode_reg[0] ),
        .I5(\n_0_crscode_reg[2] ),
        .O(\n_0_di[15]_i_2 ));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[1]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[1]),
        .O(di[1]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[2]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[2]),
        .O(di[2]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[3]),
        .O(di[3]));
LUT6 #(
    .INIT(64'h4CC84CC84CCD4CC8)) 
     \di[4]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[4]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(gen3_reg2),
        .O(di[4]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[5]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .O(di[5]));
LUT6 #(
    .INIT(64'h4DC84DCD4DC84DC8)) 
     \di[6]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[6]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(gen3_reg2),
        .I5(n_0_mode_reg),
        .O(di[6]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[7]),
        .O(di[7]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[8]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[8]),
        .I3(\n_0_index_reg[0] ),
        .O(di[8]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[9]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[9]),
        .O(di[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di[0]),
        .Q(O2[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di[10]),
        .Q(O2[10]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di[11]),
        .Q(O2[11]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di[12]),
        .Q(O2[12]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di[13]),
        .Q(O2[13]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di[14]),
        .Q(O2[14]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di[15]),
        .Q(O2[15]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di[1]),
        .Q(O2[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di[2]),
        .Q(O2[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di[3]),
        .Q(O2[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di[4]),
        .Q(O2[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di[5]),
        .Q(O2[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di[6]),
        .Q(O2[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di[7]),
        .Q(O2[7]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di[8]),
        .Q(O2[8]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di[9]),
        .Q(O2[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     done_i_1__0
       (.I0(n_0_done_i_2__0),
        .I1(Q[0]),
        .I2(start_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[6] ),
        .I5(\n_0_fsm_reg[8] ),
        .O(done));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     done_i_2__0
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(Q[1]),
        .I4(\n_0_fsm_reg[5] ),
        .O(n_0_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(QPLL_DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFF444FFFFFFFF)) 
     \fsm[0]_i_1__5 
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(qplllock_reg2),
        .I3(\n_0_fsm_reg[8] ),
        .I4(\n_0_fsm[0]_i_2__1 ),
        .I5(\n_0_fsm[8]_i_2 ),
        .O(fsm[0]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     \fsm[0]_i_2__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(n_0_mode_reg),
        .O(\n_0_fsm[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
     \fsm[1]_i_1__5 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(start_reg2),
        .I2(Q[0]),
        .I3(\n_0_fsm[1]_i_2__2 ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_fsm[1]_i_3__0 ),
        .O(fsm[1]));
LUT2 #(
    .INIT(4'h8)) 
     \fsm[1]_i_2__2 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .O(\n_0_fsm[1]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'hAAAA02AA)) 
     \fsm[1]_i_3__0 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(n_0_mode_reg),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_fsm[1]_i_3__0 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[2]_i_1__1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(\n_0_fsm_reg[1] ),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__5 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[2] ),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__5 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[3] ),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .O(fsm[6]));
LUT6 #(
    .INIT(64'hAAAA800080008000)) 
     \fsm[7]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm[7]_i_2 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_fsm_reg[6] ),
        .I4(Q[1]),
        .I5(qplllock_reg2),
        .O(fsm[7]));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[7]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_fsm[7]_i_2 ));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[8]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(qplllock_reg2),
        .I2(\n_0_fsm_reg[8] ),
        .I3(Q[1]),
        .O(fsm[8]));
LUT4 #(
    .INIT(16'h0012)) 
     \fsm[8]_i_2 
       (.I0(\n_0_fsm[8]_i_3 ),
        .I1(\n_0_fsm[8]_i_4 ),
        .I2(\n_0_fsm[8]_i_5 ),
        .I3(\n_0_fsm[8]_i_6 ),
        .O(\n_0_fsm[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h0116)) 
     \fsm[8]_i_3 
       (.I0(Q[0]),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_3 ));
LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[8]_i_4 
       (.I0(Q[0]),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h00010116)) 
     \fsm[8]_i_5 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(Q[1]),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hFFFEFEE8)) 
     \fsm[8]_i_6 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(Q[1]),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_6 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\n_0_fsm_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\n_0_fsm_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\n_0_fsm_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\n_0_fsm_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\n_0_fsm_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\n_0_fsm_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(\n_0_fsm_reg[8] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h01040000)) 
     \gth_common.gthe2_common_i_i_1 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(Q[0]),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_gth_common.gthe2_common_i_i_4 ),
        .O(qpll_drp_en));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     \gth_common.gthe2_common_i_i_2 
       (.I0(\n_0_gth_common.gthe2_common_i_i_4 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(Q[0]),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .O(qpll_drp_we));
LUT5 #(
    .INIT(32'h00000001)) 
     \gth_common.gthe2_common_i_i_4 
       (.I0(\n_0_fsm_reg[8] ),
        .I1(Q[1]),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .O(\n_0_gth_common.gthe2_common_i_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \gth_common.gthe2_common_i_i_5 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .O(O26));
LUT2 #(
    .INIT(4'h1)) 
     \gth_common.gthe2_common_i_i_6 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .O(O27));
LUT3 #(
    .INIT(8'h01)) 
     \gth_common.gthe2_common_i_i_7 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_fsm_reg[8] ),
        .O(O7));
LUT4 #(
    .INIT(16'h0F80)) 
     \index[0]_i_1 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_fsm[1]_i_3__0 ),
        .I2(\n_0_index[2]_i_3 ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1 ));
LUT5 #(
    .INIT(32'h20FF8000)) 
     \index[1]_i_1 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_fsm[1]_i_3__0 ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1 ));
LUT6 #(
    .INIT(64'h0A00FFFF80000000)) 
     \index[2]_i_1 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_index[2]_i_3 ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1 ));
LUT4 #(
    .INIT(16'h0002)) 
     \index[2]_i_2 
       (.I0(n_0_done_i_2__0),
        .I1(Q[0]),
        .I2(\n_0_fsm_reg[8] ),
        .I3(\n_0_fsm_reg[4] ),
        .O(\n_0_index[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFDD5)) 
     \index[2]_i_3 
       (.I0(\n_0_index[2]_i_4 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[3] ),
        .I4(\n_0_fsm_reg[2] ),
        .I5(\n_0_index[2]_i_5 ),
        .O(\n_0_index[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \index[2]_i_4 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(Q[1]),
        .I2(\n_0_fsm_reg[8] ),
        .O(\n_0_index[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
     \index[2]_i_5 
       (.I0(Q[0]),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[2] ),
        .I5(\n_0_fsm_reg[1] ),
        .O(\n_0_index[2]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[0]_i_1 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[1]_i_1 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[2]_i_1 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0004000000040004)) 
     \load_cnt[0]_i_1__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(Q[0]),
        .I3(\n_0_load_cnt[1]_i_2 ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\n_0_load_cnt[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0004000400040000)) 
     \load_cnt[1]_i_1 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(Q[0]),
        .I3(\n_0_load_cnt[1]_i_2 ),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(\n_0_load_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \load_cnt[1]_i_2 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(Q[1]),
        .I5(\n_0_fsm_reg[8] ),
        .O(\n_0_load_cnt[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[1]_i_1 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000022000022222)) 
     mode_i_1__0
       (.I0(n_0_mode_reg),
        .I1(Q[0]),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[1] ),
        .I4(\n_0_load_cnt[1]_i_2 ),
        .I5(n_0_mode_i_2__0),
        .O(n_0_mode_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     mode_i_2__0
       (.I0(\n_0_fsm_reg[8] ),
        .I1(Q[1]),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .I5(\n_0_fsm_reg[4] ),
        .O(n_0_mode_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__0),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(QPLL_DRP_OVRD),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(qpll_drp_rdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(QPLL_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_reset" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_reset
   (QRST_FSM,
    qrst_drp_start,
    pipe_qrst_idle,
    qrst_ovrd,
    qrst_qpllreset,
    qpllpd,
    SR,
    I1,
    I2,
    QRST_CPLLLOCK,
    I3,
    QRST_DRP_DONE,
    QRST_QPLLRESET_IN,
    PIPETXRATE,
    QRST_QPLLPD_IN);
  output [11:0]QRST_FSM;
  output qrst_drp_start;
  output pipe_qrst_idle;
  output qrst_ovrd;
  output qrst_qpllreset;
  output qpllpd;
  input [0:0]SR;
  input I1;
  input I2;
  input [3:0]QRST_CPLLLOCK;
  input I3;
  input [0:0]QRST_DRP_DONE;
  input [3:0]QRST_QPLLRESET_IN;
  input [1:0]PIPETXRATE;
  input [3:0]QRST_QPLLPD_IN;

  wire I1;
  wire I2;
  wire I3;
  wire [1:0]PIPETXRATE;
  wire [3:0]QRST_CPLLLOCK;
  wire [0:0]QRST_DRP_DONE;
  wire [11:0]QRST_FSM;
  wire [3:0]QRST_QPLLPD_IN;
  wire [3:0]QRST_QPLLRESET_IN;
  wire [0:0]SR;
  wire [3:0]cplllock_reg1;
  wire [3:0]cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire [11:0]fsm;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_fsm[11]_i_3 ;
  wire \n_0_fsm[11]_i_4 ;
  wire \n_0_fsm[11]_i_5 ;
  wire \n_0_fsm[11]_i_6 ;
  wire \n_0_fsm[11]_i_7 ;
  wire \n_0_fsm[1]_i_2 ;
  wire \n_0_fsm[2]_i_2 ;
  wire \n_0_fsm[2]_i_3 ;
  wire \n_0_fsm[3]_i_2 ;
  wire n_0_ovrd_i_1;
  wire n_0_ovrd_i_2;
  wire n_0_ovrd_i_3;
  wire n_0_ovrd_i_4;
  wire n_0_ovrd_i_5;
  wire n_0_ovrd_i_6;
  wire n_0_pipe_qrst_idle_INST_0_i_1;
  wire n_0_pipe_qrst_idle_INST_0_i_2;
  wire n_0_qpllpd_i_1;
  wire n_0_qpllpd_i_10;
  wire n_0_qpllpd_i_11;
  wire n_0_qpllpd_i_2;
  wire n_0_qpllpd_i_3;
  wire n_0_qpllpd_i_4;
  wire n_0_qpllpd_i_5;
  wire n_0_qpllpd_i_6;
  wire n_0_qpllpd_i_7;
  wire n_0_qpllpd_i_8;
  wire n_0_qpllpd_i_9;
  wire n_0_qpllreset_i_1;
  wire n_0_qpllreset_i_10;
  wire n_0_qpllreset_i_11;
  wire n_0_qpllreset_i_12;
  wire n_0_qpllreset_i_2;
  wire n_0_qpllreset_i_3;
  wire n_0_qpllreset_i_5;
  wire n_0_qpllreset_i_6;
  wire n_0_qpllreset_i_7;
  wire n_0_qpllreset_i_8;
  wire n_0_qpllreset_i_9;
  wire n_0_start_reg1_i_2;
  wire pipe_qrst_idle;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire [3:0]qpllpd_in_reg1;
  wire [3:0]qpllpd_in_reg2;
  wire qpllreset;
  wire [3:0]qpllreset_in_reg1;
  wire [3:0]qpllreset_in_reg2;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[0]),
        .Q(cplllock_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[1]),
        .Q(cplllock_reg1[1]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[2]),
        .Q(cplllock_reg1[2]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[3]),
        .Q(cplllock_reg1[3]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_DRP_DONE),
        .Q(drp_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(SR));
LUT5 #(
    .INIT(32'hAAAAA888)) 
     \fsm[0]_i_1__3 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[9]),
        .I3(qplllock_reg2),
        .I4(QRST_FSM[11]),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'hAA808080)) 
     \fsm[10]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[7]),
        .I2(drp_done_reg2),
        .I3(QRST_FSM[5]),
        .I4(qplllock_reg2),
        .O(fsm[10]));
LUT2 #(
    .INIT(4'h8)) 
     \fsm[11]_i_2 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[10]),
        .O(fsm[11]));
LUT4 #(
    .INIT(16'h0012)) 
     \fsm[11]_i_3 
       (.I0(\n_0_fsm[11]_i_4 ),
        .I1(\n_0_fsm[11]_i_5 ),
        .I2(\n_0_fsm[11]_i_6 ),
        .I3(\n_0_fsm[11]_i_7 ),
        .O(\n_0_fsm[11]_i_3 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \fsm[11]_i_4 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\n_0_fsm[11]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     \fsm[11]_i_5 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\n_0_fsm[11]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT6 #(
    .INIT(64'h0000000100010116)) 
     \fsm[11]_i_6 
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(\n_0_fsm[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     \fsm[11]_i_7 
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(\n_0_fsm[11]_i_7 ));
LUT2 #(
    .INIT(4'hB)) 
     \fsm[1]_i_1__3 
       (.I0(\n_0_fsm[1]_i_2 ),
        .I1(\n_0_fsm[11]_i_3 ),
        .O(fsm[1]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
     \fsm[1]_i_2 
       (.I0(qplllock_reg2),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[1]),
        .I3(cplllock_reg2[0]),
        .I4(cplllock_reg2[2]),
        .I5(QRST_FSM[1]),
        .O(\n_0_fsm[1]_i_2 ));
LUT4 #(
    .INIT(16'hA808)) 
     \fsm[2]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(\n_0_fsm[2]_i_2 ),
        .I2(QRST_FSM[2]),
        .I3(\n_0_fsm[2]_i_3 ),
        .O(fsm[2]));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \fsm[2]_i_2 
       (.I0(qplllock_reg2),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[1]),
        .I3(cplllock_reg2[0]),
        .I4(cplllock_reg2[2]),
        .I5(QRST_FSM[1]),
        .O(\n_0_fsm[2]_i_2 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \fsm[2]_i_3 
       (.I0(cplllock_reg2[2]),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[1]),
        .I3(cplllock_reg2[3]),
        .I4(mmcm_lock_reg2),
        .O(\n_0_fsm[2]_i_3 ));
LUT6 #(
    .INIT(64'hAA80808080808080)) 
     \fsm[3]_i_1__3 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[3]),
        .I2(drp_done_reg2),
        .I3(QRST_FSM[2]),
        .I4(mmcm_lock_reg2),
        .I5(\n_0_fsm[3]_i_2 ),
        .O(fsm[3]));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[3]_i_2 
       (.I0(cplllock_reg2[3]),
        .I1(cplllock_reg2[1]),
        .I2(cplllock_reg2[0]),
        .I3(cplllock_reg2[2]),
        .O(\n_0_fsm[3]_i_2 ));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[4]_i_1__3 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(drp_done_reg2),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[4]),
        .O(fsm[4]));
LUT5 #(
    .INIT(32'hAA202020)) 
     \fsm[5]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(qplllock_reg2),
        .I2(QRST_FSM[5]),
        .I3(QRST_FSM[4]),
        .I4(drp_done_reg2),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[6]),
        .I2(drp_done_reg2),
        .O(fsm[6]));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[7]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(drp_done_reg2),
        .I2(QRST_FSM[7]),
        .I3(QRST_FSM[6]),
        .O(fsm[7]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[8]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(QRST_FSM[8]),
        .I2(qplllock_reg2),
        .O(fsm[8]));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[9]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(qplllock_reg2),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[8]),
        .O(fsm[9]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(QRST_FSM[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[10]),
        .Q(QRST_FSM[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[11]),
        .Q(QRST_FSM[11]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(QRST_FSM[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(QRST_FSM[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(QRST_FSM[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(QRST_FSM[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(QRST_FSM[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(QRST_FSM[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(QRST_FSM[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(QRST_FSM[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm[9]),
        .Q(QRST_FSM[9]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'hABAEABBFA8A2A880)) 
     ovrd_i_1
       (.I0(n_0_ovrd_i_2),
        .I1(QRST_FSM[2]),
        .I2(n_0_ovrd_i_3),
        .I3(QRST_FSM[0]),
        .I4(n_0_ovrd_i_4),
        .I5(qrst_ovrd),
        .O(n_0_ovrd_i_1));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT6 #(
    .INIT(64'h0000000200000000)) 
     ovrd_i_2
       (.I0(n_0_pipe_qrst_idle_INST_0_i_1),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[1]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[6]),
        .O(n_0_ovrd_i_2));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     ovrd_i_3
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[3]),
        .I2(n_0_ovrd_i_5),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[1]),
        .O(n_0_ovrd_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEE98)) 
     ovrd_i_4
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[4]),
        .I2(n_0_ovrd_i_6),
        .I3(QRST_FSM[3]),
        .I4(n_0_ovrd_i_5),
        .I5(QRST_FSM[6]),
        .O(n_0_ovrd_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     ovrd_i_5
       (.I0(QRST_FSM[11]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[10]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[5]),
        .O(n_0_ovrd_i_5));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     ovrd_i_6
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[11]),
        .I2(QRST_FSM[7]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[9]),
        .I5(QRST_FSM[10]),
        .O(n_0_ovrd_i_6));
FDRE #(
    .INIT(1'b0)) 
     ovrd_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_ovrd_i_1),
        .Q(qrst_ovrd),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     pipe_qrst_idle_INST_0
       (.I0(n_0_pipe_qrst_idle_INST_0_i_1),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[0]),
        .O(pipe_qrst_idle));
LUT2 #(
    .INIT(4'h2)) 
     pipe_qrst_idle_INST_0_i_1
       (.I0(n_0_pipe_qrst_idle_INST_0_i_2),
        .I1(QRST_FSM[3]),
        .O(n_0_pipe_qrst_idle_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT6 #(
    .INIT(64'h0000000000000001)) 
     pipe_qrst_idle_INST_0_i_2
       (.I0(QRST_FSM[11]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[10]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[5]),
        .O(n_0_pipe_qrst_idle_INST_0_i_2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(qplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'hBABABABF8A8A8A80)) 
     qpllpd_i_1
       (.I0(n_0_qpllpd_i_2),
        .I1(n_0_qpllpd_i_3),
        .I2(QRST_FSM[2]),
        .I3(n_0_qpllpd_i_4),
        .I4(QRST_FSM[0]),
        .I5(qpllpd),
        .O(n_0_qpllpd_i_1));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     qpllpd_i_10
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(n_0_qpllpd_i_10));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     qpllpd_i_11
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(n_0_qpllpd_i_11));
LUT6 #(
    .INIT(64'hAAAA808880888088)) 
     qpllpd_i_2
       (.I0(n_0_qpllpd_i_5),
        .I1(QRST_FSM[11]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(QRST_FSM[0]),
        .I5(n_0_qpllpd_i_6),
        .O(n_0_qpllpd_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     qpllpd_i_3
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[6]),
        .I2(n_0_ovrd_i_5),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[0]),
        .O(n_0_qpllpd_i_3));
LUT6 #(
    .INIT(64'hFFFEFFE9FFFEFEE8)) 
     qpllpd_i_4
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[4]),
        .I2(QRST_FSM[6]),
        .I3(n_0_ovrd_i_5),
        .I4(QRST_FSM[3]),
        .I5(n_0_qpllpd_i_7),
        .O(n_0_qpllpd_i_4));
LUT4 #(
    .INIT(16'h0012)) 
     qpllpd_i_5
       (.I0(n_0_qpllpd_i_8),
        .I1(n_0_qpllpd_i_9),
        .I2(n_0_qpllpd_i_10),
        .I3(n_0_qpllpd_i_11),
        .O(n_0_qpllpd_i_5));
LUT4 #(
    .INIT(16'h8000)) 
     qpllpd_i_6
       (.I0(qpllpd_in_reg2[3]),
        .I1(qpllpd_in_reg2[1]),
        .I2(qpllpd_in_reg2[0]),
        .I3(qpllpd_in_reg2[2]),
        .O(n_0_qpllpd_i_6));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFD)) 
     qpllpd_i_7
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[10]),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[11]),
        .O(n_0_qpllpd_i_7));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     qpllpd_i_8
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(n_0_qpllpd_i_8));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     qpllpd_i_9
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(n_0_qpllpd_i_9));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[0]),
        .Q(qpllpd_in_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[1]),
        .Q(qpllpd_in_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[2]),
        .Q(qpllpd_in_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[3]),
        .Q(qpllpd_in_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[0]),
        .Q(qpllpd_in_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[1]),
        .Q(qpllpd_in_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[2]),
        .Q(qpllpd_in_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[3]),
        .Q(qpllpd_in_reg2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1),
        .Q(qpllpd),
        .R(SR));
LUT4 #(
    .INIT(16'h8F80)) 
     qpllreset_i_1
       (.I0(n_0_qpllreset_i_2),
        .I1(n_0_qpllreset_i_3),
        .I2(qpllreset),
        .I3(qrst_qpllreset),
        .O(n_0_qpllreset_i_1));
LUT6 #(
    .INIT(64'hFEF9FEF9FEF9FEE8)) 
     qpllreset_i_10
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[6]),
        .I2(n_0_ovrd_i_5),
        .I3(QRST_FSM[3]),
        .I4(n_0_qpllreset_i_12),
        .I5(QRST_FSM[5]),
        .O(n_0_qpllreset_i_10));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     qpllreset_i_11
       (.I0(QRST_FSM[6]),
        .I1(n_0_ovrd_i_5),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[4]),
        .O(n_0_qpllreset_i_11));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFDFFFD)) 
     qpllreset_i_12
       (.I0(QRST_FSM[11]),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[10]),
        .I3(QRST_FSM[8]),
        .I4(drp_done_reg2),
        .I5(QRST_FSM[7]),
        .O(n_0_qpllreset_i_12));
LUT4 #(
    .INIT(16'h0012)) 
     qpllreset_i_2
       (.I0(n_0_qpllreset_i_5),
        .I1(n_0_qpllreset_i_6),
        .I2(n_0_qpllreset_i_7),
        .I3(n_0_qpllreset_i_8),
        .O(n_0_qpllreset_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFF888F8F8)) 
     qpllreset_i_3
       (.I0(n_0_qpllreset_i_9),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[10]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(QRST_FSM[8]),
        .O(n_0_qpllreset_i_3));
LUT5 #(
    .INIT(32'hFFFFFEA4)) 
     qpllreset_i_4
       (.I0(QRST_FSM[2]),
        .I1(n_0_qpllreset_i_10),
        .I2(QRST_FSM[1]),
        .I3(n_0_qpllreset_i_11),
        .I4(QRST_FSM[0]),
        .O(qpllreset));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     qpllreset_i_5
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(n_0_qpllreset_i_5));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     qpllreset_i_6
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(n_0_qpllreset_i_6));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     qpllreset_i_7
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(n_0_qpllreset_i_7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     qpllreset_i_8
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(n_0_qpllreset_i_8));
LUT4 #(
    .INIT(16'h8000)) 
     qpllreset_i_9
       (.I0(qpllreset_in_reg2[3]),
        .I1(qpllreset_in_reg2[1]),
        .I2(qpllreset_in_reg2[0]),
        .I3(qpllreset_in_reg2[2]),
        .O(n_0_qpllreset_i_9));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[0]),
        .Q(qpllreset_in_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[1]),
        .Q(qpllreset_in_reg1[1]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[2]),
        .Q(qpllreset_in_reg1[2]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[3]),
        .Q(qpllreset_in_reg1[3]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[0]),
        .Q(qpllreset_in_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[1]),
        .Q(qpllreset_in_reg2[1]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[2]),
        .Q(qpllreset_in_reg2[2]),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[3]),
        .Q(qpllreset_in_reg2[3]),
        .S(SR));
FDSE #(
    .INIT(1'b1)) 
     qpllreset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1),
        .Q(qrst_qpllreset),
        .S(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(SR));
LUT4 #(
    .INIT(16'h4800)) 
     start_reg1_i_1__3
       (.I0(QRST_FSM[3]),
        .I1(n_0_pipe_qrst_idle_INST_0_i_2),
        .I2(QRST_FSM[6]),
        .I3(n_0_start_reg1_i_2),
        .O(qrst_drp_start));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     start_reg1_i_2
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[2]),
        .O(n_0_start_reg1_i_2));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_wrapper
   (qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    D,
    I1,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    O2,
    O1);
  output qpll_drp_rdy;
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [15:0]D;
  input I1;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input [15:0]O2;
  input [7:0]O1;

  wire [15:0]D;
  wire I1;
  wire [7:0]O1;
  wire [15:0]O2;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000001C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("2.0")) 
     \gth_common.gthe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR(O1),
        .DRPCLK(I1),
        .DRPDI(O2),
        .DRPDO(D),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(QPLL_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(QPLL_QPLLPD),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_rxeq_scan" *) 
module pcie3_7x_0_pcie3_7x_0_rxeq_scan
   (D,
    rxeq_new_txcoeff_req,
    E,
    rxeq_done,
    O1,
    O2,
    O3,
    O4,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    I7,
    O24,
    I8,
    I9,
    I10,
    I11,
    I12);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output [0:0]E;
  output rxeq_done;
  output [17:0]O1;
  output O2;
  output O3;
  output O4;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input I7;
  input O24;
  input [2:0]I8;
  input [3:0]I9;
  input [17:0]I10;
  input [5:0]I11;
  input [5:0]I12;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [17:0]I10;
  wire [5:0]I11;
  wire [5:0]I12;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire [3:0]I9;
  wire [17:0]O1;
  wire O2;
  wire O24;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__2 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__2 ;
  wire n_0_adapt_done_cnt_i_1__2;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__2 ;
  wire \n_0_converge_cnt[11]_i_4__2 ;
  wire \n_0_converge_cnt[11]_i_5__2 ;
  wire \n_0_converge_cnt[11]_i_6__2 ;
  wire \n_0_converge_cnt[15]_i_3__2 ;
  wire \n_0_converge_cnt[15]_i_4__2 ;
  wire \n_0_converge_cnt[15]_i_5__2 ;
  wire \n_0_converge_cnt[15]_i_6__2 ;
  wire \n_0_converge_cnt[19]_i_3__2 ;
  wire \n_0_converge_cnt[19]_i_4__2 ;
  wire \n_0_converge_cnt[19]_i_5__2 ;
  wire \n_0_converge_cnt[19]_i_6__2 ;
  wire \n_0_converge_cnt[22]_i_3__2 ;
  wire \n_0_converge_cnt[22]_i_4__2 ;
  wire \n_0_converge_cnt[22]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_3__2 ;
  wire \n_0_converge_cnt[3]_i_4__2 ;
  wire \n_0_converge_cnt[3]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_6__2 ;
  wire \n_0_converge_cnt[7]_i_3__2 ;
  wire \n_0_converge_cnt[7]_i_4__2 ;
  wire \n_0_converge_cnt[7]_i_5__2 ;
  wire \n_0_converge_cnt[7]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[22] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__2;
  wire n_0_lffs_sel_i_2__2;
  wire \n_0_new_txcoeff[17]_i_1__2 ;
  wire n_0_rxeq_adapt_done_reg_i_2__2;
  wire \n_1_converge_cnt_reg[11]_i_2__2 ;
  wire \n_1_converge_cnt_reg[15]_i_2__2 ;
  wire \n_1_converge_cnt_reg[19]_i_2__2 ;
  wire \n_1_converge_cnt_reg[3]_i_2__2 ;
  wire \n_1_converge_cnt_reg[7]_i_2__2 ;
  wire \n_2_converge_cnt_reg[11]_i_2__2 ;
  wire \n_2_converge_cnt_reg[15]_i_2__2 ;
  wire \n_2_converge_cnt_reg[19]_i_2__2 ;
  wire \n_2_converge_cnt_reg[22]_i_2__2 ;
  wire \n_2_converge_cnt_reg[3]_i_2__2 ;
  wire \n_2_converge_cnt_reg[7]_i_2__2 ;
  wire \n_3_converge_cnt_reg[11]_i_2__2 ;
  wire \n_3_converge_cnt_reg[15]_i_2__2 ;
  wire \n_3_converge_cnt_reg[19]_i_2__2 ;
  wire \n_3_converge_cnt_reg[22]_i_2__2 ;
  wire \n_3_converge_cnt_reg[3]_i_2__2 ;
  wire \n_3_converge_cnt_reg[7]_i_2__2 ;
  wire [17:0]new_txcoeff;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_done;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000F0F0111CDDD)) 
     \FSM_onehot_fsm[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__3 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
     \FSM_onehot_fsm[4]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_2__2 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3__2 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_4__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h000000EF00000000)) 
     \FSM_onehot_fsm[4]_i_2__2 
       (.I0(out[0]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \FSM_onehot_fsm[4]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_5__2 ),
        .I1(\n_0_converge_cnt_reg[1] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_6__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000900000099000)) 
     \FSM_onehot_fsm[4]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[11] ),
        .I2(\n_0_converge_cnt_reg[19] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(\n_0_converge_cnt_reg[22] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__2 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[4]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_8__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__2 ));
LUT6 #(
    .INIT(64'h0100001000000000)) 
     \FSM_onehot_fsm[4]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[2] ),
        .I4(\n_0_converge_cnt_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_9__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_7__2 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm[4]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__2 ));
LUT6 #(
    .INIT(64'hBA000000000000BA)) 
     \FSM_onehot_fsm[4]_i_9__2 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[11] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__2 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_fsm[5]_i_10__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__2 ));
LUT6 #(
    .INIT(64'hAA808080AA80AAAA)) 
     \FSM_onehot_fsm[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__2 ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'h42440000)) 
     \FSM_onehot_fsm[5]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .I1(\n_0_converge_cnt_reg[22] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_fsm[5]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__2 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_converge_cnt_reg[1] ),
        .I4(\n_0_converge_cnt_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_9__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__2 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[5]_i_5__2 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[5]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__2 ));
LUT5 #(
    .INIT(32'h10000008)) 
     \FSM_onehot_fsm[5]_i_7__2 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__2 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[5]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_10__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__2 ));
LUT5 #(
    .INIT(32'h81000000)) 
     \FSM_onehot_fsm[5]_i_9__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__2 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__2 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__2 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__2 ));
LUT5 #(
    .INIT(32'h00FF7000)) 
     adapt_done_cnt_i_1__2
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__2));
LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
     adapt_done_cnt_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__2),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[0]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[10]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[11]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[12]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[13]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[14]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[15]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[16]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[18]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[19]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[20]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[21]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[21]),
        .O(converge_cnt[21]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[22]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[22]),
        .O(converge_cnt[22]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .O(\n_0_converge_cnt[22]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[22]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[22]_i_5__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[7]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__2 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[8]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[9]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__2 ,\n_1_converge_cnt_reg[11]_i_2__2 ,\n_2_converge_cnt_reg[11]_i_2__2 ,\n_3_converge_cnt_reg[11]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__2 ,\n_0_converge_cnt[11]_i_4__2 ,\n_0_converge_cnt[11]_i_5__2 ,\n_0_converge_cnt[11]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__2 ,\n_1_converge_cnt_reg[15]_i_2__2 ,\n_2_converge_cnt_reg[15]_i_2__2 ,\n_3_converge_cnt_reg[15]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__2 ,\n_0_converge_cnt[15]_i_4__2 ,\n_0_converge_cnt[15]_i_5__2 ,\n_0_converge_cnt[15]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__2 ,\n_1_converge_cnt_reg[19]_i_2__2 ,\n_2_converge_cnt_reg[19]_i_2__2 ,\n_3_converge_cnt_reg[19]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__2 ,\n_0_converge_cnt[19]_i_4__2 ,\n_0_converge_cnt[19]_i_5__2 ,\n_0_converge_cnt[19]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[22] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\n_0_converge_cnt_reg[22] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[22]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__2 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED [3:2],\n_2_converge_cnt_reg[22]_i_2__2 ,\n_3_converge_cnt_reg[22]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\n_0_converge_cnt[22]_i_3__2 ,\n_0_converge_cnt[22]_i_4__2 ,\n_0_converge_cnt[22]_i_5__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__2 ,\n_1_converge_cnt_reg[3]_i_2__2 ,\n_2_converge_cnt_reg[3]_i_2__2 ,\n_3_converge_cnt_reg[3]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__2 ,\n_0_converge_cnt[3]_i_4__2 ,\n_0_converge_cnt[3]_i_5__2 ,\n_0_converge_cnt[3]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__2 ,\n_1_converge_cnt_reg[7]_i_2__2 ,\n_2_converge_cnt_reg[7]_i_2__2 ,\n_3_converge_cnt_reg[7]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__2 ,\n_0_converge_cnt[7]_i_4__2 ,\n_0_converge_cnt[7]_i_5__2 ,\n_0_converge_cnt[7]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h4444000F44440000)) 
     lffs_sel_i_1__2
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(n_0_lffs_sel_i_2__2),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(rxeqscan_lffs_sel),
        .O(n_0_lffs_sel_i_1__2));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_lffs_sel_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_lffs_sel_i_1__2),
        .Q(rxeqscan_lffs_sel),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000FF0001010101)) 
     \new_txcoeff[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_new_txcoeff[17]_i_1__2 ));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__2
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(\n_0_FSM_onehot_fsm_reg[1] ),
        .Q(new_txcoeff[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__2 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(O24),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__2
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__2
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__2),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h4500)) 
     rxeq_done_i_1__2
       (.I0(I4[0]),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4[1]),
        .I3(I4[2]),
        .O(rxeq_done));
LUT6 #(
    .INIT(64'h08FFF00008F0F000)) 
     rxeq_lffs_sel_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(I7),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[0]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[0]),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[10]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(O1[10]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[11]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(O1[11]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[12]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(O1[12]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[13]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(O1[13]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[14]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(O1[14]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[15]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(O1[15]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[16]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(O1[16]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'hC083)) 
     \rxeq_new_txcoeff[17]_i_1__2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(I4[1]),
        .I3(I4[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[17]_i_2__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(O1[17]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[1]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[1]),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[2]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[2]),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[3]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[3]),
        .O(O1[3]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[4]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(O1[4]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[5]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(O1[5]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[6]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(O1[6]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[7]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(O1[7]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[8]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(O1[8]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[9]_i_1__2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(O1[9]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__2
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_rxeq_scan" *) 
module pcie3_7x_0_pcie3_7x_0_rxeq_scan_18
   (D,
    rxeq_new_txcoeff_req,
    E,
    rxeq_done,
    O1,
    O2,
    O3,
    O4,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    I7,
    O22,
    I8,
    I9,
    I10,
    I11,
    I12);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output [0:0]E;
  output rxeq_done;
  output [17:0]O1;
  output O2;
  output O3;
  output O4;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input I7;
  input O22;
  input [2:0]I8;
  input [3:0]I9;
  input [17:0]I10;
  input [5:0]I11;
  input [5:0]I12;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [17:0]I10;
  wire [5:0]I11;
  wire [5:0]I12;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire [3:0]I9;
  wire [17:0]O1;
  wire O2;
  wire O22;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__1 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__1 ;
  wire n_0_adapt_done_cnt_i_1__1;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__1 ;
  wire \n_0_converge_cnt[11]_i_4__1 ;
  wire \n_0_converge_cnt[11]_i_5__1 ;
  wire \n_0_converge_cnt[11]_i_6__1 ;
  wire \n_0_converge_cnt[15]_i_3__1 ;
  wire \n_0_converge_cnt[15]_i_4__1 ;
  wire \n_0_converge_cnt[15]_i_5__1 ;
  wire \n_0_converge_cnt[15]_i_6__1 ;
  wire \n_0_converge_cnt[19]_i_3__1 ;
  wire \n_0_converge_cnt[19]_i_4__1 ;
  wire \n_0_converge_cnt[19]_i_5__1 ;
  wire \n_0_converge_cnt[19]_i_6__1 ;
  wire \n_0_converge_cnt[22]_i_3__1 ;
  wire \n_0_converge_cnt[22]_i_4__1 ;
  wire \n_0_converge_cnt[22]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_3__1 ;
  wire \n_0_converge_cnt[3]_i_4__1 ;
  wire \n_0_converge_cnt[3]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_6__1 ;
  wire \n_0_converge_cnt[7]_i_3__1 ;
  wire \n_0_converge_cnt[7]_i_4__1 ;
  wire \n_0_converge_cnt[7]_i_5__1 ;
  wire \n_0_converge_cnt[7]_i_6__1 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[22] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__1;
  wire n_0_lffs_sel_i_2__1;
  wire \n_0_new_txcoeff[17]_i_1__1 ;
  wire n_0_rxeq_adapt_done_reg_i_2__1;
  wire \n_1_converge_cnt_reg[11]_i_2__1 ;
  wire \n_1_converge_cnt_reg[15]_i_2__1 ;
  wire \n_1_converge_cnt_reg[19]_i_2__1 ;
  wire \n_1_converge_cnt_reg[3]_i_2__1 ;
  wire \n_1_converge_cnt_reg[7]_i_2__1 ;
  wire \n_2_converge_cnt_reg[11]_i_2__1 ;
  wire \n_2_converge_cnt_reg[15]_i_2__1 ;
  wire \n_2_converge_cnt_reg[19]_i_2__1 ;
  wire \n_2_converge_cnt_reg[22]_i_2__1 ;
  wire \n_2_converge_cnt_reg[3]_i_2__1 ;
  wire \n_2_converge_cnt_reg[7]_i_2__1 ;
  wire \n_3_converge_cnt_reg[11]_i_2__1 ;
  wire \n_3_converge_cnt_reg[15]_i_2__1 ;
  wire \n_3_converge_cnt_reg[19]_i_2__1 ;
  wire \n_3_converge_cnt_reg[22]_i_2__1 ;
  wire \n_3_converge_cnt_reg[3]_i_2__1 ;
  wire \n_3_converge_cnt_reg[7]_i_2__1 ;
  wire [17:0]new_txcoeff;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_done;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000F0F0111CDDD)) 
     \FSM_onehot_fsm[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__2 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
     \FSM_onehot_fsm[4]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_2__1 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3__1 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_4__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h000000EF00000000)) 
     \FSM_onehot_fsm[4]_i_2__1 
       (.I0(out[0]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \FSM_onehot_fsm[4]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_5__1 ),
        .I1(\n_0_converge_cnt_reg[1] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000900000099000)) 
     \FSM_onehot_fsm[4]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[11] ),
        .I2(\n_0_converge_cnt_reg[19] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(\n_0_converge_cnt_reg[22] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[4]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_8__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__1 ));
LUT6 #(
    .INIT(64'h0100001000000000)) 
     \FSM_onehot_fsm[4]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[2] ),
        .I4(\n_0_converge_cnt_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_9__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_7__1 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm[4]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__1 ));
LUT6 #(
    .INIT(64'hBA000000000000BA)) 
     \FSM_onehot_fsm[4]_i_9__1 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[11] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__1 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_fsm[5]_i_10__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__1 ));
LUT6 #(
    .INIT(64'hAA808080AA80AAAA)) 
     \FSM_onehot_fsm[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__1 ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h42440000)) 
     \FSM_onehot_fsm[5]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .I1(\n_0_converge_cnt_reg[22] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_fsm[5]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__1 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_converge_cnt_reg[1] ),
        .I4(\n_0_converge_cnt_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_9__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__1 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[5]_i_5__1 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[5]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__1 ));
LUT5 #(
    .INIT(32'h10000008)) 
     \FSM_onehot_fsm[5]_i_7__1 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[5]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_10__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__1 ));
LUT5 #(
    .INIT(32'h81000000)) 
     \FSM_onehot_fsm[5]_i_9__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__1 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__1 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__1 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__1 ));
LUT5 #(
    .INIT(32'h00FF7000)) 
     adapt_done_cnt_i_1__1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__1));
LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
     adapt_done_cnt_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[0]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[10]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[11]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[12]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[13]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[14]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[15]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[16]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[18]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[19]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[20]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[21]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[21]),
        .O(converge_cnt[21]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[22]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[22]),
        .O(converge_cnt[22]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .O(\n_0_converge_cnt[22]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[22]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[22]_i_5__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__1 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[8]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[9]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__1 ,\n_1_converge_cnt_reg[11]_i_2__1 ,\n_2_converge_cnt_reg[11]_i_2__1 ,\n_3_converge_cnt_reg[11]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__1 ,\n_0_converge_cnt[11]_i_4__1 ,\n_0_converge_cnt[11]_i_5__1 ,\n_0_converge_cnt[11]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__1 ,\n_1_converge_cnt_reg[15]_i_2__1 ,\n_2_converge_cnt_reg[15]_i_2__1 ,\n_3_converge_cnt_reg[15]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__1 ,\n_0_converge_cnt[15]_i_4__1 ,\n_0_converge_cnt[15]_i_5__1 ,\n_0_converge_cnt[15]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__1 ,\n_1_converge_cnt_reg[19]_i_2__1 ,\n_2_converge_cnt_reg[19]_i_2__1 ,\n_3_converge_cnt_reg[19]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__1 ,\n_0_converge_cnt[19]_i_4__1 ,\n_0_converge_cnt[19]_i_5__1 ,\n_0_converge_cnt[19]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[22] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\n_0_converge_cnt_reg[22] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[22]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__1 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED [3:2],\n_2_converge_cnt_reg[22]_i_2__1 ,\n_3_converge_cnt_reg[22]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\n_0_converge_cnt[22]_i_3__1 ,\n_0_converge_cnt[22]_i_4__1 ,\n_0_converge_cnt[22]_i_5__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__1 ,\n_1_converge_cnt_reg[3]_i_2__1 ,\n_2_converge_cnt_reg[3]_i_2__1 ,\n_3_converge_cnt_reg[3]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__1 ,\n_0_converge_cnt[3]_i_4__1 ,\n_0_converge_cnt[3]_i_5__1 ,\n_0_converge_cnt[3]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__1 ,\n_1_converge_cnt_reg[7]_i_2__1 ,\n_2_converge_cnt_reg[7]_i_2__1 ,\n_3_converge_cnt_reg[7]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__1 ,\n_0_converge_cnt[7]_i_4__1 ,\n_0_converge_cnt[7]_i_5__1 ,\n_0_converge_cnt[7]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h4444000F44440000)) 
     lffs_sel_i_1__1
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(n_0_lffs_sel_i_2__1),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(rxeqscan_lffs_sel),
        .O(n_0_lffs_sel_i_1__1));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_lffs_sel_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_lffs_sel_i_1__1),
        .Q(rxeqscan_lffs_sel),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000FF0001010101)) 
     \new_txcoeff[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_new_txcoeff[17]_i_1__1 ));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__1
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(\n_0_FSM_onehot_fsm_reg[1] ),
        .Q(new_txcoeff[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__1 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(O22),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__1
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__1
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__1),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h4500)) 
     rxeq_done_i_1__1
       (.I0(I4[0]),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4[1]),
        .I3(I4[2]),
        .O(rxeq_done));
LUT6 #(
    .INIT(64'h08FFF00008F0F000)) 
     rxeq_lffs_sel_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(I7),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[0]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[0]),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[10]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(O1[10]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[11]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(O1[11]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[12]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(O1[12]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[13]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(O1[13]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[14]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(O1[14]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[15]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(O1[15]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[16]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(O1[16]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'hC083)) 
     \rxeq_new_txcoeff[17]_i_1__1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(I4[1]),
        .I3(I4[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[17]_i_2__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(O1[17]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[1]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[1]),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[2]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[2]),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[3]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[3]),
        .O(O1[3]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[4]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(O1[4]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[5]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(O1[5]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[6]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(O1[6]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[7]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(O1[7]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[8]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(O1[8]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[9]_i_1__1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(O1[9]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__1
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_rxeq_scan" *) 
module pcie3_7x_0_pcie3_7x_0_rxeq_scan_20
   (D,
    rxeq_new_txcoeff_req,
    E,
    rxeq_done,
    O1,
    O2,
    O3,
    O4,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    I7,
    USER_RXEQ_ADAPT_DONE,
    I8,
    I9,
    I10,
    I11,
    I12);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output [0:0]E;
  output rxeq_done;
  output [17:0]O1;
  output O2;
  output O3;
  output O4;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input I7;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I8;
  input [3:0]I9;
  input [17:0]I10;
  input [5:0]I11;
  input [5:0]I12;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [17:0]I10;
  wire [5:0]I11;
  wire [5:0]I12;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire [3:0]I9;
  wire [17:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__0 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__0 ;
  wire n_0_adapt_done_cnt_i_1__0;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__0 ;
  wire \n_0_converge_cnt[11]_i_4__0 ;
  wire \n_0_converge_cnt[11]_i_5__0 ;
  wire \n_0_converge_cnt[11]_i_6__0 ;
  wire \n_0_converge_cnt[15]_i_3__0 ;
  wire \n_0_converge_cnt[15]_i_4__0 ;
  wire \n_0_converge_cnt[15]_i_5__0 ;
  wire \n_0_converge_cnt[15]_i_6__0 ;
  wire \n_0_converge_cnt[19]_i_3__0 ;
  wire \n_0_converge_cnt[19]_i_4__0 ;
  wire \n_0_converge_cnt[19]_i_5__0 ;
  wire \n_0_converge_cnt[19]_i_6__0 ;
  wire \n_0_converge_cnt[22]_i_3__0 ;
  wire \n_0_converge_cnt[22]_i_4__0 ;
  wire \n_0_converge_cnt[22]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_3__0 ;
  wire \n_0_converge_cnt[3]_i_4__0 ;
  wire \n_0_converge_cnt[3]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_6__0 ;
  wire \n_0_converge_cnt[7]_i_3__0 ;
  wire \n_0_converge_cnt[7]_i_4__0 ;
  wire \n_0_converge_cnt[7]_i_5__0 ;
  wire \n_0_converge_cnt[7]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[22] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__0;
  wire n_0_lffs_sel_i_2__0;
  wire \n_0_new_txcoeff[17]_i_1__0 ;
  wire n_0_rxeq_adapt_done_reg_i_2__0;
  wire \n_1_converge_cnt_reg[11]_i_2__0 ;
  wire \n_1_converge_cnt_reg[15]_i_2__0 ;
  wire \n_1_converge_cnt_reg[19]_i_2__0 ;
  wire \n_1_converge_cnt_reg[3]_i_2__0 ;
  wire \n_1_converge_cnt_reg[7]_i_2__0 ;
  wire \n_2_converge_cnt_reg[11]_i_2__0 ;
  wire \n_2_converge_cnt_reg[15]_i_2__0 ;
  wire \n_2_converge_cnt_reg[19]_i_2__0 ;
  wire \n_2_converge_cnt_reg[22]_i_2__0 ;
  wire \n_2_converge_cnt_reg[3]_i_2__0 ;
  wire \n_2_converge_cnt_reg[7]_i_2__0 ;
  wire \n_3_converge_cnt_reg[11]_i_2__0 ;
  wire \n_3_converge_cnt_reg[15]_i_2__0 ;
  wire \n_3_converge_cnt_reg[19]_i_2__0 ;
  wire \n_3_converge_cnt_reg[22]_i_2__0 ;
  wire \n_3_converge_cnt_reg[3]_i_2__0 ;
  wire \n_3_converge_cnt_reg[7]_i_2__0 ;
  wire [17:0]new_txcoeff;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_done;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000F0F0111CDDD)) 
     \FSM_onehot_fsm[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
     \FSM_onehot_fsm[4]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_2__0 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3__0 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_4__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h000000EF00000000)) 
     \FSM_onehot_fsm[4]_i_2__0 
       (.I0(out[0]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \FSM_onehot_fsm[4]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_5__0 ),
        .I1(\n_0_converge_cnt_reg[1] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000900000099000)) 
     \FSM_onehot_fsm[4]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[11] ),
        .I2(\n_0_converge_cnt_reg[19] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(\n_0_converge_cnt_reg[22] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__0 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[4]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_8__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__0 ));
LUT6 #(
    .INIT(64'h0100001000000000)) 
     \FSM_onehot_fsm[4]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[2] ),
        .I4(\n_0_converge_cnt_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_9__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_7__0 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm[4]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__0 ));
LUT6 #(
    .INIT(64'hBA000000000000BA)) 
     \FSM_onehot_fsm[4]_i_9__0 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[11] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__0 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_fsm[5]_i_10__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__0 ));
LUT6 #(
    .INIT(64'hAA808080AA80AAAA)) 
     \FSM_onehot_fsm[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__0 ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h42440000)) 
     \FSM_onehot_fsm[5]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .I1(\n_0_converge_cnt_reg[22] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_fsm[5]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__0 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_converge_cnt_reg[1] ),
        .I4(\n_0_converge_cnt_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_9__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__0 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[5]_i_5__0 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[5]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__0 ));
LUT5 #(
    .INIT(32'h10000008)) 
     \FSM_onehot_fsm[5]_i_7__0 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__0 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[5]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_10__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__0 ));
LUT5 #(
    .INIT(32'h81000000)) 
     \FSM_onehot_fsm[5]_i_9__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__0 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__0 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__0 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__0 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h00FF7000)) 
     adapt_done_cnt_i_1__0
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__0));
LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
     adapt_done_cnt_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__0),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[10]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[11]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[12]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[13]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[14]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[15]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[16]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[18]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[19]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[20]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[21]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[21]),
        .O(converge_cnt[21]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[22]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[22]),
        .O(converge_cnt[22]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .O(\n_0_converge_cnt[22]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[22]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[22]_i_5__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__0 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[8]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[9]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__0 ,\n_1_converge_cnt_reg[11]_i_2__0 ,\n_2_converge_cnt_reg[11]_i_2__0 ,\n_3_converge_cnt_reg[11]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__0 ,\n_0_converge_cnt[11]_i_4__0 ,\n_0_converge_cnt[11]_i_5__0 ,\n_0_converge_cnt[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__0 ,\n_1_converge_cnt_reg[15]_i_2__0 ,\n_2_converge_cnt_reg[15]_i_2__0 ,\n_3_converge_cnt_reg[15]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__0 ,\n_0_converge_cnt[15]_i_4__0 ,\n_0_converge_cnt[15]_i_5__0 ,\n_0_converge_cnt[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__0 ,\n_1_converge_cnt_reg[19]_i_2__0 ,\n_2_converge_cnt_reg[19]_i_2__0 ,\n_3_converge_cnt_reg[19]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__0 ,\n_0_converge_cnt[19]_i_4__0 ,\n_0_converge_cnt[19]_i_5__0 ,\n_0_converge_cnt[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[22] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\n_0_converge_cnt_reg[22] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[22]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED [3:2],\n_2_converge_cnt_reg[22]_i_2__0 ,\n_3_converge_cnt_reg[22]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\n_0_converge_cnt[22]_i_3__0 ,\n_0_converge_cnt[22]_i_4__0 ,\n_0_converge_cnt[22]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__0 ,\n_1_converge_cnt_reg[3]_i_2__0 ,\n_2_converge_cnt_reg[3]_i_2__0 ,\n_3_converge_cnt_reg[3]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__0 ,\n_0_converge_cnt[3]_i_4__0 ,\n_0_converge_cnt[3]_i_5__0 ,\n_0_converge_cnt[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__0 ,\n_1_converge_cnt_reg[7]_i_2__0 ,\n_2_converge_cnt_reg[7]_i_2__0 ,\n_3_converge_cnt_reg[7]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__0 ,\n_0_converge_cnt[7]_i_4__0 ,\n_0_converge_cnt[7]_i_5__0 ,\n_0_converge_cnt[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h4444000F44440000)) 
     lffs_sel_i_1__0
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(n_0_lffs_sel_i_2__0),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(rxeqscan_lffs_sel),
        .O(n_0_lffs_sel_i_1__0));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_lffs_sel_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_lffs_sel_i_1__0),
        .Q(rxeqscan_lffs_sel),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000FF0001010101)) 
     \new_txcoeff[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_new_txcoeff[17]_i_1__0 ));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__0
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(\n_0_FSM_onehot_fsm_reg[1] ),
        .Q(new_txcoeff[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1__0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__0
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__0
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__0),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h4500)) 
     rxeq_done_i_1__0
       (.I0(I4[0]),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4[1]),
        .I3(I4[2]),
        .O(rxeq_done));
LUT6 #(
    .INIT(64'h08FFF00008F0F000)) 
     rxeq_lffs_sel_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(I7),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[0]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[0]),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[10]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(O1[10]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[11]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(O1[11]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[12]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(O1[12]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[13]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(O1[13]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[14]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(O1[14]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[15]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(O1[15]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[16]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(O1[16]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'hC083)) 
     \rxeq_new_txcoeff[17]_i_1__0 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(I4[1]),
        .I3(I4[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[17]_i_2__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(O1[17]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[1]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[1]),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[2]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[2]),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[3]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[3]),
        .O(O1[3]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[4]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(O1[4]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[5]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(O1[5]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[6]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(O1[6]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[7]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(O1[7]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[8]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(O1[8]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[9]_i_1__0 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(O1[9]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__0
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_rxeq_scan" *) 
module pcie3_7x_0_pcie3_7x_0_rxeq_scan_22
   (D,
    rxeq_new_txcoeff_req,
    E,
    rxeq_done,
    O1,
    O2,
    O3,
    O4,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    I7,
    pipe_rx0_eq_adapt_done,
    I8,
    I9,
    I10,
    I11,
    I12);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output [0:0]E;
  output rxeq_done;
  output [17:0]O1;
  output O2;
  output O3;
  output O4;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input I7;
  input pipe_rx0_eq_adapt_done;
  input [2:0]I8;
  input [3:0]I9;
  input [17:0]I10;
  input [5:0]I11;
  input [5:0]I12;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [17:0]I10;
  wire [5:0]I11;
  wire [5:0]I12;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire [3:0]I9;
  wire [17:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2 ;
  wire n_0_adapt_done_cnt_i_1;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3 ;
  wire \n_0_converge_cnt[11]_i_4 ;
  wire \n_0_converge_cnt[11]_i_5 ;
  wire \n_0_converge_cnt[11]_i_6 ;
  wire \n_0_converge_cnt[15]_i_3 ;
  wire \n_0_converge_cnt[15]_i_4 ;
  wire \n_0_converge_cnt[15]_i_5 ;
  wire \n_0_converge_cnt[15]_i_6 ;
  wire \n_0_converge_cnt[19]_i_3 ;
  wire \n_0_converge_cnt[19]_i_4 ;
  wire \n_0_converge_cnt[19]_i_5 ;
  wire \n_0_converge_cnt[19]_i_6 ;
  wire \n_0_converge_cnt[22]_i_3 ;
  wire \n_0_converge_cnt[22]_i_4 ;
  wire \n_0_converge_cnt[22]_i_5 ;
  wire \n_0_converge_cnt[3]_i_3 ;
  wire \n_0_converge_cnt[3]_i_4 ;
  wire \n_0_converge_cnt[3]_i_5 ;
  wire \n_0_converge_cnt[3]_i_6 ;
  wire \n_0_converge_cnt[7]_i_3 ;
  wire \n_0_converge_cnt[7]_i_4 ;
  wire \n_0_converge_cnt[7]_i_5 ;
  wire \n_0_converge_cnt[7]_i_6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[22] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1;
  wire n_0_lffs_sel_i_2;
  wire \n_0_new_txcoeff[17]_i_1 ;
  wire n_0_rxeq_adapt_done_reg_i_2;
  wire \n_1_converge_cnt_reg[11]_i_2 ;
  wire \n_1_converge_cnt_reg[15]_i_2 ;
  wire \n_1_converge_cnt_reg[19]_i_2 ;
  wire \n_1_converge_cnt_reg[3]_i_2 ;
  wire \n_1_converge_cnt_reg[7]_i_2 ;
  wire \n_2_converge_cnt_reg[11]_i_2 ;
  wire \n_2_converge_cnt_reg[15]_i_2 ;
  wire \n_2_converge_cnt_reg[19]_i_2 ;
  wire \n_2_converge_cnt_reg[22]_i_2 ;
  wire \n_2_converge_cnt_reg[3]_i_2 ;
  wire \n_2_converge_cnt_reg[7]_i_2 ;
  wire \n_3_converge_cnt_reg[11]_i_2 ;
  wire \n_3_converge_cnt_reg[15]_i_2 ;
  wire \n_3_converge_cnt_reg[19]_i_2 ;
  wire \n_3_converge_cnt_reg[22]_i_2 ;
  wire \n_3_converge_cnt_reg[3]_i_2 ;
  wire \n_3_converge_cnt_reg[7]_i_2 ;
  wire [17:0]new_txcoeff;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire pipe_rx0_eq_adapt_done;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_done;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000F0F0111CDDD)) 
     \FSM_onehot_fsm[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__0 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
     \FSM_onehot_fsm[4]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h000000EF00000000)) 
     \FSM_onehot_fsm[4]_i_2 
       (.I0(out[0]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \FSM_onehot_fsm[4]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_5 ),
        .I1(\n_0_converge_cnt_reg[1] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000900000099000)) 
     \FSM_onehot_fsm[4]_i_4 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[11] ),
        .I2(\n_0_converge_cnt_reg[19] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(\n_0_converge_cnt_reg[22] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[4]_i_5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_8 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5 ));
LUT6 #(
    .INIT(64'h0100001000000000)) 
     \FSM_onehot_fsm[4]_i_6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[2] ),
        .I4(\n_0_converge_cnt_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_9 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_7 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm[4]_i_8 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8 ));
LUT6 #(
    .INIT(64'hBA000000000000BA)) 
     \FSM_onehot_fsm[4]_i_9 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[11] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_fsm[5]_i_10 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[5] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_10 ));
LUT6 #(
    .INIT(64'hAA808080AA80AAAA)) 
     \FSM_onehot_fsm[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4 ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h42440000)) 
     \FSM_onehot_fsm[5]_i_3 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .I1(\n_0_converge_cnt_reg[22] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_fsm[5]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_converge_cnt_reg[1] ),
        .I4(\n_0_converge_cnt_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_9 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[5]_i_5 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[5]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_6 ));
LUT5 #(
    .INIT(32'h10000008)) 
     \FSM_onehot_fsm[5]_i_7 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fsm[5]_i_8 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[17] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_10 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8 ));
LUT5 #(
    .INIT(32'h81000000)) 
     \FSM_onehot_fsm[5]_i_9 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2 ));
LUT5 #(
    .INIT(32'h00FF7000)) 
     adapt_done_cnt_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1));
LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
     adapt_done_cnt_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(fsm1),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[10]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[11]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[13]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[18]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[19]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[20]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[21]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[21]),
        .O(converge_cnt[21]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[22]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[22]),
        .O(converge_cnt[22]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_3 
       (.I0(\n_0_converge_cnt_reg[22] ),
        .O(\n_0_converge_cnt[22]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_4 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[22]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[22]_i_5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[22]_i_5 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6 ));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[8]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'hAAA20000)) 
     \converge_cnt[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(out[1]),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[0]),
        .I4(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2 ,\n_1_converge_cnt_reg[11]_i_2 ,\n_2_converge_cnt_reg[11]_i_2 ,\n_3_converge_cnt_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3 ,\n_0_converge_cnt[11]_i_4 ,\n_0_converge_cnt[11]_i_5 ,\n_0_converge_cnt[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2 ,\n_1_converge_cnt_reg[15]_i_2 ,\n_2_converge_cnt_reg[15]_i_2 ,\n_3_converge_cnt_reg[15]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3 ,\n_0_converge_cnt[15]_i_4 ,\n_0_converge_cnt[15]_i_5 ,\n_0_converge_cnt[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2 ,\n_1_converge_cnt_reg[19]_i_2 ,\n_2_converge_cnt_reg[19]_i_2 ,\n_3_converge_cnt_reg[19]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3 ,\n_0_converge_cnt[19]_i_4 ,\n_0_converge_cnt[19]_i_5 ,\n_0_converge_cnt[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[22] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\n_0_converge_cnt_reg[22] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[22]_i_2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED [3:2],\n_2_converge_cnt_reg[22]_i_2 ,\n_3_converge_cnt_reg[22]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\n_0_converge_cnt[22]_i_3 ,\n_0_converge_cnt[22]_i_4 ,\n_0_converge_cnt[22]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2 ,\n_1_converge_cnt_reg[3]_i_2 ,\n_2_converge_cnt_reg[3]_i_2 ,\n_3_converge_cnt_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3 ,\n_0_converge_cnt[3]_i_4 ,\n_0_converge_cnt[3]_i_5 ,\n_0_converge_cnt[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2 ,\n_1_converge_cnt_reg[7]_i_2 ,\n_2_converge_cnt_reg[7]_i_2 ,\n_3_converge_cnt_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3 ,\n_0_converge_cnt[7]_i_4 ,\n_0_converge_cnt[7]_i_5 ,\n_0_converge_cnt[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I12[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h4444000F44440000)) 
     lffs_sel_i_1
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(n_0_lffs_sel_i_2),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(rxeqscan_lffs_sel),
        .O(n_0_lffs_sel_i_1));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_lffs_sel_i_2));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_lffs_sel_i_1),
        .Q(rxeqscan_lffs_sel),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000FF0001010101)) 
     \new_txcoeff[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_new_txcoeff[17]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(\n_0_FSM_onehot_fsm_reg[1] ),
        .Q(new_txcoeff[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_new_txcoeff[17]_i_1 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(pipe_rx0_eq_adapt_done),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h4500)) 
     rxeq_done_i_1
       (.I0(I4[0]),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4[1]),
        .I3(I4[2]),
        .O(rxeq_done));
LUT6 #(
    .INIT(64'h08FFF00008F0F000)) 
     rxeq_lffs_sel_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(I7),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[0]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[0]),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[10]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(O1[10]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[11]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(O1[11]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[12]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(O1[12]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[13]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(O1[13]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[14]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(O1[14]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[15]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(O1[15]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[16]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(O1[16]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'hC083)) 
     \rxeq_new_txcoeff[17]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(I4[1]),
        .I3(I4[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[17]_i_2 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(O1[17]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[1]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[1]),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[2]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[2]),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \rxeq_new_txcoeff[3]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(new_txcoeff[3]),
        .O(O1[3]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[4]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(O1[4]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[5]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(O1[5]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[6]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(O1[6]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[7]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(O1[7]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[8]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(O1[8]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \rxeq_new_txcoeff[9]_i_1 
       (.I0(I4[0]),
        .I1(I4[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(O1[9]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
