

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon May  5 17:02:45 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_mult_one
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.074 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      175|      175| 1.750 us | 1.750 us |  175|  175|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aesl_mux_load_4_3_x_s_fu_106  |aesl_mux_load_4_3_x_s  |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |grp_aesl_mux_load_3_4_x_s_fu_121  |aesl_mux_load_3_4_x_s  |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      174|      174|        58|          -|          -|     3|    no    |
        | + Loop 1.1      |       56|       56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |       12|       12|         3|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      148|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|      104|      291|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|       34|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      3|      138|      508|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------------+---------+-------+----+-----+-----+
    |             Instance             |           Module           | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------------------+----------------------------+---------+-------+----+-----+-----+
    |grp_aesl_mux_load_3_4_x_s_fu_121  |aesl_mux_load_3_4_x_s       |        0|      0|  34|  104|    0|
    |grp_aesl_mux_load_4_3_x_s_fu_106  |aesl_mux_load_4_3_x_s       |        0|      0|  34|  147|    0|
    |matrix_mult_AXILiteS_s_axi_U      |matrix_mult_AXILiteS_s_axi  |        0|      0|  36|   40|    0|
    +----------------------------------+----------------------------+---------+-------+----+-----+-----+
    |Total                             |                            |        0|      0| 104|  291|    0|
    +----------------------------------+----------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln15_fu_212_p2               |     *    |      3|  0|  20|          32|          32|
    |add_ln15_1_fu_185_p2             |     +    |      0|  0|  15|           5|           5|
    |i_fu_141_p2                      |     +    |      0|  0|   9|           2|           1|
    |j_fu_175_p2                      |     +    |      0|  0|  11|           3|           1|
    |k_fu_201_p2                      |     +    |      0|  0|  11|           3|           1|
    |matrix_out_Din_A                 |     +    |      0|  0|  39|          32|          32|
    |sub_ln15_fu_163_p2               |     -    |      0|  0|  15|           5|           5|
    |icmp_ln12_fu_135_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln13_fu_169_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln14_fu_195_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      3|  0| 148|          91|          88|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_reg_70        |   9|          2|    2|          4|
    |j_0_reg_82        |   9|          2|    3|          6|
    |k_0_reg_94        |   9|          2|    3|          6|
    |matrix_out_WEN_A  |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  69|         14|   13|         30|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  5|   0|    5|          0|
    |grp_aesl_mux_load_3_4_x_s_fu_121_ap_start_reg  |  1|   0|    1|          0|
    |grp_aesl_mux_load_4_3_x_s_fu_106_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_70                                     |  2|   0|    2|          0|
    |i_reg_228                                      |  2|   0|    2|          0|
    |j_0_reg_82                                     |  3|   0|    3|          0|
    |j_reg_241                                      |  3|   0|    3|          0|
    |k_0_reg_94                                     |  3|   0|    3|          0|
    |k_reg_254                                      |  3|   0|    3|          0|
    |matrix_out_addr_reg_246                        |  4|   0|    4|          0|
    |sub_ln15_reg_233                               |  5|   0|    5|          0|
    |trunc_ln15_reg_259                             |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 34|   0|   34|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|interrupt               | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|matrix_1_0_Addr_A       | out |   32|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_EN_A         | out |    1|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_WEN_A        | out |    4|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_Din_A        | out |   32|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_Dout_A       |  in |   32|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_Clk_A        | out |    1|    bram    |  matrix_1_0  |     array    |
|matrix_1_0_Rst_A        | out |    1|    bram    |  matrix_1_0  |     array    |
|matrix_1_1_Addr_A       | out |   32|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_EN_A         | out |    1|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_WEN_A        | out |    4|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_Din_A        | out |   32|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_Dout_A       |  in |   32|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_Clk_A        | out |    1|    bram    |  matrix_1_1  |     array    |
|matrix_1_1_Rst_A        | out |    1|    bram    |  matrix_1_1  |     array    |
|matrix_1_2_Addr_A       | out |   32|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_EN_A         | out |    1|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_WEN_A        | out |    4|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_Din_A        | out |   32|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_Dout_A       |  in |   32|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_Clk_A        | out |    1|    bram    |  matrix_1_2  |     array    |
|matrix_1_2_Rst_A        | out |    1|    bram    |  matrix_1_2  |     array    |
|matrix_2_0_Addr_A       | out |   32|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_EN_A         | out |    1|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_WEN_A        | out |    4|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_Din_A        | out |   32|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_Dout_A       |  in |   32|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_Clk_A        | out |    1|    bram    |  matrix_2_0  |     array    |
|matrix_2_0_Rst_A        | out |    1|    bram    |  matrix_2_0  |     array    |
|matrix_2_1_Addr_A       | out |   32|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_EN_A         | out |    1|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_WEN_A        | out |    4|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_Din_A        | out |   32|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_Dout_A       |  in |   32|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_Clk_A        | out |    1|    bram    |  matrix_2_1  |     array    |
|matrix_2_1_Rst_A        | out |    1|    bram    |  matrix_2_1  |     array    |
|matrix_2_2_Addr_A       | out |   32|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_EN_A         | out |    1|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_WEN_A        | out |    4|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_Din_A        | out |   32|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_Dout_A       |  in |   32|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_Clk_A        | out |    1|    bram    |  matrix_2_2  |     array    |
|matrix_2_2_Rst_A        | out |    1|    bram    |  matrix_2_2  |     array    |
|matrix_2_3_Addr_A       | out |   32|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_EN_A         | out |    1|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_WEN_A        | out |    4|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_Din_A        | out |   32|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_Dout_A       |  in |   32|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_Clk_A        | out |    1|    bram    |  matrix_2_3  |     array    |
|matrix_2_3_Rst_A        | out |    1|    bram    |  matrix_2_3  |     array    |
|matrix_out_Addr_A       | out |   32|    bram    |  matrix_out  |     array    |
|matrix_out_EN_A         | out |    1|    bram    |  matrix_out  |     array    |
|matrix_out_WEN_A        | out |    4|    bram    |  matrix_out  |     array    |
|matrix_out_Din_A        | out |   32|    bram    |  matrix_out  |     array    |
|matrix_out_Dout_A       |  in |   32|    bram    |  matrix_out  |     array    |
|matrix_out_Clk_A        | out |    1|    bram    |  matrix_out  |     array    |
|matrix_out_Rst_A        | out |    1|    bram    |  matrix_out  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

