Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 01:21:56 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.569        0.000                      0                  564        0.109        0.000                      0                  564        2.000        0.000                       0                   328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.569        0.000                      0                  564        0.109        0.000                      0                  564        2.000        0.000                       0                   328  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.835ns (41.909%)  route 2.544ns (58.091%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    control/clk
    SLICE_X11Y61         FDCE                                         r  control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  control/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.874     2.303    control/state[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.427 r  control/mem_reg_i_1__1/O
                         net (fo=8, routed)           0.600     3.027    buffer3/rdata0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.124     3.151 r  buffer3/empty0_carry_i_11__1/O
                         net (fo=1, routed)           0.436     3.587    buffer3/empty0_carry_i_11__1_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.711 r  buffer3/empty0_carry_i_7__1/O
                         net (fo=2, routed)           0.327     4.038    buffer3/empty0_carry_i_7__1_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124     4.162 r  buffer3/full_i_5__1/O
                         net (fo=1, routed)           0.000     4.162    buffer3/full_i_5__1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.732 r  buffer3/full_reg_i_2__1/CO[2]
                         net (fo=1, routed)           0.306     5.039    buffer3/full10_in
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.313     5.352 r  buffer3/full_i_1__1/O
                         net (fo=1, routed)           0.000     5.352    buffer3/full_n
    SLICE_X11Y60         FDRE                                         r  buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer3/clk
    SLICE_X11Y60         FDRE                                         r  buffer3/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032     5.921    buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          5.921    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 buffer2/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.641ns (37.331%)  route 2.755ns (62.669%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    buffer2/clk
    SLICE_X8Y70          FDRE                                         r  buffer2/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  buffer2/wptr_reg[3]/Q
                         net (fo=3, routed)           0.883     2.374    buffer2/wptr_reg[3]
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.124     2.498 r  buffer2/wptr[8]_i_2__0/O
                         net (fo=10, routed)          0.512     3.010    buffer2/wptr[8]_i_2__0_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I2_O)        0.124     3.134 r  buffer2/empty0_carry_i_9__0/O
                         net (fo=1, routed)           0.423     3.557    buffer2/empty0_carry_i_9__0_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.681 r  buffer2/empty0_carry_i_5__0/O
                         net (fo=2, routed)           0.441     4.122    buffer2/empty0_carry_i_5__0_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     4.246 r  buffer2/full_i_4__0/O
                         net (fo=1, routed)           0.000     4.246    buffer2/full_i_4__0_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.560 r  buffer2/full_reg_i_2__0/CO[2]
                         net (fo=1, routed)           0.496     5.056    buffer2/full10_in
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.313     5.369 r  buffer2/full_i_1__0/O
                         net (fo=1, routed)           0.000     5.369    buffer2/full_n
    SLICE_X8Y71          FDRE                                         r  buffer2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer2/clk
    SLICE_X8Y71          FDRE                                         r  buffer2/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.081     5.970    buffer2/full_reg
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 2.068ns (47.178%)  route 2.315ns (52.822%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    control/clk
    SLICE_X11Y61         FDCE                                         r  control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  control/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.874     2.303    control/state[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I1_O)        0.149     2.452 r  control/mem_reg_i_1/O
                         net (fo=8, routed)           0.502     2.954    buffer1/rdata0
    SLICE_X10Y63         LUT5 (Prop_lut5_I3_O)        0.332     3.286 r  buffer1/empty0_carry_i_11/O
                         net (fo=1, routed)           0.162     3.448    buffer1/empty0_carry_i_11_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.572 r  buffer1/empty0_carry_i_7/O
                         net (fo=2, routed)           0.454     4.026    buffer1/empty0_carry_i_7_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I4_O)        0.124     4.150 r  buffer1/full_i_5/O
                         net (fo=1, routed)           0.000     4.150    buffer1/full_i_5_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.720 r  buffer1/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.323     5.043    buffer1/full10_in
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.313     5.356 r  buffer1/full_i_1/O
                         net (fo=1, routed)           0.000     5.356    buffer1/full_n
    SLICE_X10Y65         FDRE                                         r  buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer1/clk
    SLICE_X10Y65         FDRE                                         r  buffer1/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.079     5.968    buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.586ns (41.793%)  route 2.209ns (58.207%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    control/clk
    SLICE_X11Y61         FDCE                                         r  control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  control/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.874     2.303    control/state[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I1_O)        0.149     2.452 r  control/mem_reg_i_1/O
                         net (fo=8, routed)           0.512     2.964    buffer1/rdata0
    SLICE_X10Y63         LUT6 (Prop_lut6_I2_O)        0.332     3.296 r  buffer1/rptr[9]_i_2/O
                         net (fo=3, routed)           0.455     3.752    buffer1/rptr[9]_i_2_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124     3.876 r  buffer1/rptr[9]_i_1/O
                         net (fo=3, routed)           0.367     4.243    buffer1/p_0_in
    SLICE_X9Y62          LUT4 (Prop_lut4_I3_O)        0.124     4.367 r  buffer1/empty0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.367    buffer1/empty0_carry_i_1_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.768 r  buffer1/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.768    buffer1/empty_n
    SLICE_X9Y62          FDSE                                         r  buffer1/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer1/clk
    SLICE_X9Y62          FDSE                                         r  buffer1/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X9Y62          FDSE (Setup_fdse_C_D)       -0.198     5.691    buffer1/empty_reg
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.485ns (39.935%)  route 2.234ns (60.065%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    control/clk
    SLICE_X11Y61         FDCE                                         r  control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  control/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.874     2.303    control/state[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.427 r  control/mem_reg_i_1__1/O
                         net (fo=8, routed)           0.600     3.027    buffer3/rdata0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.124     3.151 r  buffer3/empty0_carry_i_11__1/O
                         net (fo=1, routed)           0.436     3.587    buffer3/empty0_carry_i_11__1_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.711 r  buffer3/empty0_carry_i_7__1/O
                         net (fo=2, routed)           0.323     4.035    buffer3/empty0_carry_i_7__1_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.159 r  buffer3/empty0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.159    buffer3/empty0_carry_i_3__1_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.692 r  buffer3/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.692    buffer3/empty0_carry_n_0
    SLICE_X8Y61          FDSE                                         r  buffer3/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer3/clk
    SLICE_X8Y61          FDSE                                         r  buffer3/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X8Y61          FDSE (Setup_fdse_C_D)       -0.150     5.739    buffer3/empty_reg
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.353ns (37.477%)  route 2.257ns (62.523%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    control/clk
    SLICE_X11Y61         FDCE                                         r  control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  control/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.843     2.272    control/state[1]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.396 r  control/mem_reg_i_1__0/O
                         net (fo=8, routed)           0.775     3.170    buffer2/rdata0
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     3.294 r  buffer2/rptr[9]_i_2__0/O
                         net (fo=3, routed)           0.321     3.615    buffer2/rptr[9]_i_2__0_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.739 r  buffer2/rptr[9]_i_1__0/O
                         net (fo=3, routed)           0.319     4.058    buffer2/rptr[9]_i_1__0_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.124     4.182 r  buffer2/empty0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.182    buffer2/empty0_carry_i_1__0_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.583 r  buffer2/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.583    buffer2/empty0_carry_n_0
    SLICE_X9Y69          FDSE                                         r  buffer2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    buffer2/clk
    SLICE_X9Y69          FDSE                                         r  buffer2/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X9Y69          FDSE (Setup_fdse_C_D)       -0.198     5.691    buffer2/empty_reg
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.980ns (52.502%)  route 1.791ns (47.498%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X10Y71         FDCE                                         r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/Q
                         net (fo=2, routed)           1.146     2.637    conv_block/genblk2[1].sum_rows_reg_reg[1][3]
    SLICE_X11Y66         LUT3 (Prop_lut3_I0_O)        0.150     2.787 r  conv_block/sum_reg[7]_i_5/O
                         net (fo=2, routed)           0.645     3.432    conv_block/sum_reg[7]_i_5_n_0
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.332     3.764 r  conv_block/sum_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     3.764    conv_block/sum_reg[7]_i_9_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.296 r  conv_block/sum_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    conv_block/sum_reg_reg[7]_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.410 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.410    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.744 r  conv_block/sum_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.744    conv_block/sum_reg_reg[15]_i_1_n_6
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    conv_block/clk
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062     5.951    conv_block/sum_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.959ns (52.236%)  route 1.791ns (47.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X10Y71         FDCE                                         r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/Q
                         net (fo=2, routed)           1.146     2.637    conv_block/genblk2[1].sum_rows_reg_reg[1][3]
    SLICE_X11Y66         LUT3 (Prop_lut3_I0_O)        0.150     2.787 r  conv_block/sum_reg[7]_i_5/O
                         net (fo=2, routed)           0.645     3.432    conv_block/sum_reg[7]_i_5_n_0
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.332     3.764 r  conv_block/sum_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     3.764    conv_block/sum_reg[7]_i_9_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.296 r  conv_block/sum_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    conv_block/sum_reg_reg[7]_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.410 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.410    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.723 r  conv_block/sum_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.723    conv_block/sum_reg_reg[15]_i_1_n_4
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    conv_block/clk
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062     5.951    conv_block/sum_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.885ns (51.274%)  route 1.791ns (48.726%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X10Y71         FDCE                                         r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/Q
                         net (fo=2, routed)           1.146     2.637    conv_block/genblk2[1].sum_rows_reg_reg[1][3]
    SLICE_X11Y66         LUT3 (Prop_lut3_I0_O)        0.150     2.787 r  conv_block/sum_reg[7]_i_5/O
                         net (fo=2, routed)           0.645     3.432    conv_block/sum_reg[7]_i_5_n_0
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.332     3.764 r  conv_block/sum_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     3.764    conv_block/sum_reg[7]_i_9_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.296 r  conv_block/sum_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    conv_block/sum_reg_reg[7]_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.410 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.410    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.649 r  conv_block/sum_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.649    conv_block/sum_reg_reg[15]_i_1_n_5
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    conv_block/clk
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[14]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062     5.951    conv_block/sum_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/sum_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.869ns (51.062%)  route 1.791ns (48.939%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X10Y71         FDCE                                         r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  conv_block/genblk2[1].sum_rows_reg_reg[1][3]/Q
                         net (fo=2, routed)           1.146     2.637    conv_block/genblk2[1].sum_rows_reg_reg[1][3]
    SLICE_X11Y66         LUT3 (Prop_lut3_I0_O)        0.150     2.787 r  conv_block/sum_reg[7]_i_5/O
                         net (fo=2, routed)           0.645     3.432    conv_block/sum_reg[7]_i_5_n_0
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.332     3.764 r  conv_block/sum_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     3.764    conv_block/sum_reg[7]_i_9_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.296 r  conv_block/sum_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    conv_block/sum_reg_reg[7]_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.410 r  conv_block/sum_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.410    conv_block/sum_reg_reg[11]_i_1_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.633 r  conv_block/sum_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.633    conv_block/sum_reg_reg[15]_i_1_n_7
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=327, unset)          0.924     5.924    conv_block/clk
    SLICE_X11Y69         FDCE                                         r  conv_block/sum_reg_reg[12]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062     5.951    conv_block/sum_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  1.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buffer3/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    buffer3/clk
    SLICE_X9Y60          FDRE                                         r  buffer3/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  buffer3/rptr_reg[6]/Q
                         net (fo=6, routed)           0.172     0.723    buffer3/rptr_reg[6]
    RAMB18_X0Y25         RAMB18E1                                     r  buffer3/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    buffer3/clk
    RAMB18_X0Y25         RAMB18E1                                     r  buffer3/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.615    buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.737%)  route 0.167ns (54.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X11Y62         FDCE                                         r  wdata_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_3_reg[1]/Q
                         net (fo=1, routed)           0.167     0.718    buffer3/Q[1]
    RAMB18_X0Y25         RAMB18E1                                     r  buffer3/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    buffer3/clk
    RAMB18_X0Y25         RAMB18E1                                     r  buffer3/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.587    buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_1_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_1_1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_1_1[5]
    SLICE_X8Y65          FDCE                                         r  wdata_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_1_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_1_1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_1_1[7]
    SLICE_X8Y65          FDCE                                         r  wdata_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y73          FDCE                                         r  wdata_2_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_2_1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_2_1[4]
    SLICE_X8Y73          FDCE                                         r  wdata_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y73          FDCE                                         r  wdata_2_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y73          FDCE                                         r  wdata_2_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_2_1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_2_1[5]
    SLICE_X8Y73          FDCE                                         r  wdata_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y73          FDCE                                         r  wdata_2_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y72          FDCE                                         r  wdata_2_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_2_1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_2_1[6]
    SLICE_X8Y72          FDCE                                         r  wdata_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y72          FDCE                                         r  wdata_2_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_2_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X8Y72          FDCE                                         r  wdata_2_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_2_1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_2_1[7]
    SLICE_X8Y72          FDCE                                         r  wdata_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y72          FDCE                                         r  wdata_2_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X10Y62         FDCE                                         r  wdata_3_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_3_1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_3_1[5]
    SLICE_X10Y62         FDCE                                         r  wdata_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X10Y62         FDCE                                         r  wdata_3_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    clk
    SLICE_X10Y62         FDCE                                         r  wdata_3_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  wdata_3_1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.630    wdata_3_1[6]
    SLICE_X10Y62         FDCE                                         r  wdata_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X10Y62         FDCE                                         r  wdata_3_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.064     0.496    wdata_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y26  buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y28  buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y25  buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y26  buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y28  buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y25  buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X8Y63   start_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X8Y63   start_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X8Y65   wdata_1_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X11Y64  wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y65   wdata_1_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y65   wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y63   start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y65   wdata_1_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y65   wdata_1_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y64  wdata_1_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X12Y68         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  conv_block/data_ready_reg/Q
                         net (fo=0)                   0.973     2.464    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.973     0.973    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X9Y68          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.410     0.410    conv_block/clk
    SLICE_X12Y68         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  conv_block/data_ready_reg/Q
                         net (fo=0)                   0.410     0.984    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           348 Endpoints
Min Delay           348 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    buffer2/wptr_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    buffer2/wptr_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[4]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    buffer2/wptr_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    buffer2/wptr_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[6]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    buffer2/wptr_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X10Y70         FDRE                                         r  buffer2/wptr_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/genblk2[1].sum_rows_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 0.124ns (3.580%)  route 3.340ns (96.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.367     3.464    conv_block/n_rst_0
    SLICE_X11Y70         FDCE                                         f  conv_block/genblk2[1].sum_rows_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    conv_block/clk
    SLICE_X11Y70         FDCE                                         r  conv_block/genblk2[1].sum_rows_reg_reg[1][1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.124ns (3.603%)  route 3.317ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.344     3.441    buffer2/wptr_reg[0]_0
    SLICE_X9Y70          FDRE                                         r  buffer2/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X9Y70          FDRE                                         r  buffer2/rptr_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/rptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.124ns (3.603%)  route 3.317ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.344     3.441    buffer2/wptr_reg[0]_0
    SLICE_X9Y70          FDRE                                         r  buffer2/rptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X9Y70          FDRE                                         r  buffer2/rptr_reg[3]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.124ns (3.603%)  route 3.317ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.344     3.441    buffer2/wptr_reg[0]_0
    SLICE_X8Y70          FDRE                                         r  buffer2/wptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X8Y70          FDRE                                         r  buffer2/wptr_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer2/wptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.124ns (3.603%)  route 3.317ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.973     0.973    conv_block/n_rst
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=322, routed)         2.344     3.441    buffer2/wptr_reg[0]_0
    SLICE_X8Y70          FDRE                                         r  buffer2/wptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.924     0.924    buffer2/clk
    SLICE_X8Y70          FDRE                                         r  buffer2/wptr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            start_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.410     0.410    i_start
    SLICE_X8Y63          FDCE                                         r  start_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y63          FDCE                                         r  start_1_reg/C

Slack:                    inf
  Source:                 i_wdata_1[0]
                            (input port)
  Destination:            wdata_1_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[0] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[0]
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata_1[1]
                            (input port)
  Destination:            wdata_1_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[1] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[1]
    SLICE_X11Y64         FDCE                                         r  wdata_1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X11Y64         FDCE                                         r  wdata_1_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata_1[2]
                            (input port)
  Destination:            wdata_1_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[2] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[2]
    SLICE_X11Y64         FDCE                                         r  wdata_1_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X11Y64         FDCE                                         r  wdata_1_1_reg[2]/C

Slack:                    inf
  Source:                 i_wdata_1[3]
                            (input port)
  Destination:            wdata_1_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[3] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[3]
    SLICE_X8Y63          FDCE                                         r  wdata_1_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y63          FDCE                                         r  wdata_1_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata_1[4]
                            (input port)
  Destination:            wdata_1_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[4] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[4]
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata_1[5]
                            (input port)
  Destination:            wdata_1_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[5] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[5]
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[5]/C

Slack:                    inf
  Source:                 i_wdata_1[6]
                            (input port)
  Destination:            wdata_1_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[6] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[6]
    SLICE_X9Y66          FDCE                                         r  wdata_1_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X9Y66          FDCE                                         r  wdata_1_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata_1[7]
                            (input port)
  Destination:            wdata_1_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_1[7] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_1[7]
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y65          FDCE                                         r  wdata_1_1_reg[7]/C

Slack:                    inf
  Source:                 i_wdata_2[0]
                            (input port)
  Destination:            wdata_2_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata_2[0] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata_2[0]
    SLICE_X8Y73          FDCE                                         r  wdata_2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=327, unset)          0.432     0.432    clk
    SLICE_X8Y73          FDCE                                         r  wdata_2_1_reg[0]/C





