
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946573" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms and importing a VHDL design." />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946573" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-59049"></a><a href="preface.html#pgfId-1017954">Preface</a></h2>
<p> <a id="pgfId-59051"></a><a href="preface.html#pgfId-1021822">Scope</a></p>
<p> <a id="pgfId-59053"></a><a href="preface.html#pgfId-1020961">Licensing Requirements</a></p>
<p> <a id="pgfId-59055"></a><a href="preface.html#pgfId-1021150">Related Documentation</a></p>
<dd> <a id="pgfId-59057"></a><a href="preface.html#pgfId-1021152">What&#8217;s New and KPNS</a></dd>
<dd> <a id="pgfId-59059"></a><a href="preface.html#pgfId-1021262">Installation, Environment, and Infrastructure</a></dd>
<dd> <a id="pgfId-59061"></a><a href="preface.html#pgfId-1021166">Technology Information</a></dd>
<dd> <a id="pgfId-59063"></a><a href="preface.html#pgfId-1022423">Virtuoso Tools</a></dd>
<dd> <a id="pgfId-59065"></a><a href="preface.html#pgfId-1021541">SKILL Reference</a></dd>
<p> <a id="pgfId-59067"></a><a href="preface.html#pgfId-1021573">Additional Learning Resources</a></p>
<dd> <a id="pgfId-59069"></a><a href="preface.html#pgfId-1021575">Video Library</a></dd>
<dd> <a id="pgfId-59071"></a><a href="preface.html#pgfId-1021580">Virtuoso Videos Book</a></dd>
<dd> <a id="pgfId-59073"></a><a href="preface.html#pgfId-1021583">Rapid Adoption Kits</a></dd>
<dd> <a id="pgfId-59075"></a><a href="preface.html#pgfId-1021595">Help and Support Facilities</a></dd>
<p> <a id="pgfId-59077"></a><a href="preface.html#pgfId-1021605">Customer Support</a></p>
<p> <a id="pgfId-59079"></a><a href="preface.html#pgfId-1021615">Feedback about Documentation</a></p>
<p> <a id="pgfId-59081"></a><a href="preface.html#pgfId-1021627">Typographic and Syntax Conventions</a></p>
<h2> <a href="chap1.html#pgfId-1014263">1</a></h2>
<h2> <a id="pgfId-59085"></a><a href="chap1.html#pgfId-1014265">Introducing VHDL In</a></h2>
<p> <a id="pgfId-59087"></a><a href="chap1.html#pgfId-1015446">Uses of VHDL In</a></p>
<p> <a id="pgfId-59089"></a><a href="chap1.html#pgfId-1014319">Other Cadence Products Used with VHDL In</a></p>
<dd> <a id="pgfId-59091"></a><a href="chap1.html#pgfId-1015582">The ncvhdl Parser</a></dd>
<p> <a id="pgfId-59093"></a><a href="chap1.html#pgfId-1017105">Design Flow Using VHDL In</a></p>
<p> <a id="pgfId-59095"></a><a href="chap1.html#pgfId-1014415">VHDL In Software Directory</a></p>
<p> <a id="pgfId-59097"></a><a href="chap1.html#pgfId-1014431">Starting Options and Requirements</a></p>
<dd> <a id="pgfId-59099"></a><a href="chap1.html#pgfId-1014433">Starting Options</a></dd>
<dd> <a id="pgfId-59101"></a><a href="chap1.html#pgfId-1014446">Input Requirements</a></dd>
<p> <a id="pgfId-59103"></a><a href="chap1.html#pgfId-1014461">Conversion Limitations</a></p>
<h2> <a href="chap2.html#pgfId-1032497">2</a></h2>
<h2> <a id="pgfId-59107"></a><a href="chap2.html#pgfId-1032500">Getting Started with VHDL In</a></h2>
<p> <a id="pgfId-59109"></a><a href="chap2.html#pgfId-1032519">Introduction</a></p>
<p> <a id="pgfId-59111"></a><a href="chap2.html#pgfId-1032530">Setting Up the Library Environment </a></p>
<dd> <a id="pgfId-59113"></a><a href="chap2.html#pgfId-1032532">Setting Up the cds.lib File</a></dd>
<dd> <a id="pgfId-59115"></a><a href="chap2.html#pgfId-1032551">Using the Text Editor</a></dd>
<dd> <a id="pgfId-59117"></a><a href="chap2.html#pgfId-1032578">Using the CIW</a></dd>
<p> <a id="pgfId-59119"></a><a href="chap2.html#pgfId-1032705">Starting VHDL In in Standalone Mode</a></p>
<p> <a id="pgfId-59121"></a><a href="chap2.html#pgfId-1032723">Starting VHDL In with Virtuoso Design Environment</a></p>
<dd> <a id="pgfId-59123"></a><a href="chap2.html#pgfId-1032730">CIW Menu Options</a></dd>
<p> <a id="pgfId-59125"></a><a href="chap2.html#pgfId-1038759">Using SKILL APIs</a></p>
<h2> <a href="chap3.html#pgfId-1014262">3</a></h2>
<h2> <a id="pgfId-59129"></a><a href="chap3.html#pgfId-1014264">VHDL In Forms</a></h2>
<p> <a id="pgfId-59131"></a><a href="chap3.html#pgfId-1015584">VHDL Import Form</a></p>
<dd> <a id="pgfId-59133"></a><a href="chap3.html#pgfId-1014315">Import Options</a></dd>
<dd> <a id="pgfId-59135"></a><a href="chap3.html#pgfId-1014386">Power</a></dd>
<dd> <a id="pgfId-59137"></a><a href="chap3.html#pgfId-1014409">Ground</a></dd>
<p> <a id="pgfId-59139"></a><a href="chap3.html#pgfId-1014433">Schematic Generation Options Tab Page</a></p>
<h2> <a href="chap4.html#pgfId-1014262">4</a></h2>
<h2> <a id="pgfId-59143"></a><a href="chap4.html#pgfId-1014264">Importing a Simple VHDL Design</a></h2>
<p> <a id="pgfId-59145"></a><a href="chap4.html#pgfId-1014291">Introduction to the Example Design</a></p>
<p> <a id="pgfId-59147"></a><a href="chap4.html#pgfId-1014303">Checklist Before Importing a Design</a></p>
<p> <a id="pgfId-59149"></a><a href="chap4.html#pgfId-1014337">Setting Up the Library Environment</a></p>
<p> <a id="pgfId-59151"></a><a href="chap4.html#pgfId-1014378">Importing to VHDL Cells</a></p>
<dd> <a id="pgfId-59153"></a><a href="chap4.html#pgfId-1014383">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-59155"></a><a href="chap4.html#pgfId-1014479">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-59157"></a><a href="chap4.html#pgfId-1014499">Viewing the Results</a></dd>
<p> <a id="pgfId-59159"></a><a href="chap4.html#pgfId-1014583">Importing to a Netlist</a></p>
<dd> <a id="pgfId-59161"></a><a href="chap4.html#pgfId-1014589">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-59163"></a><a href="chap4.html#pgfId-1014634">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-59165"></a><a href="chap4.html#pgfId-1014649">Viewing the Results</a></dd>
<p> <a id="pgfId-59167"></a><a href="chap4.html#pgfId-1014722">Importing to a Schematic</a></p>
<dd> <a id="pgfId-59169"></a><a href="chap4.html#pgfId-1014725">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-59171"></a><a href="chap4.html#pgfId-1014750">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-59173"></a><a href="chap4.html#pgfId-1014758">Viewing the Results</a></dd>
<h2> <a href="chap5.html#pgfId-1014262">5</a></h2>
<h2> <a id="pgfId-59177"></a><a href="chap5.html#pgfId-1014264">Importing a Complex VHDL Design (RISC Processor Unit)</a></h2>
<p> <a id="pgfId-59179"></a><a href="chap5.html#pgfId-1014295">Overview</a></p>
<p> <a id="pgfId-59181"></a><a href="chap5.html#pgfId-1014308">RPU Design Structure</a></p>
<p> <a id="pgfId-59183"></a><a href="chap5.html#pgfId-1014330">Setting Up the VHDL Import Form</a></p>
<p> <a id="pgfId-59185"></a><a href="chap5.html#pgfId-1014435">Specifying Schematic Generation Options</a></p>
<p> <a id="pgfId-59187"></a><a href="chap5.html#pgfId-1014488">Creating a Target Library</a></p>
<p> <a id="pgfId-59189"></a><a href="chap5.html#pgfId-1014505">Viewing Error and Log Files</a></p>
<p> <a id="pgfId-59191"></a><a href="chap5.html#pgfId-1014521">Viewing the Results</a></p>
<dd> <a id="pgfId-59193"></a><a href="chap5.html#pgfId-1014526">Accessing the Symbol Editor</a></dd>
<dd> <a id="pgfId-59195"></a><a href="chap5.html#pgfId-1014563">Viewing the Schematic</a></dd>
<h2> <a href="chap6.html#pgfId-1015705">6</a></h2>
<h2> <a id="pgfId-59199"></a><a href="chap6.html#pgfId-1015708">Conversion Issues</a></h2>
<p> <a id="pgfId-59201"></a><a href="chap6.html#pgfId-1014288">Introduction</a></p>
<p> <a id="pgfId-59203"></a><a href="chap6.html#pgfId-1014296">Binding Issues</a></p>
<dd> <a id="pgfId-59205"></a><a href="chap6.html#pgfId-1014315">One Component, Multiple Entity/Architecture Pairs</a></dd>
<dd> <a id="pgfId-59207"></a><a href="chap6.html#pgfId-1014329">One Entity, Multiple Components</a></dd>
<p> <a id="pgfId-59209"></a><a href="chap6.html#pgfId-1014360">Case Sensitivity Issues</a></p>
<dd> <a id="pgfId-59211"></a><a href="chap6.html#pgfId-1014369">Possible VHDL Design Import Errors</a></dd>
<dd> <a id="pgfId-59213"></a><a href="chap6.html#pgfId-1014385">Object Search in OA</a></dd>
<p> <a id="pgfId-59215"></a><a href="chap6.html#pgfId-1014457">Other Issues</a></p>
<dd> <a id="pgfId-59217"></a><a href="chap6.html#pgfId-1014458">Signal Declarations</a></dd>
<dd> <a id="pgfId-59219"></a><a href="chap6.html#pgfId-1016045">Vector Nets</a></dd>
<dd> <a id="pgfId-59221"></a><a href="chap6.html#pgfId-1014477">Noninteger Vector Indices</a></dd>
<dd> <a id="pgfId-59223"></a><a href="chap6.html#pgfId-1014509">Buffer Ports</a></dd>
<dd> <a id="pgfId-59225"></a><a href="chap6.html#pgfId-1014516">Port Conversion Functions</a></dd>
<dd> <a id="pgfId-59227"></a><a href="chap6.html#pgfId-1014531">Attribute Specifications</a></dd>
<dd> <a id="pgfId-59229"></a><a href="chap6.html#pgfId-1014538">Importing Generics</a></dd>
<dd> <a id="pgfId-59231"></a><a href="chap6.html#pgfId-1014559">Component Declarations</a></dd>
<dd> <a id="pgfId-59233"></a><a href="chap6.html#pgfId-1014569">Port Maps</a></dd>
<dd> <a id="pgfId-59235"></a><a href="chap6.html#pgfId-1014579">Concurrent Assignment Statements</a></dd>
<dd> <a id="pgfId-59237"></a><a href="chap6.html#pgfId-1014600">Behavioral View for Continuous Signal Assignment Statements</a></dd>
<dd> <a id="pgfId-59239"></a><a href="chap6.html#pgfId-1014606">Power and Ground Signals</a></dd>
<p> <a id="pgfId-59241"></a><a href="chap6.html#pgfId-1014620">Nontranslatable Structural VHDL Constructs</a></p>
<dd> <a id="pgfId-59243"></a><a href="chap6.html#pgfId-1014623">Port Subtypes and Modes</a></dd>
<dd> <a id="pgfId-59245"></a><a href="chap6.html#pgfId-1014663">Constructs in Architectures</a></dd>
<h2> <a href="chap7.html#pgfId-1014262">7</a></h2>
<h2> <a id="pgfId-59249"></a><a href="chap7.html#pgfId-1014265">Error Messages</a></h2>
<p> <a id="pgfId-59251"></a><a href="chap7.html#pgfId-1014281">Dialog Boxes</a></p>
<dd> <a id="pgfId-59253"></a><a href="chap7.html#pgfId-1014285">File Name Does Not Exist</a></dd>
<dd> <a id="pgfId-59255"></a><a href="chap7.html#pgfId-1014291">No Target Library Name Specified</a></dd>
<dd> <a id="pgfId-59257"></a><a href="chap7.html#pgfId-1014297">Library Name Not Found</a></dd>
<dd> <a id="pgfId-59259"></a><a href="chap7.html#pgfId-1014303">Import Completed Successfully</a></dd>
<dd> <a id="pgfId-59261"></a><a href="chap7.html#pgfId-1014310">Import Completed with Errors/Warnings</a></dd>
<dd> <a id="pgfId-59263"></a><a href="chap7.html#pgfId-1014316">Import Aborted When Reached Maximum Errors</a></dd>
<p> <a id="pgfId-59265"></a><a href="chap7.html#pgfId-1014323">Text String Error Messages</a></p>
<dd> <a id="pgfId-59267"></a><a href="chap7.html#pgfId-1014326">Overview</a></dd>
<dd> <a id="pgfId-59269"></a><a href="chap7.html#pgfId-1014336">Line Command Errors</a></dd>
<dd> <a id="pgfId-59271"></a><a href="chap7.html#pgfId-1014344">Analyzer Errors</a></dd>
<dd> <a id="pgfId-59273"></a><a href="chap7.html#pgfId-1014352">Parameter File Parsing</a></dd>
<dd> <a id="pgfId-59275"></a><a href="chap7.html#pgfId-1014367">Virtuoso Design Library</a></dd>
<dd> <a id="pgfId-59277"></a><a href="chap7.html#pgfId-1014374">Memory</a></dd>
<dd> <a id="pgfId-59279"></a><a href="chap7.html#pgfId-1014382">General Errors</a></dd>
<p> <a id="pgfId-59281"></a><a href="chap7.html#pgfId-1014389">Using the VHDL Tool Box Status Window</a></p>
<h2> <a href="chap8.html#pgfId-1014262">8</a></h2>
<h2> <a id="pgfId-59285"></a><a href="chap8.html#pgfId-1014265">Creating a Parameter File</a></h2>
<p> <a id="pgfId-59287"></a><a href="chap8.html#pgfId-1014277">Parameter File Structure</a></p>
<p> <a id="pgfId-59289"></a><a href="chap8.html#pgfId-1014286">Description of Parameters</a></p>
<h2> <a href="chap9.html#pgfId-1014262">9</a></h2>
<h2> <a id="pgfId-59293"></a><a href="chap9.html#pgfId-1014264">VHDL In Standalone Options</a></h2>
<p> <a id="pgfId-59295"></a><a href="chap9.html#pgfId-1014319">Introduction</a></p>
<p> <a id="pgfId-59297"></a><a href="chap9.html#pgfId-1014341">Getting Help on a VHDL In Command</a></p>
<p> <a id="pgfId-59299"></a><a href="chap9.html#pgfId-1014369">Displaying the Version Number of VHDL In</a></p>
<p> <a id="pgfId-59301"></a><a href="chap9.html#pgfId-1014378">Suppressing Printing of the Copyright Banner</a></p>
<p> <a id="pgfId-59303"></a><a href="chap9.html#pgfId-1014388">Hiding the Display of Schematic Extraction Errors</a></p>
<p> <a id="pgfId-59305"></a><a href="chap9.html#pgfId-1014405">Specifying a cds.lib File</a></p>
<p> <a id="pgfId-59307"></a><a href="chap9.html#pgfId-1014417">Compiling Functional Cellviews</a></p>
<p> <a id="pgfId-59309"></a><a href="chap9.html#pgfId-1014435">Specifying the VHDL WORK Library</a></p>
<p> <a id="pgfId-59311"></a><a href="chap9.html#pgfId-1014443">Ignore Extra Pins on Symbols</a></p>
<p> <a id="pgfId-59313"></a><a href="chap9.html#pgfId-1014450">Speeding Up Run Time</a></p>
<p> <a id="pgfId-59315"></a><a href="chap9.html#pgfId-1014469">Specifying a Schematic Parameter File</a></p>
<p> <a id="pgfId-59317"></a><a href="chap9.html#pgfId-1015936">Specifying Multiple VHDL Source Files</a></p>
<p> <a id="pgfId-59319"></a><a href="chap9.html#pgfId-1014501">TDM and Imported VHDL Design Libraries</a></p>
<dd> <a id="pgfId-59321"></a><a href="chap9.html#pgfId-1016044">VHDL In operation in TDM Mode</a></dd>
<dd> <a id="pgfId-59323"></a><a href="chap9.html#pgfId-1014509">Checking a Library into TDM</a></dd>
<dd> <a id="pgfId-59325"></a><a href="chap9.html#pgfId-1016000">Enabling VHDL93 features</a></dd>
<h2> <a id="pgfId-59327"></a><a href="glossary.html#pgfId-1015541">Glossary</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>