{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/define.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/define.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/define.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/define.html</a>. It is a snapshot of the page as it appeared on Sep 12, 2009 18:42:37 GMT. The <a href=\"http://www.vdlande.com/VHDL/define.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:Zdrkn3_tOWIJ:www.vdlande.com/VHDL/define.html+site:www.vdlande.com+vhdl+define&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=0\" style=\"text-decoration:underline;color:#00c\">Full version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight:bold\">define</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Definitions</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5 width=80%>\r\n<B>Definitions</B>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0 CELLPADDING=5>\r\n<TR>\r\n<TD VALIGN=TOP>Analysis</TD>\r\n<TD>The syntax checking and compilation of a <b style=\"color:black;background-color:#ffff66\">VHDL</b> design into a design library.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Architecture</TD>\r\n<TD>A library unit associated with an entity which describes its internal operation or \r\norganisation. Multiple architectures may be defined for a single entity</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Component</TD>\r\n<TD>A definition of the interface to a sub-module, rather like a \"socket\", to\r\nwhich an entity may later be bound.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Concurrent Statements</TD>\r\n<TD>Statements within an architecture which execute concurrently in simulated time,\r\nindependently of their order.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Configuration</TD>\r\n<TD>Defines the \"binding\" of each component instance to an entity, and each entity to an architecture.\r\nCan be defined using a configuration library unit or from within an architecture.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Design File</TD>\r\n<TD>A text file containing source code for one or more design units.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Design Library</TD>\r\n<TD>A data structure containing analysed design units (library units).</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Design Unit</TD>\r\n<TD>A <b style=\"color:black;background-color:#ffff66\">VHDL</b> module contained in a design file, consisting of the source\r\ncode for a library unit preceded by any required Library or Use clauses.\r\nAnalysis of a design unit defines the corresponding library unit in a\r\ndesign library.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Elaboration</TD>\r\n<TD>The building of a simulateable model through the top-down binding of\r\nits structural hierarchy, according to the configuration selected.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Entity</TD>\r\n<TD>A library unit which describes the external interface of a hardware module.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Function</TD>\r\n<TD>A group of sequential statements which can be \"called\" from\r\ndifferent places in a model, reading one or more input parameters and\r\nreturning a single value.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Library Unit</TD>\r\n<TD>An analysed design unit. The five types of library unit are: entity,\r\narchitecture, package, package body and configuration.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Overloading</TD>\r\n<TD>The definition of multiple functions or procedures with the same\r\nname, which operate on different parameter combinations or types.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Package</TD>\r\n<TD>A primary unit containing a collection of declarations and/or\r\nspecifications which may be used in other library units.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Package Body</TD>\r\n<TD>A secondary unit associated with a package, whose main purpose is to\r\ncontain the full code for any functions or procedures which have been\r\ndeclared in the associated package. It may also contain declarations and\r\nspecifications which are explained in the Reference Guide section of\r\nthis document.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Primary Unit</TD>\r\n<TD>a library unit which can exist in a design library. The primary\r\ndesign units are entity, package and configuration.\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Procedure</TD>\r\n<TD>A group of sequential statements which can be \"called\" from different places in a model.\r\nIt may have parameters of modes in, out or inout.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Process</TD>\r\n<TD>A concurrent statement which contains a collection of sequential statements and which\r\ncan interact concurrently with other concurrent statements.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Resolution</TD>\r\n<TD>The determination of the value of a signal when it is simultaneously driven by more \r\nthan one source.</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Scope</TD>\r\n<TD>The region of <b style=\"color:black;background-color:#ffff66\">VHDL</b> code within which a declared item (e.g. a constant) may be used</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Secondary Unit</TD>\r\n<TD>A library init which defines a body associated with a primary unit\r\nwhich has already been analysed into the same design library. The\r\nsecondary units are architecture (associated with entity) and package\r\nbody (associated with package).\r\n</TD>\r\n</TR>\r\n\r\n<TR>\r\n<TD VALIGN=TOP>Sequential Statements</TD>\r\n<TD>Statements which are executed in the order they are written, as with\r\n\"conventional\" software languages.\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"index.htm\"></a>\r\n<a href=\"aggregat.htm\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}