$date
	Wed Feb 05 15:38:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fpu_add $end
$var wire 1 ! exception $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module dut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 ! exception $end
$var wire 1 ' sign_b $end
$var wire 1 ( sign_a $end
$var wire 32 ) result [31:0] $end
$var wire 24 * frac_b [23:0] $end
$var wire 24 + frac_a [23:0] $end
$var wire 8 , exp_b [7:0] $end
$var wire 1 - exp_a_gt_exp_b $end
$var wire 8 . exp_a [7:0] $end
$var parameter 32 / double $end
$var parameter 32 0 exponent $end
$var parameter 32 1 mantissa $end
$var parameter 32 2 size $end
$var reg 25 3 aligned_frac_a [24:0] $end
$var reg 25 4 aligned_frac_b [24:0] $end
$var reg 25 5 diff_mantissa [24:0] $end
$var reg 8 6 exp_diff [7:0] $end
$var reg 8 7 new_exp [7:0] $end
$var reg 1 8 new_sign_bit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 2
b10111 1
b1000 0
b0 /
$end
#0
$dumpvars
x8
bx 7
bx 6
bx 5
bx 4
bx 3
bx .
x-
bx ,
b1xxxxxxxxxxxxxxxxxxxxxxx +
b1xxxxxxxxxxxxxxxxxxxxxxx *
bx )
x(
x'
bx &
bx %
bx $
bx #
bx "
z!
$end
#5000
b1111111 7
b111111100000000000000000000000 "
b111111100000000000000000000000 )
08
b100000000000000000000000 5
b100000000000000000000000 4
b100000000000000000000000 3
b0 6
0'
0-
b1111111 ,
b100000000000000000000000 *
0(
b1111111 .
b100000000000000000000000 +
b111111100000000000000000000000 $
b111111100000000000000000000000 &
b111111100000000000000000000000 #
b111111100000000000000000000000 %
#15000
