Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jun  6 00:47:09 2025
| Host         : arch running 64-bit unknown
| Command      : report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
| Design       : bachelor_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1008
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/state_u_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/state_d_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_overflow_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.087 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.539 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_btint_a_reg[88]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.083 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.083 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.083 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_overflow_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].PROBE_OUT0_INST/Probe_out_reg[0]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.305 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.555 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.765 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.863 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/adder_subtractor_b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.867 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.876 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/a_old_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.011 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.062 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.196 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/multiplier_product_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.239 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.242 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.271 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.271 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.274 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.282 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.289 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.303 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.309 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.313 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.317 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.318 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.323 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -6.327 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -6.358 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -6.363 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -6.368 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -6.379 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -6.382 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -6.416 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -6.418 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -6.433 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -6.436 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -6.438 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.445 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.445 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.461 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.464 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.489 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.504 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.508 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.510 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.511 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.512 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.513 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.515 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.519 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.519 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.526 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.528 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.528 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.529 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.561 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.563 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.573 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.579 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.580 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.590 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.595 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.598 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.600 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.625 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.625 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.636 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.637 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_overflow_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.642 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.644 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.647 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -6.653 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -6.654 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -6.655 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.655 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.657 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[30]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.669 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.671 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.671 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -6.673 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -6.678 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[30]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -6.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -6.681 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -6.681 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -6.682 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -6.688 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -6.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -6.700 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -6.701 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -6.701 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -6.711 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -6.720 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -6.742 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -6.742 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -6.744 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -6.745 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -6.748 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -6.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -6.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -6.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -6.751 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -6.779 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -6.783 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -6.785 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -6.790 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -6.793 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -6.795 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -6.807 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -6.827 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -6.828 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -6.835 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_overflow_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -6.850 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -6.854 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -6.854 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -6.854 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -6.857 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -6.865 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -6.865 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -6.869 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -6.873 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -6.893 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -6.906 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -6.913 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -6.931 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -6.935 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -6.935 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -6.942 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -6.944 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -6.947 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -6.947 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -6.947 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -6.962 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -6.962 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -6.962 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -6.962 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -6.964 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -6.973 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -6.973 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -6.999 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -7.019 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/adder_subtractor_b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -7.030 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -7.046 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -7.050 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -7.050 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -7.050 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -7.061 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -7.061 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -7.071 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/adder_subtractor_b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -7.075 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -7.091 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -7.097 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -7.108 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -7.124 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -7.124 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -7.126 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -7.136 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -7.136 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -7.138 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -7.138 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -7.138 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -7.138 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -7.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -7.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -7.178 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -7.178 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -7.182 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -7.192 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -7.202 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -7.202 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -7.202 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -7.202 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/a_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -7.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -7.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -7.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -7.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -7.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -7.217 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/multiplier_product_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -7.226 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -7.226 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -7.230 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -7.232 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_overflow_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -7.266 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -7.271 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -7.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -7.287 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -7.287 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -7.287 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -7.287 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -7.288 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -7.288 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -7.290 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -7.290 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -7.294 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -7.294 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -7.294 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -7.294 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -7.314 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -7.325 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -7.327 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[18]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -7.346 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -7.355 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -7.357 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/shift_register_reset_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -7.364 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -7.364 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -7.364 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -7.374 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -7.377 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[18]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -7.378 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -7.388 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -7.400 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -7.400 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -7.400 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -7.400 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -7.408 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -7.409 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -7.420 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -7.420 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -7.420 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -7.420 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -7.420 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -7.424 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -7.424 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/multiplier_product_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -7.433 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -7.433 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -7.433 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -7.441 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -7.441 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -7.442 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -7.442 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -7.453 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_overflow_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -7.463 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[14]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -7.463 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -7.463 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -7.463 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -7.463 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -7.464 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -7.464 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -7.471 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -7.471 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -7.473 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[19]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -7.475 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -7.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[17]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -7.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[17]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -7.493 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -7.493 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -7.493 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -7.494 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -7.494 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -7.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -7.499 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -7.499 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -7.505 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -7.505 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -7.505 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -7.506 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -7.507 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[16]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -7.509 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[16]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -7.511 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -7.519 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -7.519 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -7.519 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -7.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -7.524 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -7.525 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -7.525 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -7.527 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -7.527 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -7.533 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/a_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -7.533 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/a_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -7.533 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[17]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -7.534 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -7.534 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -7.535 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[18]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -7.537 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -7.537 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_d_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -7.539 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -7.539 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -7.543 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -7.545 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -7.545 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -7.549 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -7.549 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -7.549 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -7.549 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -7.549 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -7.551 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -7.552 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[16]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -7.556 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -7.556 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -7.558 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -7.569 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[20]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -7.570 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -7.571 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -7.571 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -7.573 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[20]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -7.573 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[22]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -7.583 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -7.601 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -7.601 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -7.607 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -7.607 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -7.611 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[0]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -7.611 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -7.611 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[19]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -7.617 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -7.618 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -7.618 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -7.618 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -7.620 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -7.621 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -7.621 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -7.621 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -7.621 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -7.621 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -7.626 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -7.640 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[18]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -7.649 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -7.649 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -7.649 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[15]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -7.655 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -7.658 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -7.658 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -7.658 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -7.658 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -7.659 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -7.659 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -7.659 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -7.661 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -7.665 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -7.666 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -7.668 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -7.668 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -7.668 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -7.671 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[6]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[7]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -7.674 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -7.685 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -7.690 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_overflow_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -7.693 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[23]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -7.693 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[23]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -7.701 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[0]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -7.701 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -7.703 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -7.703 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -7.711 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -7.712 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -7.712 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -7.715 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -7.715 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -7.715 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -7.717 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -7.721 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -7.722 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -7.727 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -7.734 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -7.734 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -7.736 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[20]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -7.736 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[22]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -7.740 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -7.740 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -7.740 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -7.740 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -7.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[8]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -7.764 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -7.764 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[6]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -7.764 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[7]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -7.771 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -7.771 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -7.771 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_overflow_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -7.777 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -7.778 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -7.778 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[16]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -7.779 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -7.783 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -7.783 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -7.783 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -7.785 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -7.785 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -7.793 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -7.793 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -7.793 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -7.795 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -7.798 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[8]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -7.802 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -7.802 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[21]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -7.802 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[21]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -7.806 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -7.806 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -7.808 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -7.808 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -7.811 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -7.811 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[19]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -7.811 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[19]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -7.812 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -7.817 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -7.817 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -7.819 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[20]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -7.819 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[21]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -7.826 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_overflow_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -7.830 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -7.833 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -7.833 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[0]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -7.835 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -7.835 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/a_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -7.836 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[21]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -7.839 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[17]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -7.843 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -7.843 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -7.855 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[15]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -7.871 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -7.872 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -7.873 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -7.873 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -7.873 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -7.876 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -7.876 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -7.876 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -7.879 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -7.880 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -7.880 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -7.880 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -7.884 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -7.884 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -7.888 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -7.888 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -7.889 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -7.890 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -7.898 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -7.899 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -7.903 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -7.903 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -7.903 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -7.912 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -7.912 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -7.912 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -7.921 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[26]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -7.922 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -7.924 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -7.928 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -7.928 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -7.928 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -7.931 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -7.932 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -7.934 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_overflow_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -7.937 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -7.942 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/multiplier_product_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -7.944 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -7.955 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -7.955 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -7.955 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -7.957 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -7.957 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -7.960 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -7.960 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[25]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -7.963 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -7.963 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -7.967 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[22]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -7.977 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[6]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -7.977 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -7.982 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -7.982 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -7.982 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/multiplier_product_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -7.986 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -7.990 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -7.998 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -8.000 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -8.001 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -8.005 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -8.005 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -8.005 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[8]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -8.006 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[26]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -8.006 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[28]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -8.006 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[27]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -8.016 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -8.020 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -8.026 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -8.026 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -8.026 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -8.032 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -8.035 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -8.036 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -8.036 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -8.039 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -8.042 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[26]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -8.042 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[28]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -8.042 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[25]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -8.042 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[27]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -8.045 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -8.045 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -8.045 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -8.045 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -8.048 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[23]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -8.048 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[23]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -8.051 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[9]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -8.062 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -8.066 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/a_old_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -8.078 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[14]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -8.078 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -8.078 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -8.104 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -8.105 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -8.108 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -8.109 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -8.109 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -8.109 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/a_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -8.112 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/a_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -8.113 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -8.114 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -8.116 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -8.118 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -8.119 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -8.119 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -8.119 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -8.120 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -8.120 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -8.120 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -8.132 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -8.138 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -8.139 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -8.139 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -8.140 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -8.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -8.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[15]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -8.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -8.143 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -8.149 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -8.150 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -8.151 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -8.171 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[0]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -8.171 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_a_reg[6]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -8.171 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/adder_subtractor_b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -8.171 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -8.172 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -8.174 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -8.186 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -8.186 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -8.186 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -8.186 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -8.188 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -8.195 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -8.200 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -8.203 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -8.204 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -8.208 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_a_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -8.208 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/b_old_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -8.208 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -8.211 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -8.216 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -8.216 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -8.216 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -8.216 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -8.221 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -8.222 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[25]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -8.222 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[26]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -8.222 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[28]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -8.225 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[24]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -8.225 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[27]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -8.233 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -8.255 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -8.261 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -8.269 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -8.282 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -8.288 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -8.296 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/multiplier_product_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -8.298 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -8.300 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -8.303 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_a_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -8.306 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -8.306 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -8.309 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -8.310 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -8.311 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -8.314 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -8.314 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -8.316 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -8.318 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[1]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[27]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[31]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[24]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -8.322 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[31]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -8.324 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -8.328 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[15]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -8.328 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -8.332 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -8.332 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -8.332 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -8.332 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[3]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -8.342 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_a_reg[7]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -8.342 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/adder_subtractor_b_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -8.346 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -8.349 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -8.349 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -8.349 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[7]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -8.353 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -8.353 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -8.356 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -8.357 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -8.366 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -8.368 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -8.368 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -8.371 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -8.372 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -8.373 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -8.375 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -8.382 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -8.384 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -8.386 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -8.390 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -8.390 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -8.396 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -8.397 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[30]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -8.405 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[24]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[28]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -8.408 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -8.408 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[0]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -8.408 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[29]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -8.412 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -8.417 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[31]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -8.421 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -8.421 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[29]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -8.421 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[29]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -8.421 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[24]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -8.421 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[25]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -8.423 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[30]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -8.425 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[4]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -8.426 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -8.429 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -8.429 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -8.440 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -8.442 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -8.448 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -8.455 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_a_reg[8]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -8.455 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -8.455 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_b_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -8.457 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -8.459 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[29]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -8.460 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -8.462 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[2]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -8.466 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -8.471 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -8.486 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -8.486 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -8.486 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_b_reg[31]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -8.489 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -8.497 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -8.514 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -8.514 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -8.517 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -8.520 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -8.527 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -8.532 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -8.540 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -8.559 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[5]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -8.559 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -8.568 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[30]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -8.568 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_b_reg[30]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -8.569 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -8.577 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_2/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -8.583 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_a_btint_a_reg[14]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -8.585 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -8.592 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -8.604 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -8.620 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -8.626 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -8.631 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -8.632 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -8.632 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -8.633 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -8.633 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -8.641 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -8.661 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[24]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -8.661 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[27]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -8.667 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -8.668 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[25]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[26]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[28]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -8.671 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -8.671 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_a_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -8.673 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -8.675 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -8.681 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -8.683 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_subtract_reg/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -8.698 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -8.701 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_b_reg[6]/CE (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -8.708 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -8.710 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[15]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -8.710 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[2]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -8.717 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[0]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -8.722 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -8.741 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -8.746 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[29]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -8.747 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -8.768 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -8.775 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -8.783 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -8.786 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -8.801 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -8.802 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[31]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -8.824 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_a_reg[23]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_1/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -8.837 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -8.841 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_b_btint_a_reg[30]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -8.843 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -8.844 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -8.857 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -8.861 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -8.864 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -8.873 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_u_btint_b_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -8.897 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[7]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -8.900 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -8.909 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -8.914 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -8.924 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/cell_c_out_d_btint_b_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -8.941 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -8.944 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -8.946 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -8.953 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -8.958 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -8.963 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -8.968 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -8.973 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -8.979 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -8.988 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[1]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -8.988 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[4]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -9.026 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -9.045 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -9.050 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -9.051 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -9.059 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/b_old_btint_b_reg[1]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_3/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[3]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[5]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[6]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_b_btint_b_reg[8]/S (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -9.070 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -9.078 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -9.080 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -9.081 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -9.081 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -9.083 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -9.087 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -9.087 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_overflow_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -9.092 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -9.109 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -9.109 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[95]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -9.111 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -9.124 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -9.129 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -9.132 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -9.148 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -9.149 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -9.153 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_b_btint_b_reg[31]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -9.157 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -9.164 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -9.176 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -9.183 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -9.187 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -9.187 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -9.189 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -9.205 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -9.213 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -9.246 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -9.249 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -9.251 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -9.252 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -9.254 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -9.261 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -9.263 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -9.267 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -9.277 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[1]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -9.279 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -9.280 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -9.283 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -9.284 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -9.287 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[8]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -9.295 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -9.296 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -9.309 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -9.317 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -9.321 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[7]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -9.336 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -9.337 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -9.338 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -9.340 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[0]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -9.342 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -9.342 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -9.350 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -9.350 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[12]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -9.354 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -9.364 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[15]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -9.371 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -9.377 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[17]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -9.377 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -9.379 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -9.380 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[3]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -9.386 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[6]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -9.387 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[2]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -9.388 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -9.392 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[23]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -9.398 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -9.403 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[11]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -9.403 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -9.408 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -9.409 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -9.426 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[5]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -9.437 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[19]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -9.446 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -9.447 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -9.453 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -9.453 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -9.455 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -9.458 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -9.462 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[16]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -9.465 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/b_old_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_0/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -9.468 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -9.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[22]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -9.478 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -9.480 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[9]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -9.485 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[10]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -9.489 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[21]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -9.496 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -9.541 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -9.546 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[4]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -9.555 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[13]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[14]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -9.576 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -9.608 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[25]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -9.623 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -9.630 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[18]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -9.637 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -9.657 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[24]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -9.658 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[31]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -9.678 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[27]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -9.691 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[26]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -9.692 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[20]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -9.703 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/b_old_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -9.730 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[30]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -9.796 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[22]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_1/lock_reg[28]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -9.809 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_a_btint_b_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/multiplier_3/lock_reg[29]/D (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -9.836 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[0]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -9.900 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[5]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -9.905 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[2]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -9.910 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[6]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -9.990 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[3]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -9.994 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[1]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -9.994 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[4]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -9.994 ns between bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/state_u_btint_a_reg[7]/C (clocked by combined_operations_clock) and bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_1/adder_subtractor_b_btint_a_reg[7]/R (clocked by combined_operations_clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on combined_operations_reset relative to the rising and/or falling clock edge(s) of combined_operations_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on combined_operations_done relative to the rising and/or falling clock edge(s) of combined_operations_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on uart_transmitter_output_d relative to the rising and/or falling clock edge(s) of combined_operations_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on uart_transmitter_output_u relative to the rising and/or falling clock edge(s) of combined_operations_clock.
Related violations: <none>


