<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Revision History &#8212; SPDOC 1.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=d1102ebc" />
    <link rel="stylesheet" type="text/css" href="../../_static/basic.css?v=686e5160" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=27fed22d" />
    <script src="../../_static/documentation_options.js?v=f2a433a1"></script>
    <script src="../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="DEV_BOARD Documentation" href="../../DEV_BOARD/DEV_BOARD.html" />
    <link rel="prev" title="Revision History" href="../XME0726/XME0726-Reference_Manual.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <p><strong>XME0724 Reference Manual</strong></p>
<section id="revision-history">
<h1>Revision History<a class="headerlink" href="#revision-history" title="Link to this heading">¶</a></h1>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-left"><p>Revision</p></th>
<th class="head text-left"><p>Time</p></th>
<th class="head text-left"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-left"><p>Rev. 1.0</p></td>
<td class="text-left"><p>2024.10.22</p></td>
<td class="text-left"><p>First Release</p></td>
</tr>
<tr class="row-odd"><td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="copyright-notice">
<h1>CopyRight Notice:<a class="headerlink" href="#copyright-notice" title="Link to this heading">¶</a></h1>
<p>Copyright ©2015 by MicroPhase Technologies (Shanghai) Co. Ltd. All rights are reserved.</p>
</section>
<section id="development-environment">
<h1>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading">¶</a></h1>
<p>Vivado 2018.3 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h1>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading">¶</a></h1>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20240808163724633.png)</p>
</section>
<section id="contents">
<h1>Contents<a class="headerlink" href="#contents" title="Link to this heading">¶</a></h1>
<p>[toc]</p>
</section>
<section id="overview">
<h1>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h1>
<p>​	XME7035 is a system module based on Xilinx Zynq-SoC from Microphase Technology.
It integrates 4 DDR3 SDRAM chips, with two forming a 32-bit data bus and 8Gbit capacity. The
read/write data clock frequency between the PS(Processing System) and the DDR3 is up to
533MHz, and the read/write data clock frequency between the PL(Programmable Logic) and the
DDR3 is up to 800MHz, which can satisfy the system’s demand for high-bandwidth data
processing.
​	At the same time, a REALTEK RTL8211F Gigabit Ethernet PHY chip is integrated on the core
board, which can be easily used by users to realise Ethernet related applications.
​	The core board features 138 single-ended IOs (configurable as 69 differential pairs),
adjustable IO voltages, 8 GTX high-speed RX/TX pairs, and equal-length differential alignments
with 50-ohm single-ended and 100-ohm differential impedance.</p>
<section id="board-layout">
<h2>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\2-7035.png)</p>
</section>
<section id="key-features">
<h2>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading">¶</a></h2>
<ul>
<li><p>Xilinx Zynq™ XC7Z035-FFG676 Soc</p></li>
<li><p>DDR3: PS 8Gbit DDR3 RAM, 32Bit;</p>
<p>​	     PL 8Gbit DDR3 RAM, 32Bit</p>
</li>
<li><p>Flash: Flash: 256Mbit QSPI Flash, 8GB eMMC Flash.</p></li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED;</p>
<p>​	 2 users LED,1 PS control, 1 PL control.</p>
</li>
<li><p>GTX: 8</p></li>
<li><p>MIO: 21 MIOs, 3 IO at 3.3V, 18 IOs at 1.8V</p></li>
<li><p>PL GPIO: 138, Adjustable Voltage, 46 for HR BANK, 92 for HP BANK,</p>
<p>​		 Can be configured as 69 differential pairs</p>
</li>
<li><p>Connectors: 3 x 120pin High Speed B2B Connectors</p></li>
</ul>
</section>
<section id="block-diagram">
<h2>○Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\XME7035_DIAGRAM-01.png)</p>
</section>
<section id="mechanical-spec">
<h2>○Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20241022095900027.png)</p>
</section>
</section>
<section id="function-resources">
<h1>●2. Function Resources<a class="headerlink" href="#function-resources" title="Link to this heading">¶</a></h1>
<section id="fpga">
<h2>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p>Up to 1GHz MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L memory controller with 8 DMA channels and 4</p></li>
<li><p>High Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Kintex-7 FPGA</p></li>
<li><p>LUTs: 171,900</p></li>
<li><p>DSP Slices: 900</p></li>
<li><p>Logic Cells: 275K</p></li>
<li><p>Flip-Flops: 343,800</p></li>
<li><p>Total Block RAM: 17.6Mb</p></li>
<li><p>Analog Mixed Signal (AMS) / XADC: 2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p></li>
<li><p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Configs</p></li>
</ul>
</section>
<section id="ddr3">
<h2>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading">¶</a></h2>
<p>​	The PS of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a
single chip and 1GB for two chips.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
<th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS_DDR3_A0</p></td>
<td><p>K22</p></td>
<td><p>PS_DDR3_D9</p></td>
<td><p>L23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A1</p></td>
<td><p>K20</p></td>
<td><p>PS_DDR3_D10</p></td>
<td><p>M26</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A2</p></td>
<td><p>N21</p></td>
<td><p>PS_DDR3_D11</p></td>
<td><p>K23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A3</p></td>
<td><p>L22</p></td>
<td><p>PS_DDR3_D12</p></td>
<td><p>M25</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A4</p></td>
<td><p>M20</p></td>
<td><p>PS_DDR3_D13</p></td>
<td><p>N24</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A5</p></td>
<td><p>N22</p></td>
<td><p>PS_DDR3_D14</p></td>
<td><p>M24</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A6</p></td>
<td><p>L20</p></td>
<td><p>PS_DDR3_D15</p></td>
<td><p>N23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A7</p></td>
<td><p>J21</p></td>
<td><p>PS_DDR3_D16</p></td>
<td><p>R26</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A8</p></td>
<td><p>T20</p></td>
<td><p>PS_DDR3_D17</p></td>
<td><p>P24</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A9</p></td>
<td><p>U20</p></td>
<td><p>PS_DDR3_D18</p></td>
<td><p>N26</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A10</p></td>
<td><p>M22</p></td>
<td><p>PS_DDR3_D19</p></td>
<td><p>P23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A11</p></td>
<td><p>H21</p></td>
<td><p>PS_DDR3_D20</p></td>
<td><p>T24</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A12</p></td>
<td><p>P20</p></td>
<td><p>PS_DDR3_D21</p></td>
<td><p>T25</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A13</p></td>
<td><p>J20</p></td>
<td><p>PS_DDR3_D22</p></td>
<td><p>T23</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A14</p></td>
<td><p>R20</p></td>
<td><p>PS_DDR3_D23</p></td>
<td><p>R23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA0</p></td>
<td><p>U22</p></td>
<td><p>PS_DDR3_D24</p></td>
<td><p>V24</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_BA1</p></td>
<td><p>T22</p></td>
<td><p>PS_DDR3_D25</p></td>
<td><p>U26</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA2</p></td>
<td><p>R22</p></td>
<td><p>PS_DDR3_D26</p></td>
<td><p>U24</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCAS</p></td>
<td><p>Y23</p></td>
<td><p>PS_DDR3_D27</p></td>
<td><p>U25</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CKE</p></td>
<td><p>U21</p></td>
<td><p>PS_DDR3_D28</p></td>
<td><p>W26</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_CLK_N</p></td>
<td><p>P21</p></td>
<td><p>PS_DDR3_D29</p></td>
<td><p>Y25</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CLK_P</p></td>
<td><p>R21</p></td>
<td><p>PS_DDR3_D30</p></td>
<td><p>Y26</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCS</p></td>
<td><p>Y21</p></td>
<td><p>PS_DDR3_D31</p></td>
<td><p>W23</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_DM0</p></td>
<td><p>G24</p></td>
<td><p>PS_DDR3_DQS_N0</p></td>
<td><p>G25</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_DM1</p></td>
<td><p>K25</p></td>
<td><p>PS_DDR3_DQS_N1</p></td>
<td><p>L25</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_DM2</p></td>
<td><p>P26</p></td>
<td><p>PS_DDR3_DQS_N2</p></td>
<td><p>R25</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_DM3</p></td>
<td><p>V26</p></td>
<td><p>PS_DDR3_DQS_N3</p></td>
<td><p>W25</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D0</p></td>
<td><p>J26</p></td>
<td><p>PS_DDR3_DQS_P0</p></td>
<td><p>H24</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D1</p></td>
<td><p>F25</p></td>
<td><p>PS_DDR3_DQS_P1</p></td>
<td><p>L24</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D2</p></td>
<td><p>J25</p></td>
<td><p>PS_DDR3_DQS_P2</p></td>
<td><p>P25</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D3</p></td>
<td><p>G26</p></td>
<td><p>PS_DDR3_DQS_P3</p></td>
<td><p>W24</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D4</p></td>
<td><p>H26</p></td>
<td><p>PS_DDR3_NRST</p></td>
<td><p>H22</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D5</p></td>
<td><p>H23</p></td>
<td><p>PS_DDR3_ODT</p></td>
<td><p>Y22</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D6</p></td>
<td><p>J24</p></td>
<td><p>PS_DDR3_NRAS</p></td>
<td><p>V23</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D7</p></td>
<td><p>J23</p></td>
<td><p>PS_DDR3_nWE</p></td>
<td><p>V22</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D8</p></td>
<td><p>K26</p></td>
<td><p></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
<p>​	The PL of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
<th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PL_DDR3_A0</p></td>
<td><p>E5</p></td>
<td><p>PL_DDR3_D9</p></td>
<td><p>J1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A1</p></td>
<td><p>A8</p></td>
<td><p>PL_DDR3_D10</p></td>
<td><p>H1</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A2</p></td>
<td><p>E6</p></td>
<td><p>PL_DDR3_D11</p></td>
<td><p>H3</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A3</p></td>
<td><p>B6</p></td>
<td><p>PL_DDR3_D12</p></td>
<td><p>H4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A4</p></td>
<td><p>A7</p></td>
<td><p>PL_DDR3_D13</p></td>
<td><p>G1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A5</p></td>
<td><p>A3</p></td>
<td><p>PL_DDR3_D14</p></td>
<td><p>L3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A6</p></td>
<td><p>B7</p></td>
<td><p>PL_DDR3_D15</p></td>
<td><p>H2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A7</p></td>
<td><p>B4</p></td>
<td><p>PL_DDR3_D16</p></td>
<td><p>M4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A8</p></td>
<td><p>A9</p></td>
<td><p>PL_DDR3_D17</p></td>
<td><p>L4</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A9</p></td>
<td><p>E8</p></td>
<td><p>PL_DDR3_D18</p></td>
<td><p>N4</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A10</p></td>
<td><p>D9</p></td>
<td><p>PL_DDR3_D19</p></td>
<td><p>L5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A11</p></td>
<td><p>A10</p></td>
<td><p>PL_DDR3_D20</p></td>
<td><p>M2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A12</p></td>
<td><p>C2</p></td>
<td><p>PL_DDR3_D21</p></td>
<td><p>L2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_A13</p></td>
<td><p>B10</p></td>
<td><p>PL_DDR3_D22</p></td>
<td><p>M6</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_A14</p></td>
<td><p>D8</p></td>
<td><p>PL_DDR3_D23</p></td>
<td><p>M5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_BA0</p></td>
<td><p>B1</p></td>
<td><p>PL_DDR3_D24</p></td>
<td><p>J5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_BA1</p></td>
<td><p>C6</p></td>
<td><p>PL_DDR3_D25</p></td>
<td><p>J6</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_BA2</p></td>
<td><p>F5</p></td>
<td><p>PL_DDR3_D26</p></td>
<td><p>N6</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_NCAS</p></td>
<td><p>C9</p></td>
<td><p>PL_DDR3_D27</p></td>
<td><p>M7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_CKE</p></td>
<td><p>F9</p></td>
<td><p>PL_DDR3_D28</p></td>
<td><p>K6</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_CLK_N</p></td>
<td><p>F7</p></td>
<td><p>PL_DDR3_D29</p></td>
<td><p>N7</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_CLK_P</p></td>
<td><p>G7</p></td>
<td><p>PL_DDR3_D30</p></td>
<td><p>K8</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_NCS</p></td>
<td><p>A4</p></td>
<td><p>PL_DDR3_D31</p></td>
<td><p>K5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM0</p></td>
<td><p>E2</p></td>
<td><p>PL_DDR3_DQS_N0</p></td>
<td><p>F2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM1</p></td>
<td><p>J4</p></td>
<td><p>PL_DDR3_DQS_N1</p></td>
<td><p>K1</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_DM2</p></td>
<td><p>N1</p></td>
<td><p>PL_DDR3_DQS_N2</p></td>
<td><p>N2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_DM3</p></td>
<td><p>K7</p></td>
<td><p>PL_DDR3_DQS_N3</p></td>
<td><p>L8</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D0</p></td>
<td><p>E1</p></td>
<td><p>PL_DDR3_DQS_P0</p></td>
<td><p>G2</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D1</p></td>
<td><p>G4</p></td>
<td><p>PL_DDR3_DQS_P1</p></td>
<td><p>K2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D2</p></td>
<td><p>F4</p></td>
<td><p>PL_DDR3_DQS_P2</p></td>
<td><p>N3</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D3</p></td>
<td><p>F3</p></td>
<td><p>PL_DDR3_DQS_P3</p></td>
<td><p>M8</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D4</p></td>
<td><p>D4</p></td>
<td><p>PL_DDR3_NRST</p></td>
<td><p>B5</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D5</p></td>
<td><p>C1</p></td>
<td><p>PL_DDR3_ODT</p></td>
<td><p>A5</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D6</p></td>
<td><p>D1</p></td>
<td><p>PL_DDR3_NRAS</p></td>
<td><p>B9</p></td>
</tr>
<tr class="row-even"><td><p>PL_DDR3_D7</p></td>
<td><p>D3</p></td>
<td><p>PL_DDR3_NWE</p></td>
<td><p>B2</p></td>
</tr>
<tr class="row-odd"><td><p>PL_DDR3_D8</p></td>
<td><p>K3</p></td>
<td><p></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="giga-eth">
<h2>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading">¶</a></h2>
<p>​	The RTL8211F chip supports 10/100/1000M network transfer rate and communicates with the
MAC layer of the Zynq7000 PS system via the RGMII interface. It supports MDI/MDX adaptation,
multiple speed adaptation, master/slave adaptation and MDIO bus support for PHY register
management.</p>
</section>
<section id="emmc">
<h2>○eMMC<a class="headerlink" href="#emmc" title="Link to this heading">¶</a></h2>
<p>​	The module features an 8GB eMMC interface (PS_SDIO0) that can be utilised for system files
or other data file storage. It can also be employed as a secondary boot device in conjunction with
the QSPI flash for system boot. The interface is PS BANK501 MIO[46-51].</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal Name</p></th>
<th class="head"><p>Pin Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MMC_CLK</p></td>
<td><p>B21</p></td>
</tr>
<tr class="row-odd"><td><p>MMC_CMD</p></td>
<td><p>B19</p></td>
</tr>
<tr class="row-even"><td><p>MMC_DATA0</p></td>
<td><p>E17</p></td>
</tr>
<tr class="row-odd"><td><p>MMC_DATA1</p></td>
<td><p>A18</p></td>
</tr>
<tr class="row-even"><td><p>MMC_DATA2</p></td>
<td><p>B22</p></td>
</tr>
<tr class="row-odd"><td><p>MMC_DATA3</p></td>
<td><p>B20</p></td>
</tr>
</tbody>
</table>
</section>
<section id="jtag">
<h2>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading">¶</a></h2>
<p>​	The JTAG signal link of the XME7035 is connected to the expansion connector.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal</p></th>
<th class="head"><p>JM1 Pin Number</p></th>
<th class="head"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>FPGA_TCK</p></td>
<td><p>Pin23</p></td>
<td><p>Input (3.3V)</p></td>
</tr>
<tr class="row-odd"><td><p>FPGA_TDI</p></td>
<td><p>Pin25</p></td>
<td><p>Input (3.3V)</p></td>
</tr>
<tr class="row-even"><td><p>FPGA_TDO</p></td>
<td><p>Pin27</p></td>
<td><p>Output (3.3V)</p></td>
</tr>
<tr class="row-odd"><td><p>FPGA_TMS</p></td>
<td><p>Pin29</p></td>
<td><p>Output (3.3V)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="boot-config">
<h2>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading">¶</a></h2>
<p>​	ZYNQ startup mode by configuring the core module pins PIN119 (MODE0), PIN120 (MODE1),
the core module ZYNQ configuration schematic is shown below.</p>
<p>![image-20241022102650859](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20241022102650859.png)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Mode</p></th>
<th class="head"><p>MODE1(JM1 PIN19)</p></th>
<th class="head"><p>MODE0(JM1 PIN17)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>JTAG</p></td>
<td><p>Connection to GND</p></td>
<td><p>Connection to GND</p></td>
</tr>
<tr class="row-odd"><td><p>QSPI</p></td>
<td><p>NC</p></td>
<td><p>Connection to GND</p></td>
</tr>
<tr class="row-even"><td><p>SD</p></td>
<td><p>NC</p></td>
<td><p>NC</p></td>
</tr>
</tbody>
</table>
</section>
<section id="quad-spi-flash">
<h2>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading">¶</a></h2>
<p>​	On-board 256M Quad-SPI Flash memory W25Q256FVEI is used to store initial FPGA
configuration and user’s application as well as data.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Position</p></th>
<th class="head"><p>Model</p></th>
<th class="head"><p>Capacity</p></th>
<th class="head"><p>Factory</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>U4</p></td>
<td><p>W25Q256FVEI</p></td>
<td><p>256 Byte</p></td>
<td><p>Winbond</p></td>
</tr>
</tbody>
</table>
</section>
<section id="clock">
<h2>○Clock<a class="headerlink" href="#clock" title="Link to this heading">¶</a></h2>
<p>​	The XME7035 core board provides a 33.3Mhz active clock for the PS system and a 200Mhz
active clock for the PL system.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Position</p></th>
<th class="head"><p>Signal Name</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Pin Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>U2</p></td>
<td><p>PS_CLK_33d3</p></td>
<td><p>33.333Mhz</p></td>
<td><p>B24</p></td>
</tr>
<tr class="row-odd"><td><p>U6</p></td>
<td><p>SYS_CLK_P</p></td>
<td><p>200Mhz</p></td>
<td><p>C8</p></td>
</tr>
<tr class="row-even"><td><p>U6</p></td>
<td><p>SYS_CLK_N</p></td>
<td><p>200Mhz</p></td>
<td><p>C7</p></td>
</tr>
</tbody>
</table>
</section>
<section id="power">
<h2>○Power<a class="headerlink" href="#power" title="Link to this heading">¶</a></h2>
<p>​	<strong>Please note that the power input of XME7035 is +5V. We recommend using a 5V/2A
power supply.</strong>
​	The module requires a 5V input, and it automatically follows a cascading power-up sequence:
1.0V -&gt; 1.8V -&gt; 1.5V -&gt; 3.3V. The 3.3V output will be powered up last, and at the same time, it will
provide the PG signal of system power status.</p>
</section>
<section id="led">
<h2>○LED<a class="headerlink" href="#led" title="Link to this heading">¶</a></h2>
<p>​	The XME7035 board provides four LEDs, the power indicator, the FPGA configuration status
light, the PL-controlled user LED, and the PS user-controlled LED.
​	The LED signals are described in the following table.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>LED</p></th>
<th class="head"><p>ZYNQ Pin</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>D4</p></td>
<td><p>–</p></td>
<td><p>Power LED</p></td>
</tr>
<tr class="row-odd"><td><p>D1</p></td>
<td><p>W9</p></td>
<td><p>FPGA configuration status LED, lit after successful FPGA configuration</p></td>
</tr>
<tr class="row-even"><td><p>D2</p></td>
<td><p>G14</p></td>
<td><p>LED on when FPGA E26 (MIO0) output is low</p></td>
</tr>
<tr class="row-odd"><td><p>D3</p></td>
<td><p>H16</p></td>
<td><p>LED on when FPGA H16 output is low</p></td>
</tr>
</tbody>
</table>
</section>
<section id="expansion-ports">
<h2>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading">¶</a></h2>
<p>​	The XME7035 uses three sets of connectors, JM1, JM3 and JM4, for the FPGA IO signals and
Ethernet interface.
​	3 x AXK5A2137YG, 120Pin, 0.5mm Pitch</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Core Board Connector Models</p></th>
<th class="head"><p>Based Board Connector Models</p></th>
<th class="head"><p>Manufacturers</p></th>
<th class="head"><p>Mated height</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXK5A2137YG</p></td>
<td><p>AXK6A2337YG</p></td>
<td><p>Panasonic</p></td>
<td><p>3mm</p></td>
</tr>
</tbody>
</table>
<p>​	FPGA Bank, Number of IOs vs. B2B Connector Table</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>FPGA Bank</p></th>
<th class="head"><p>B2B Connector</p></th>
<th class="head"><p>IO Number</p></th>
<th class="head"><p>Voltage</p></th>
<th class="head"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Bank500</p></td>
<td><p>JM1</p></td>
<td><p>3</p></td>
<td><p>3.3V</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>BANK501</p></td>
<td><p>JM1</p></td>
<td><p>18</p></td>
<td><p>1.8V</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p>Bank35</p></td>
<td><p>JM1</p></td>
<td><p>44</p></td>
<td><p>Adjustable</p></td>
<td><p>44 single-ended, can be mated to 22 differential pairs</p></td>
</tr>
<tr class="row-odd"><td><p>Bank12</p></td>
<td><p>JM3</p></td>
<td><p>44</p></td>
<td><p>Adjustable</p></td>
<td><p>44 single-ended, can be mated to 22 differential pairs</p></td>
</tr>
<tr class="row-even"><td><p>Bank13</p></td>
<td><p>JM3</p></td>
<td><p>44</p></td>
<td><p>Adjustable</p></td>
<td><p>44 single-ended, can be mated to 22 differential pairs</p></td>
</tr>
<tr class="row-odd"><td><p>BANK111</p></td>
<td><p>JM4</p></td>
<td><p>20</p></td>
<td><p>-</p></td>
<td><p>2 pairs of CLK, 4 pairs of TX and RX</p></td>
</tr>
<tr class="row-even"><td><p>BANK112</p></td>
<td><p>JM4</p></td>
<td><p>20</p></td>
<td><p>-</p></td>
<td><p>2 pairs of CLK, 4 pairs of TX and RX</p></td>
</tr>
</tbody>
</table>
<p>Description:</p>
<ol class="arabic simple">
<li><p>Bank35 IO level depends on JM1 Pin29&amp;30 voltage input, input range 1.2V~1.8V.</p></li>
<li><p>Bank12 IO level depends on JM3 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank13 IO level depends on JM3 Pin89&amp;90 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>MIO8,MIO14 and MIO15 (JM1 Pin20,55,57), JTAG,RESET (JM1 Pin18, Pin23~Pin29) level is 3.3V.</p></li>
<li><p>MIO28~MIO45 (JM1 Pin24,26,28···~Pin108) level is 1.8V.</p></li>
<li><p>Please refer to the ‘XME7035_Pinout _Table’ for detailed pin definitions of the XME7035.</p></li>
</ol>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">SPDOC</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../BASED_BOARD/BASED_BOARD.html">BASED_BOARD Documentation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../CORE_BOARD.html">CORE_BOARD Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">DEV_BOARD Documentation</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  <li><a href="../CORE_BOARD.html">CORE_BOARD Documentation</a><ul>
      <li>Previous: <a href="../XME0726/XME0726-Reference_Manual.html" title="previous chapter">Revision History</a></li>
      <li>Next: <a href="../../DEV_BOARD/DEV_BOARD.html" title="next chapter">DEV_BOARD Documentation</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2024, EAR.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.0</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="../../_sources/CORE_BOARD/XME7035/XME7035-Reference_Manual.md.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>