design_file
../examples/eq_sdp_v3/eq_sdp_v3.v
top_module
eq_sdp_v3
clock_sig
clk
prop_sig
prop
memory_limit
0
timeout
0
