TimeQuest Timing Analyzer report for DE0_NANO
Mon Oct 22 22:06:09 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Fast 1200mV 0C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.2%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Mon Oct 22 22:06:08 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 117.87 MHz ; 117.87 MHz      ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 11.811 ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.516 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.394 ; 0.000         ;
; CLOCK_50                                                 ; 1.611 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.489  ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.747 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 11.811 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.284     ;
; 11.811 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.284     ;
; 11.813 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.287     ;
; 11.902 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.193     ;
; 11.902 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.193     ;
; 11.904 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.196     ;
; 11.940 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.155     ;
; 11.940 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.155     ;
; 11.942 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.158     ;
; 12.010 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.085     ;
; 12.010 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.085     ;
; 12.012 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.088     ;
; 12.014 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.081     ;
; 12.014 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.081     ;
; 12.016 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.084     ;
; 12.018 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.077     ;
; 12.018 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.077     ;
; 12.020 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.080     ;
; 12.035 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.060     ;
; 12.035 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.060     ;
; 12.037 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.063     ;
; 12.081 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.014     ;
; 12.081 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 10.014     ;
; 12.083 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 10.017     ;
; 12.101 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.994      ;
; 12.101 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.994      ;
; 12.103 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.997      ;
; 12.104 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.989      ;
; 12.104 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.989      ;
; 12.105 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.990      ;
; 12.105 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.990      ;
; 12.106 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.150      ; 9.992      ;
; 12.107 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.993      ;
; 12.109 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.986      ;
; 12.109 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.986      ;
; 12.111 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.989      ;
; 12.113 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.982      ;
; 12.113 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.982      ;
; 12.115 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.985      ;
; 12.126 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.969      ;
; 12.126 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.969      ;
; 12.128 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.972      ;
; 12.139 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.956      ;
; 12.139 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.956      ;
; 12.141 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.959      ;
; 12.143 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.952      ;
; 12.143 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.952      ;
; 12.145 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.955      ;
; 12.147 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.948      ;
; 12.147 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.948      ;
; 12.149 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.951      ;
; 12.164 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.931      ;
; 12.164 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.931      ;
; 12.166 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.934      ;
; 12.204 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.891      ;
; 12.204 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.891      ;
; 12.206 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.894      ;
; 12.215 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.880      ;
; 12.215 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.880      ;
; 12.217 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.883      ;
; 12.218 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.139      ; 9.869      ;
; 12.218 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.139      ; 9.869      ;
; 12.220 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.144      ; 9.872      ;
; 12.242 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.853      ;
; 12.242 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.853      ;
; 12.244 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.856      ;
; 12.278 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.817      ;
; 12.278 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.817      ;
; 12.280 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.820      ;
; 12.280 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.815      ;
; 12.280 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.815      ;
; 12.281 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.138      ; 9.805      ;
; 12.281 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.138      ; 9.805      ;
; 12.282 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.818      ;
; 12.283 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.143      ; 9.808      ;
; 12.284 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.811      ;
; 12.284 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.811      ;
; 12.286 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.814      ;
; 12.288 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.807      ;
; 12.288 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.807      ;
; 12.290 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.810      ;
; 12.303 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.790      ;
; 12.303 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.790      ;
; 12.305 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.790      ;
; 12.305 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.790      ;
; 12.305 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.150      ; 9.793      ;
; 12.307 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.793      ;
; 12.307 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.786      ;
; 12.307 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.786      ;
; 12.307 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.788      ;
; 12.307 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.788      ;
; 12.309 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.150      ; 9.789      ;
; 12.309 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.152      ; 9.791      ;
; 12.311 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.782      ;
; 12.311 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.782      ;
; 12.313 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.150      ; 9.785      ;
; 12.328 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.765      ;
; 12.328 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.145      ; 9.765      ;
; 12.330 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.150      ; 9.768      ;
; 12.369 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 2.147      ; 9.726      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                              ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.516 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.683      ;
; 31.661 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.538      ;
; 31.756 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.445      ;
; 31.760 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.439      ;
; 31.852 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.347      ;
; 31.875 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.332      ;
; 31.887 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.322      ;
; 31.901 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.300      ;
; 31.939 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 8.251      ;
; 31.979 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 8.221      ;
; 32.000 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.201      ;
; 32.004 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 8.196      ;
; 32.020 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.187      ;
; 32.032 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.177      ;
; 32.045 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 8.148      ;
; 32.047 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.152      ;
; 32.052 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 8.143      ;
; 32.084 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 8.106      ;
; 32.092 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.109      ;
; 32.105 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.094      ;
; 32.114 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 8.079      ;
; 32.118 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.081      ;
; 32.119 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.088      ;
; 32.124 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 8.076      ;
; 32.131 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.078      ;
; 32.149 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 8.051      ;
; 32.172 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 8.027      ;
; 32.174 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 8.029      ;
; 32.183 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 8.007      ;
; 32.190 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 8.003      ;
; 32.197 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 7.998      ;
; 32.211 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 7.996      ;
; 32.223 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.986      ;
; 32.223 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.977      ;
; 32.237 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.177      ; 7.968      ;
; 32.248 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.952      ;
; 32.259 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.934      ;
; 32.275 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.915      ;
; 32.278 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.918      ;
; 32.280 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.918      ;
; 32.285 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 7.914      ;
; 32.287 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.914      ;
; 32.289 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.904      ;
; 32.291 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 7.917      ;
; 32.296 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 7.899      ;
; 32.315 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.885      ;
; 32.319 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 7.884      ;
; 32.340 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.860      ;
; 32.345 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.856      ;
; 32.358 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.843      ;
; 32.358 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.835      ;
; 32.381 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.812      ;
; 32.382 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.177      ; 7.823      ;
; 32.388 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 7.807      ;
; 32.406 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 7.801      ;
; 32.412 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.789      ;
; 32.418 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.791      ;
; 32.418 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 7.785      ;
; 32.423 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.773      ;
; 32.425 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.773      ;
; 32.430 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 7.769      ;
; 32.436 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 7.772      ;
; 32.438 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.763      ;
; 32.450 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.743      ;
; 32.464 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 7.743      ;
; 32.470 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.720      ;
; 32.476 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.733      ;
; 32.477 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 7.730      ;
; 32.481 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.177      ; 7.724      ;
; 32.489 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.720      ;
; 32.510 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 7.693      ;
; 32.510 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.690      ;
; 32.513 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.688      ;
; 32.522 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.674      ;
; 32.524 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.674      ;
; 32.525 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 7.683      ;
; 32.528 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.662      ;
; 32.529 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 7.670      ;
; 32.531 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 7.676      ;
; 32.535 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.665      ;
; 32.535 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 7.673      ;
; 32.541 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.649      ;
; 32.543 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.666      ;
; 32.557 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.643      ;
; 32.568 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.632      ;
; 32.573 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.177      ; 7.632      ;
; 32.576 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.617      ;
; 32.581 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.619      ;
; 32.583 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 7.612      ;
; 32.583 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.618      ;
; 32.590 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.611      ;
; 32.593 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.607      ;
; 32.595 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.595      ;
; 32.606 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.594      ;
; 32.614 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.582      ;
; 32.616 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.582      ;
; 32.621 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 7.578      ;
; 32.627 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 7.581      ;
; 32.634 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.559      ;
; 32.635 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.565      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.394 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.895      ;
; 0.403 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.904      ;
; 0.570 ; X_ADDR[1]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; X_ADDR[2]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; X_ADDR[12]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Y_ADDR[0]                        ; Y_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Y_ADDR[1]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Y_ADDR[5]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Y_ADDR[12]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; X_ADDR[10]                       ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; X_ADDR[14]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Y_ADDR[14]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Y_ADDR[4]                        ; Y_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Y_ADDR[10]                       ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Y_ADDR[13]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; X_ADDR[3]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; X_ADDR[9]                        ; X_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; X_ADDR[11]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Y_ADDR[7]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Y_ADDR[9]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Y_ADDR[11]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; Y_ADDR[8]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Y_ADDR[6]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.793      ;
; 0.577 ; X_ADDR[5]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; X_ADDR[4]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; X_ADDR[7]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; X_ADDR[6]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.801      ;
; 0.584 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.803      ;
; 0.585 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.586 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.805      ;
; 0.586 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.805      ;
; 0.587 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; Y_ADDR[2]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; X_ADDR[13]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; Y_ADDR[3]                        ; Y_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; X_ADDR[0]                        ; X_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; X_ADDR[8]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.597 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.816      ;
; 0.597 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.816      ;
; 0.607 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.826      ;
; 0.631 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.140      ;
; 0.652 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.161      ;
; 0.710 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.929      ;
; 0.844 ; X_ADDR[1]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; Y_ADDR[1]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; Y_ADDR[13]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; Y_ADDR[5]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; X_ADDR[11]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; X_ADDR[9]                        ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; X_ADDR[3]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; Y_ADDR[11]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; Y_ADDR[9]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; Y_ADDR[7]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.852 ; X_ADDR[5]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.071      ;
; 0.854 ; X_ADDR[7]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.858 ; X_ADDR[2]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; X_ADDR[12]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; Y_ADDR[12]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; X_ADDR[0]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; X_ADDR[10]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Y_ADDR[4]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Y_ADDR[0]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Y_ADDR[10]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; X_ADDR[12]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; X_ADDR[2]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; Y_ADDR[12]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; X_ADDR[0]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; X_ADDR[10]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Y_ADDR[6]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Y_ADDR[8]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Y_ADDR[0]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Y_ADDR[4]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Y_ADDR[10]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; Y_ADDR[8]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; Y_ADDR[6]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; X_ADDR[13]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.083      ;
; 0.865 ; Y_ADDR[3]                        ; Y_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.084      ;
; 0.865 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.084      ;
; 0.867 ; X_ADDR[4]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.867 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.867 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; X_ADDR[6]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.088      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.611 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.494      ;
; 1.633 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.624      ; 4.514      ;
; 1.649 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.533      ;
; 1.653 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.532      ;
; 1.667 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.546      ;
; 1.677 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.554      ;
; 1.686 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.616      ; 4.559      ;
; 1.707 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.598      ;
; 1.711 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.602      ;
; 1.720 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.599      ;
; 1.725 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.607      ;
; 1.725 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.609      ;
; 1.737 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.616      ;
; 1.738 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.630      ;
; 1.739 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.622      ;
; 1.742 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.619      ;
; 1.746 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.621      ;
; 1.753 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.641      ;
; 1.753 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.637      ;
; 1.757 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.632      ;
; 1.759 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.616      ; 4.632      ;
; 1.770 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.658      ;
; 1.774 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.649      ;
; 1.783 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.671      ;
; 1.794 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.682      ;
; 1.810 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.692      ;
; 1.810 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.702      ;
; 1.812 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.619      ; 4.688      ;
; 1.816 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.630      ; 4.703      ;
; 1.819 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.701      ;
; 1.823 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.697      ;
; 1.834 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.725      ;
; 1.842 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.725      ;
; 1.843 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.616      ; 4.716      ;
; 1.845 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.736      ;
; 1.846 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.728      ;
; 1.847 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.619      ; 4.723      ;
; 1.850 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.734      ;
; 1.855 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.746      ;
; 1.858 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.732      ;
; 1.859 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.750      ;
; 1.864 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.746      ;
; 1.871 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.763      ;
; 1.873 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.761      ;
; 1.874 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.757      ;
; 1.890 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.774      ;
; 1.898 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.775      ;
; 1.901 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.775      ;
; 1.905 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.623      ; 4.785      ;
; 1.909 ; X_ADDR[10]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.784      ;
; 1.909 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.784      ;
; 1.909 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.791      ;
; 1.913 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.796      ;
; 1.916 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.619      ; 4.792      ;
; 1.918 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.625      ; 4.800      ;
; 1.920 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.624      ; 4.801      ;
; 1.921 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.795      ;
; 1.924 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.807      ;
; 1.925 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.809      ;
; 1.930 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.805      ;
; 1.932 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.806      ;
; 1.933 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.633      ; 4.823      ;
; 1.940 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.831      ;
; 1.941 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.615      ; 4.813      ;
; 1.941 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.824      ;
; 1.942 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.615      ; 4.814      ;
; 1.946 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.837      ;
; 1.949 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.828      ;
; 1.953 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.830      ;
; 1.954 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.621      ; 4.832      ;
; 1.960 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.622      ; 4.839      ;
; 1.964 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.838      ;
; 1.969 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.860      ;
; 1.969 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.630      ; 4.856      ;
; 1.969 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.619      ; 4.845      ;
; 1.972 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.846      ;
; 1.973 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.634      ; 4.864      ;
; 1.973 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.856      ;
; 1.973 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.850      ;
; 1.978 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.853      ;
; 1.980 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.854      ;
; 1.981 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.631      ; 4.869      ;
; 1.983 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.857      ;
; 1.983 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.875      ;
; 1.988 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.617      ; 4.862      ;
; 1.989 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.864      ;
; 1.995 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.887      ;
; 1.995 ; X_ADDR[7]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.620      ; 4.872      ;
; 1.996 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.879      ;
; 1.997 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.889      ;
; 1.998 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.615      ; 4.870      ;
; 1.998 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.633      ; 4.888      ;
; 1.998 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.627      ; 4.882      ;
; 1.999 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.616      ; 4.872      ;
; 2.002 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.885      ;
; 2.003 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.878      ;
; 2.003 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.635      ; 4.895      ;
; 2.004 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.633      ; 4.894      ;
; 2.006 ; X_ADDR[7]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.618      ; 4.881      ;
; 2.009 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.626      ; 4.892      ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 131.63 MHz ; 131.63 MHz      ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 12.620 ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 32.403 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.381 ; 0.000         ;
; CLOCK_50                                                 ; 1.556 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.487  ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.743 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 12.620 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.197      ;
; 12.620 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.193      ;
; 12.620 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.193      ;
; 12.707 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.110      ;
; 12.707 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.106      ;
; 12.707 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.106      ;
; 12.738 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.079      ;
; 12.738 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.075      ;
; 12.738 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.075      ;
; 12.785 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.032      ;
; 12.785 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.028      ;
; 12.785 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.028      ;
; 12.791 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.026      ;
; 12.791 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.022      ;
; 12.791 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.022      ;
; 12.797 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.020      ;
; 12.797 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.016      ;
; 12.797 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.016      ;
; 12.810 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 9.007      ;
; 12.810 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.003      ;
; 12.810 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 9.003      ;
; 12.872 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.945      ;
; 12.872 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.941      ;
; 12.872 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.941      ;
; 12.878 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.939      ;
; 12.878 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.935      ;
; 12.878 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.935      ;
; 12.879 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.938      ;
; 12.879 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.934      ;
; 12.879 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.934      ;
; 12.881 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.936      ;
; 12.881 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.932      ;
; 12.881 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.932      ;
; 12.884 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.933      ;
; 12.884 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.929      ;
; 12.884 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.929      ;
; 12.885 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.875      ; 8.930      ;
; 12.885 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.926      ;
; 12.885 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.926      ;
; 12.897 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.920      ;
; 12.897 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.916      ;
; 12.897 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.916      ;
; 12.903 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.914      ;
; 12.903 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.910      ;
; 12.903 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.910      ;
; 12.909 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.908      ;
; 12.909 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.904      ;
; 12.909 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.904      ;
; 12.915 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.902      ;
; 12.915 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.898      ;
; 12.915 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.898      ;
; 12.928 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.889      ;
; 12.928 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.885      ;
; 12.928 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.885      ;
; 12.968 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.849      ;
; 12.968 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.845      ;
; 12.968 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.845      ;
; 12.987 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.869      ; 8.822      ;
; 12.987 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.865      ; 8.818      ;
; 12.987 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.865      ; 8.818      ;
; 12.997 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.876      ; 8.819      ;
; 12.997 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.872      ; 8.815      ;
; 12.997 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.872      ; 8.815      ;
; 12.999 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.818      ;
; 12.999 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.814      ;
; 12.999 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.814      ;
; 13.023 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.869      ; 8.786      ;
; 13.023 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.865      ; 8.782      ;
; 13.023 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.865      ; 8.782      ;
; 13.028 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.789      ;
; 13.028 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.785      ;
; 13.028 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.785      ;
; 13.044 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.773      ;
; 13.044 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.769      ;
; 13.044 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.769      ;
; 13.046 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.771      ;
; 13.046 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.767      ;
; 13.046 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.767      ;
; 13.050 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.767      ;
; 13.050 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.763      ;
; 13.050 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.763      ;
; 13.050 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.875      ; 8.765      ;
; 13.050 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.761      ;
; 13.050 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.761      ;
; 13.056 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.761      ;
; 13.056 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.757      ;
; 13.056 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.757      ;
; 13.056 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.875      ; 8.759      ;
; 13.056 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.755      ;
; 13.056 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.755      ;
; 13.062 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.875      ; 8.753      ;
; 13.062 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.749      ;
; 13.062 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.749      ;
; 13.069 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.748      ;
; 13.069 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.744      ;
; 13.069 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.873      ; 8.744      ;
; 13.075 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.875      ; 8.740      ;
; 13.075 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.736      ;
; 13.075 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.871      ; 8.736      ;
; 13.115 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.877      ; 8.702      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.403 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.762      ;
; 32.547 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.618      ;
; 32.617 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.552      ;
; 32.631 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.534      ;
; 32.712 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.453      ;
; 32.761 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.408      ;
; 32.771 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.404      ;
; 32.782 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.395      ;
; 32.798 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 7.359      ;
; 32.845 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.324      ;
; 32.869 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.300      ;
; 32.877 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.292      ;
; 32.884 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.281      ;
; 32.915 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 7.247      ;
; 32.915 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.260      ;
; 32.926 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.243      ;
; 32.926 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.251      ;
; 32.929 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.236      ;
; 32.933 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 7.230      ;
; 32.942 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 7.215      ;
; 32.943 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.222      ;
; 32.988 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 7.174      ;
; 32.998 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.145      ; 7.167      ;
; 32.999 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.176      ;
; 33.010 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.167      ;
; 33.013 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.156      ;
; 33.021 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.148      ;
; 33.026 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 7.131      ;
; 33.037 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.151      ; 7.134      ;
; 33.059 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 7.103      ;
; 33.077 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 7.086      ;
; 33.080 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.095      ;
; 33.090 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 7.084      ;
; 33.091 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.086      ;
; 33.097 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.072      ;
; 33.098 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.071      ;
; 33.105 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.064      ;
; 33.107 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 7.050      ;
; 33.122 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.147      ; 7.045      ;
; 33.131 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 7.045      ;
; 33.132 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.146      ; 7.034      ;
; 33.132 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 7.030      ;
; 33.139 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.148      ; 7.029      ;
; 33.143 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.026      ;
; 33.143 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 7.019      ;
; 33.157 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 7.012      ;
; 33.161 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 7.002      ;
; 33.178 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.991      ;
; 33.181 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.151      ; 6.990      ;
; 33.186 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.983      ;
; 33.212 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.957      ;
; 33.216 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.946      ;
; 33.224 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.938      ;
; 33.234 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 6.940      ;
; 33.242 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.921      ;
; 33.252 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 6.923      ;
; 33.263 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 6.914      ;
; 33.265 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.151      ; 6.906      ;
; 33.266 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.147      ; 6.901      ;
; 33.275 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 6.901      ;
; 33.276 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.146      ; 6.890      ;
; 33.279 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 6.878      ;
; 33.283 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.148      ; 6.885      ;
; 33.288 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.881      ;
; 33.297 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.865      ;
; 33.297 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 6.878      ;
; 33.308 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 6.869      ;
; 33.311 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 6.864      ;
; 33.318 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 6.856      ;
; 33.322 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 6.855      ;
; 33.324 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 6.833      ;
; 33.334 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.835      ;
; 33.335 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 6.842      ;
; 33.338 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 6.819      ;
; 33.346 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.151      ; 6.825      ;
; 33.350 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.819      ;
; 33.350 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.147      ; 6.817      ;
; 33.358 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.811      ;
; 33.359 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 6.817      ;
; 33.360 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.146      ; 6.806      ;
; 33.366 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 6.809      ;
; 33.367 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.148      ; 6.801      ;
; 33.377 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 6.800      ;
; 33.385 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.784      ;
; 33.390 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.779      ;
; 33.393 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 6.764      ;
; 33.395 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.774      ;
; 33.396 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.766      ;
; 33.399 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 6.775      ;
; 33.403 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.766      ;
; 33.409 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.760      ;
; 33.414 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.749      ;
; 33.417 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.752      ;
; 33.431 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.147      ; 6.736      ;
; 33.432 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.149      ; 6.737      ;
; 33.440 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 6.736      ;
; 33.441 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.146      ; 6.725      ;
; 33.441 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.721      ;
; 33.448 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.148      ; 6.720      ;
; 33.455 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 6.707      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.381 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.827      ;
; 0.390 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.836      ;
; 0.511 ; X_ADDR[2]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; X_ADDR[12]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; Y_ADDR[0]                        ; Y_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; Y_ADDR[5]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; Y_ADDR[12]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; X_ADDR[10]                       ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; X_ADDR[1]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; X_ADDR[14]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; Y_ADDR[14]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; Y_ADDR[1]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; Y_ADDR[4]                        ; Y_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; Y_ADDR[10]                       ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; X_ADDR[3]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; X_ADDR[11]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; Y_ADDR[11]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; Y_ADDR[13]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; X_ADDR[9]                        ; X_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; Y_ADDR[7]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; Y_ADDR[9]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.714      ;
; 0.516 ; Y_ADDR[8]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; Y_ADDR[6]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.716      ;
; 0.517 ; X_ADDR[5]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.717      ;
; 0.519 ; X_ADDR[4]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; X_ADDR[7]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; X_ADDR[6]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.722      ;
; 0.523 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.726      ;
; 0.526 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.726      ;
; 0.528 ; Y_ADDR[2]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.728      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; X_ADDR[0]                        ; X_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.729      ;
; 0.529 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.729      ;
; 0.529 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.729      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; X_ADDR[13]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.730      ;
; 0.530 ; Y_ADDR[3]                        ; Y_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.730      ;
; 0.531 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.731      ;
; 0.532 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.732      ;
; 0.533 ; X_ADDR[8]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.733      ;
; 0.535 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.734      ;
; 0.541 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.741      ;
; 0.613 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.065      ;
; 0.630 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.082      ;
; 0.644 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.844      ;
; 0.755 ; Y_ADDR[5]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.955      ;
; 0.757 ; X_ADDR[1]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.957      ;
; 0.757 ; Y_ADDR[1]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.957      ;
; 0.758 ; X_ADDR[11]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.958      ;
; 0.758 ; X_ADDR[3]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.958      ;
; 0.758 ; Y_ADDR[11]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.958      ;
; 0.758 ; Y_ADDR[13]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.958      ;
; 0.759 ; X_ADDR[9]                        ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; Y_ADDR[9]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; Y_ADDR[7]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.959      ;
; 0.760 ; X_ADDR[2]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.960      ;
; 0.760 ; X_ADDR[12]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.960      ;
; 0.760 ; Y_ADDR[12]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.960      ;
; 0.761 ; X_ADDR[5]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.961      ;
; 0.761 ; X_ADDR[10]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.961      ;
; 0.761 ; Y_ADDR[4]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.961      ;
; 0.761 ; Y_ADDR[10]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.961      ;
; 0.762 ; X_ADDR[0]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.962      ;
; 0.762 ; Y_ADDR[0]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.962      ;
; 0.764 ; X_ADDR[7]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; Y_ADDR[6]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; Y_ADDR[8]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; X_ADDR[12]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.967      ;
; 0.767 ; X_ADDR[2]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.967      ;
; 0.767 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; Y_ADDR[12]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.967      ;
; 0.768 ; X_ADDR[4]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.968      ;
; 0.768 ; X_ADDR[10]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.968      ;
; 0.768 ; Y_ADDR[4]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.968      ;
; 0.768 ; Y_ADDR[10]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.968      ;
; 0.769 ; X_ADDR[0]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.969      ;
; 0.769 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; Y_ADDR[0]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.969      ;
; 0.771 ; X_ADDR[6]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.971      ;
; 0.771 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.971      ;
; 0.772 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; Y_ADDR[8]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; Y_ADDR[6]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.972      ;
; 0.773 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.973      ;
; 0.774 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.974      ;
; 0.775 ; X_ADDR[4]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.975      ;
; 0.775 ; X_ADDR[13]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.975      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.556 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.305      ; 4.100      ;
; 1.574 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.302      ; 4.115      ;
; 1.593 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.300      ; 4.132      ;
; 1.593 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.136      ;
; 1.603 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.300      ; 4.142      ;
; 1.616 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.151      ;
; 1.630 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.308      ; 4.177      ;
; 1.660 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.211      ;
; 1.660 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.211      ;
; 1.686 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.217      ;
; 1.692 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.240      ;
; 1.703 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.251      ;
; 1.711 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.303      ; 4.253      ;
; 1.713 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.301      ; 4.253      ;
; 1.713 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.256      ;
; 1.725 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.301      ; 4.265      ;
; 1.727 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.270      ;
; 1.732 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.269      ;
; 1.732 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.283      ;
; 1.734 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.311      ; 4.284      ;
; 1.739 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.274      ;
; 1.740 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.283      ;
; 1.742 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.285      ;
; 1.744 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.287      ;
; 1.745 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.311      ; 4.295      ;
; 1.748 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.283      ;
; 1.751 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.282      ;
; 1.753 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.300      ; 4.292      ;
; 1.756 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.293      ;
; 1.762 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.297      ;
; 1.763 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.311      ;
; 1.769 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.312      ;
; 1.773 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.304      ;
; 1.780 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.315      ;
; 1.781 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.318      ;
; 1.789 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.337      ;
; 1.790 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.341      ;
; 1.791 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.326      ;
; 1.811 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.362      ;
; 1.811 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.362      ;
; 1.814 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.357      ;
; 1.817 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.360      ;
; 1.818 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.355      ;
; 1.820 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.363      ;
; 1.827 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.362      ;
; 1.828 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.371      ;
; 1.833 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.376      ;
; 1.837 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.372      ;
; 1.838 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.381      ;
; 1.840 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.383      ;
; 1.841 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.389      ;
; 1.841 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.389      ;
; 1.842 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.300      ; 4.381      ;
; 1.843 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.394      ;
; 1.843 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.302      ; 4.384      ;
; 1.846 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.381      ;
; 1.862 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.313      ; 4.414      ;
; 1.863 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.303      ; 4.405      ;
; 1.865 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.408      ;
; 1.869 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.412      ;
; 1.870 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.413      ;
; 1.877 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.420      ;
; 1.877 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.306      ; 4.422      ;
; 1.877 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.414      ;
; 1.879 ; X_ADDR[10]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.414      ;
; 1.880 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.301      ; 4.420      ;
; 1.881 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.416      ;
; 1.883 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.311      ; 4.433      ;
; 1.885 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.301      ; 4.425      ;
; 1.885 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.420      ;
; 1.886 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.429      ;
; 1.887 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.422      ;
; 1.890 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.310      ; 4.439      ;
; 1.890 ; Y_ADDR[10]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.438      ;
; 1.891 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.301      ; 4.431      ;
; 1.892 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.423      ;
; 1.894 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.308      ; 4.441      ;
; 1.894 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.431      ;
; 1.898 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.433      ;
; 1.904 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.310      ; 4.453      ;
; 1.906 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.310      ; 4.455      ;
; 1.906 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.441      ;
; 1.908 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.459      ;
; 1.909 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.440      ;
; 1.910 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.461      ;
; 1.910 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.453      ;
; 1.912 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.292      ; 4.443      ;
; 1.914 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.451      ;
; 1.918 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.453      ;
; 1.921 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.456      ;
; 1.925 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.302      ; 4.466      ;
; 1.925 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.462      ;
; 1.927 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.478      ;
; 1.927 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.312      ; 4.478      ;
; 1.932 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.309      ; 4.480      ;
; 1.932 ; Y_ADDR[10]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.311      ; 4.482      ;
; 1.936 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.298      ; 4.473      ;
; 1.941 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.308      ; 4.488      ;
; 1.941 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.296      ; 4.476      ;
; 1.943 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 2.304      ; 4.486      ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 15.240 ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.078 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.207 ; 0.000         ;
; CLOCK_50                                                 ; 0.837 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.208  ; 0.000         ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.754 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 15.240 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.949      ;
; 15.240 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.949      ;
; 15.242 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.950      ;
; 15.252 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.938      ;
; 15.252 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.938      ;
; 15.254 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.939      ;
; 15.271 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.918      ;
; 15.271 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.918      ;
; 15.273 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.919      ;
; 15.361 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.828      ;
; 15.361 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.828      ;
; 15.361 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.828      ;
; 15.361 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.828      ;
; 15.363 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.829      ;
; 15.363 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.829      ;
; 15.364 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.825      ;
; 15.364 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.825      ;
; 15.366 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.826      ;
; 15.371 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.818      ;
; 15.371 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.818      ;
; 15.373 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.819      ;
; 15.373 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.817      ;
; 15.373 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.817      ;
; 15.373 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.817      ;
; 15.373 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.817      ;
; 15.375 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.818      ;
; 15.375 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.818      ;
; 15.376 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.814      ;
; 15.376 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.814      ;
; 15.378 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.815      ;
; 15.383 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.807      ;
; 15.383 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.807      ;
; 15.385 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.808      ;
; 15.392 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.797      ;
; 15.392 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.797      ;
; 15.392 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.797      ;
; 15.392 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.797      ;
; 15.394 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.798      ;
; 15.394 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.798      ;
; 15.395 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.794      ;
; 15.395 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.794      ;
; 15.397 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.795      ;
; 15.402 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.787      ;
; 15.402 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.787      ;
; 15.404 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.788      ;
; 15.424 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.766      ;
; 15.424 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.766      ;
; 15.425 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.764      ;
; 15.425 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.764      ;
; 15.426 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.767      ;
; 15.427 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.765      ;
; 15.437 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.753      ;
; 15.437 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.753      ;
; 15.439 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.754      ;
; 15.443 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.746      ;
; 15.443 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.746      ;
; 15.445 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.747      ;
; 15.446 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.259      ; 5.742      ;
; 15.446 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.259      ; 5.742      ;
; 15.448 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.262      ; 5.743      ;
; 15.454 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.254      ; 5.729      ;
; 15.454 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.254      ; 5.729      ;
; 15.456 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.257      ; 5.730      ;
; 15.456 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.733      ;
; 15.456 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.733      ;
; 15.458 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.734      ;
; 15.503 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.256      ; 5.682      ;
; 15.503 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.256      ; 5.682      ;
; 15.505 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.259      ; 5.683      ;
; 15.506 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.683      ;
; 15.506 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.683      ;
; 15.508 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.684      ;
; 15.518 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.672      ;
; 15.518 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.672      ;
; 15.520 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.673      ;
; 15.537 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.652      ;
; 15.537 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.652      ;
; 15.538 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.651      ;
; 15.538 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.651      ;
; 15.539 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.653      ;
; 15.540 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.263      ; 5.652      ;
; 15.545 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.645      ;
; 15.545 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.645      ;
; 15.545 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.645      ;
; 15.545 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.645      ;
; 15.547 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.646      ;
; 15.547 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.646      ;
; 15.548 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.642      ;
; 15.548 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.642      ;
; 15.550 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.643      ;
; 15.550 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.640      ;
; 15.550 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.640      ;
; 15.552 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.641      ;
; 15.555 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.635      ;
; 15.555 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.261      ; 5.635      ;
; 15.557 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.264      ; 5.636      ;
; 15.564 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.625      ;
; 15.564 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.625      ;
; 15.564 ; Y_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.625      ;
; 15.564 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; 1.260      ; 5.625      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.078 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.019      ;
; 35.163 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.934      ;
; 35.219 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.878      ;
; 35.226 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.874      ;
; 35.271 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.826      ;
; 35.311 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.789      ;
; 35.332 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.773      ;
; 35.342 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.765      ;
; 35.346 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.746      ;
; 35.367 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.733      ;
; 35.388 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.709      ;
; 35.401 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.701      ;
; 35.410 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.687      ;
; 35.417 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.688      ;
; 35.419 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.681      ;
; 35.421 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.680      ;
; 35.426 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.671      ;
; 35.427 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.680      ;
; 35.431 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.661      ;
; 35.435 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.659      ;
; 35.447 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.649      ;
; 35.454 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.643      ;
; 35.473 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.632      ;
; 35.483 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.624      ;
; 35.486 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.616      ;
; 35.487 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.605      ;
; 35.489 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.605      ;
; 35.506 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.595      ;
; 35.520 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.574      ;
; 35.523 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.579      ;
; 35.525 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.580      ;
; 35.532 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.564      ;
; 35.535 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.572      ;
; 35.536 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.564      ;
; 35.539 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.553      ;
; 35.542 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.560      ;
; 35.558 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.542      ;
; 35.562 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.539      ;
; 35.567 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.536      ;
; 35.574 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.526      ;
; 35.574 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.520      ;
; 35.576 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.518      ;
; 35.588 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.508      ;
; 35.594 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 4.504      ;
; 35.594 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.508      ;
; 35.598 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.502      ;
; 35.601 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.500      ;
; 35.602 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.498      ;
; 35.605 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.501      ;
; 35.608 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.494      ;
; 35.614 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.487      ;
; 35.628 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.466      ;
; 35.630 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.464      ;
; 35.640 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.456      ;
; 35.642 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.463      ;
; 35.652 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.455      ;
; 35.652 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.451      ;
; 35.656 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.436      ;
; 35.664 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.441      ;
; 35.664 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.438      ;
; 35.674 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.433      ;
; 35.678 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.414      ;
; 35.679 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 4.419      ;
; 35.680 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.425      ;
; 35.682 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.412      ;
; 35.683 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.417      ;
; 35.686 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.415      ;
; 35.690 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.417      ;
; 35.690 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.416      ;
; 35.692 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.408      ;
; 35.694 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.398      ;
; 35.708 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.397      ;
; 35.708 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.395      ;
; 35.711 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.391      ;
; 35.716 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.386      ;
; 35.718 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.389      ;
; 35.722 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.370      ;
; 35.731 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.370      ;
; 35.733 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.369      ;
; 35.735 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.366      ;
; 35.735 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 4.363      ;
; 35.739 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.361      ;
; 35.742 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.359      ;
; 35.745 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.349      ;
; 35.746 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.360      ;
; 35.748 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.359      ;
; 35.749 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.353      ;
; 35.753 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.348      ;
; 35.757 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.339      ;
; 35.760 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.343      ;
; 35.766 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.336      ;
; 35.767 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.327      ;
; 35.769 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.332      ;
; 35.777 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.325      ;
; 35.777 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.323      ;
; 35.778 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.323      ;
; 35.779 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.317      ;
; 35.783 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.311      ;
; 35.787 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 4.311      ;
; 35.791 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.309      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.207 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.489      ;
; 0.212 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.494      ;
; 0.304 ; X_ADDR[14]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Y_ADDR[14]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Y_ADDR[0]                        ; Y_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Y_ADDR[5]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; X_ADDR[10]                       ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; X_ADDR[1]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; X_ADDR[2]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; X_ADDR[3]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; X_ADDR[12]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[1]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[4]                        ; Y_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[7]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[10]                       ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[12]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[13]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; X_ADDR[9]                        ; X_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; X_ADDR[11]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Y_ADDR[8]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Y_ADDR[6]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Y_ADDR[9]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Y_ADDR[11]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; X_ADDR[5]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; X_ADDR[7]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; X_ADDR[4]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; X_ADDR[6]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; X_ADDR[0]                        ; X_ADDR[0]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; X_ADDR[13]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; Y_ADDR[2]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Y_ADDR[3]                        ; Y_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; X_ADDR[8]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.325 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.446      ;
; 0.340 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.626      ;
; 0.355 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.641      ;
; 0.374 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.453 ; Y_ADDR[5]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; X_ADDR[1]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; X_ADDR[3]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Y_ADDR[13]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Y_ADDR[7]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Y_ADDR[1]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; X_ADDR[9]                        ; X_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; X_ADDR[11]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Y_ADDR[9]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Y_ADDR[11]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; X_ADDR[5]                        ; X_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; X_ADDR[7]                        ; X_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; X_ADDR[0]                        ; X_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; X_ADDR[2]                        ; X_ADDR[3]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; X_ADDR[10]                       ; X_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; X_ADDR[12]                       ; X_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Y_ADDR[4]                        ; Y_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Y_ADDR[0]                        ; Y_ADDR[1]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Y_ADDR[12]                       ; Y_ADDR[13]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Y_ADDR[10]                       ; Y_ADDR[11]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Y_ADDR[6]                        ; Y_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; Y_ADDR[8]                        ; Y_ADDR[9]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; X_ADDR[13]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; X_ADDR[0]                        ; X_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; X_ADDR[2]                        ; X_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; X_ADDR[10]                       ; X_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; X_ADDR[12]                       ; X_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[3]                        ; Y_ADDR[4]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[4]                        ; Y_ADDR[6]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[12]                       ; Y_ADDR[14]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[0]                        ; Y_ADDR[2]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[10]                       ; Y_ADDR[12]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; Y_ADDR[6]                        ; Y_ADDR[8]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; Y_ADDR[8]                        ; Y_ADDR[10]                                                                                                 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; X_ADDR[4]                        ; X_ADDR[5]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; X_ADDR[6]                        ; X_ADDR[7]                                                                                                  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.837 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.575      ;
; 0.850 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.581      ;
; 0.852 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.590      ;
; 0.855 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.555      ; 2.584      ;
; 0.865 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.596      ;
; 0.867 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.554      ; 2.595      ;
; 0.871 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.598      ;
; 0.872 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.562      ; 2.608      ;
; 0.873 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.605      ;
; 0.874 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.605      ;
; 0.881 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.614      ;
; 0.881 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.614      ;
; 0.882 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.607      ;
; 0.890 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.554      ; 2.618      ;
; 0.893 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.617      ;
; 0.894 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.548      ; 2.616      ;
; 0.894 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.560      ; 2.628      ;
; 0.896 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.620      ;
; 0.899 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.560      ; 2.633      ;
; 0.899 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.630      ;
; 0.901 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.548      ; 2.623      ;
; 0.905 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.637      ;
; 0.905 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.630      ;
; 0.906 ; X_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.555      ; 2.635      ;
; 0.906 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.644      ;
; 0.917 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.654      ;
; 0.921 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.653      ;
; 0.921 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.659      ;
; 0.923 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.656      ;
; 0.923 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.656      ;
; 0.927 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.659      ;
; 0.933 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.561      ; 2.668      ;
; 0.934 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.658      ;
; 0.935 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.556      ; 2.665      ;
; 0.947 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.679      ;
; 0.951 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.554      ; 2.679      ;
; 0.953 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.680      ;
; 0.954 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.679      ;
; 0.957 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.560      ; 2.691      ;
; 0.958 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.683      ;
; 0.958 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.562      ; 2.694      ;
; 0.962 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.689      ;
; 0.964 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.689      ;
; 0.966 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.691      ;
; 0.967 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.549      ; 2.690      ;
; 0.967 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.699      ;
; 0.969 ; pixel_data_RGB332[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.694      ;
; 0.969 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.701      ;
; 0.970 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.549      ; 2.693      ;
; 0.972 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.705      ;
; 0.972 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.697      ;
; 0.974 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.554      ; 2.702      ;
; 0.975 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.560      ; 2.709      ;
; 0.978 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.705      ;
; 0.978 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.716      ;
; 0.985 ; pixel_data_RGB332[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.559      ; 2.718      ;
; 0.986 ; Y_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.711      ;
; 0.986 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.711      ;
; 0.989 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.727      ;
; 0.989 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.548      ; 2.711      ;
; 0.993 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.556      ; 2.723      ;
; 0.993 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.731      ;
; 0.993 ; X_ADDR[10]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.717      ;
; 0.994 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.725      ;
; 0.994 ; X_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.725      ;
; 0.994 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.721      ;
; 0.995 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.733      ;
; 0.996 ; X_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.723      ;
; 0.996 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.562      ; 2.732      ;
; 0.999 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.736      ;
; 1.000 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.555      ; 2.729      ;
; 1.002 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.734      ;
; 1.003 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.551      ; 2.728      ;
; 1.007 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.557      ; 2.738      ;
; 1.008 ; X_ADDR[14]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.745      ;
; 1.011 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.738      ;
; 1.014 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.738      ;
; 1.014 ; X_ADDR[7]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.741      ;
; 1.016 ; X_ADDR[13]           ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.740      ;
; 1.017 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.561      ; 2.752      ;
; 1.018 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.549      ; 2.741      ;
; 1.019 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.553      ; 2.746      ;
; 1.019 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.549      ; 2.742      ;
; 1.019 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.756      ;
; 1.022 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.556      ; 2.752      ;
; 1.022 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.754      ;
; 1.022 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.759      ;
; 1.023 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.747      ;
; 1.023 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.562      ; 2.759      ;
; 1.025 ; X_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.562      ; 2.761      ;
; 1.027 ; X_ADDR[9]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.560      ; 2.761      ;
; 1.027 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.764      ;
; 1.027 ; X_ADDR[4]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.751      ;
; 1.029 ; X_ADDR[7]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.550      ; 2.753      ;
; 1.030 ; Y_ADDR[2]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.549      ; 2.753      ;
; 1.030 ; Y_ADDR[3]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.767      ;
; 1.033 ; Y_ADDR[1]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.561      ; 2.768      ;
; 1.036 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.773      ;
; 1.038 ; Y_ADDR[0]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.776      ;
; 1.040 ; Y_ADDR[8]            ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.000        ; 1.558      ; 2.772      ;
+-------+----------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 11.811 ; 0.207 ; N/A      ; N/A     ; 9.208               ;
;  CLOCK_50                                                 ; 11.811 ; 0.837 ; N/A      ; N/A     ; 9.208               ;
;  ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.516 ; 0.207 ; N/A      ; N/A     ; 19.743              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; GPIO_1_D[20] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[21] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[22] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[23] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[24] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[25] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[26] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[27] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[28] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[29] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[30] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[31] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[32] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[33] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19826    ; 0        ; 0        ; 0        ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50                                                 ; 50530    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19826    ; 0        ; 0        ; 0        ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50                                                 ; 50530    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 159   ; 159  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 22 22:06:07 2018
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ahhhPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]} {ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 11.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.811               0.000 CLOCK_50 
    Info (332119):    31.516               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.394               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.611               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    19.747               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.620               0.000 CLOCK_50 
    Info (332119):    32.403               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.556               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.487               0.000 CLOCK_50 
    Info (332119):    19.743               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.240               0.000 CLOCK_50 
    Info (332119):    35.078               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.207               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.837               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 CLOCK_50 
    Info (332119):    19.754               0.000 ahhhPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 671 megabytes
    Info: Processing ended: Mon Oct 22 22:06:09 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


