<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>T.I.M | Hardware Documentation: tim_instructions Package  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="style.css" rel="stylesheet" type="text/css"/>
<style type="text/css">
#nav-tree {
    background-image : none;
    background-color : white;
}
#nav-tree .selected{
    background-image : none;
    background-color : #222222;
    color : white;
}
#nav-sync{
    display:none;
}
#nav-tree .item{
    margin: 7px;
    padding: 3px;
    padding-right:0px;
    padding-left:0px;
    margin-right:0px;
    margin-left:0px;
}
#nav-tree .label{
    font-size : 14px;
}
#MSearchBox{
    display:none;
}
.ui-resizable-e{
    background-color: silver;
    background-image: none;
}
#titlearea table{
    width:100%;
}
#projectname{
    text-align: center;
}
#projectlogo{
    width:80px;
}
.head-navbar{
    width:270px;
    padding-right:12px;
}
.head-navbar ul {
    list-style:none;
    height:40px;
    padding:0;
    background: #eee;
    background: -moz-linear-gradient(top, #f8f8f8 0%, #dddddd 100%);
    background: -webkit-gradient(linear, left top, left bottom, color-stop(0%,#f8f8f8), color-stop(100%,#dddddd));
    background: -webkit-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -o-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -ms-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    border-radius:5px;
    border:1px solid #d2d2d2;
    box-shadow:inset #fff 0 1px 0, inset rgba(0,0,0,0.03) 0 -1px 0;
    width:270px;
}
.head-navbar li {
    width:89px;
    float:left;
    border-right:1px solid #d2d2d2;
    height:40px;
}
.head-navbar ul a {
    line-height:1;
    font-size:11px;
    color:#999;
    display:block;
    text-align:center;
    padding-top:6px;
    height:40px;
}
.head-navbar ul li + li {
      width:88px;
        border-left:1px solid #fff;
}
.head-navbar ul li + li + li {
      border-right:none;
        width:89px;
}
.head-navbar ul a strong {
      font-size:14px;
        display:block;
          color:#222;
}
</style>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="">
  <td id="projectlogo"><img alt="Logo" height="55px" style="padding:3px;" src="logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">T.I.M | Hardware Documentation
   </div>
  </td>
  <td class="head-navbar">
    <ul>
        <li><a href="../isa/index.html">Instruction Set<strong>Architecture</strong></a></li>
        <li><a href="../hw/index.html">Documentation<strong>Hardware</strong></a></li>
        <li><a href="../sw/index.html">Documentation<strong>Software</strong></a></li>
    </ul>
  </td>
   <td style="width:0px;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classtim__instructions.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Constants">Constants</a>  </div>
  <div class="headertitle">
<div class="title">tim_instructions Package Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Package that contains declarations and definitions for all instruction opcodes and their lengths.  
 <a href="classtim__instructions.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classtim__instructions.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a43ecb358105806229eb7a3074fc4d577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43ecb358105806229eb7a3074fc4d577"></a>
<a class="el" href="classtim__instructions.html#a43ecb358105806229eb7a3074fc4d577">ieee.std_logic_1164.all</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a631689596594b2068e0ee8dadd0931fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a631689596594b2068e0ee8dadd0931fe"></a>
<a class="el" href="classtim__instructions.html#a631689596594b2068e0ee8dadd0931fe">ieee.numeric_std.all</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a0fefd43299b8da9ac0a127d2c0edc467"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fefd43299b8da9ac0a127d2c0edc467"></a>
<a class="el" href="classtim__instructions.html#a0fefd43299b8da9ac0a127d2c0edc467">work.tim_common.opcode_length</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a1e9ac9192362f4d1b65cd29426212c44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e9ac9192362f4d1b65cd29426212c44"></a>
<a class="el" href="classtim__instructions.html#a1e9ac9192362f4d1b65cd29426212c44">opcode_LOADR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1e9ac9192362f4d1b65cd29426212c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load to register X from address in register Y with offset in register Z. <br/></td></tr>
<tr class="memitem:a95ed8bb7e32496a65ba0df26936e460c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95ed8bb7e32496a65ba0df26936e460c"></a>
<a class="el" href="classtim__instructions.html#a95ed8bb7e32496a65ba0df26936e460c">opcode_length_LOADR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a95ed8bb7e32496a65ba0df26936e460c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a2c7d76c5e14d9226e6d5bc3f5f19b18c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c7d76c5e14d9226e6d5bc3f5f19b18c"></a>
<a class="el" href="classtim__instructions.html#a2c7d76c5e14d9226e6d5bc3f5f19b18c">opcode_LOADI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c7d76c5e14d9226e6d5bc3f5f19b18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load to register X from address in register Y with immediate offset. <br/></td></tr>
<tr class="memitem:a2c92883ecc38cdcfad5bcc7230fc4afe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c92883ecc38cdcfad5bcc7230fc4afe"></a>
<a class="el" href="classtim__instructions.html#a2c92883ecc38cdcfad5bcc7230fc4afe">opcode_length_LOADI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c92883ecc38cdcfad5bcc7230fc4afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ab4945d0236f77aca1fd1723210d89bae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4945d0236f77aca1fd1723210d89bae"></a>
<a class="el" href="classtim__instructions.html#ab4945d0236f77aca1fd1723210d89bae">opcode_STORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab4945d0236f77aca1fd1723210d89bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store register X to address in register Y with offset in register Z. <br/></td></tr>
<tr class="memitem:af9c50280ea986e297d684697b2a49881"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9c50280ea986e297d684697b2a49881"></a>
<a class="el" href="classtim__instructions.html#af9c50280ea986e297d684697b2a49881">opcode_length_STORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af9c50280ea986e297d684697b2a49881"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a1f9783ab3a78bf5ddb83e6eeb678fc24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f9783ab3a78bf5ddb83e6eeb678fc24"></a>
<a class="el" href="classtim__instructions.html#a1f9783ab3a78bf5ddb83e6eeb678fc24">opcode_STORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1f9783ab3a78bf5ddb83e6eeb678fc24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store register X to address in register Y with immediate offset. <br/></td></tr>
<tr class="memitem:a907a55013e1241c4a92668348fbd2ef2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a907a55013e1241c4a92668348fbd2ef2"></a>
<a class="el" href="classtim__instructions.html#a907a55013e1241c4a92668348fbd2ef2">opcode_length_STORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a907a55013e1241c4a92668348fbd2ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a7aafc6fcc65687559e3b7f4ec4e5345a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aafc6fcc65687559e3b7f4ec4e5345a"></a>
<a class="el" href="classtim__instructions.html#a7aafc6fcc65687559e3b7f4ec4e5345a">opcode_PUSH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7aafc6fcc65687559e3b7f4ec4e5345a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push register X onto the top of the stack and decrement the stack pointer. <br/></td></tr>
<tr class="memitem:ad3d0cb8969482e68fdbb9ceb9126b7a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3d0cb8969482e68fdbb9ceb9126b7a4"></a>
<a class="el" href="classtim__instructions.html#ad3d0cb8969482e68fdbb9ceb9126b7a4">opcode_length_PUSH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad3d0cb8969482e68fdbb9ceb9126b7a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:aa9ca749f5a366985a4082de1a722a89d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9ca749f5a366985a4082de1a722a89d"></a>
<a class="el" href="classtim__instructions.html#aa9ca749f5a366985a4082de1a722a89d">opcode_POP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa9ca749f5a366985a4082de1a722a89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pop element at top of stack into register X and increment the stack pointer. <br/></td></tr>
<tr class="memitem:a674557eaaf7e6b3423ea069514381bd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a674557eaaf7e6b3423ea069514381bd0"></a>
<a class="el" href="classtim__instructions.html#a674557eaaf7e6b3423ea069514381bd0">opcode_length_POP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a674557eaaf7e6b3423ea069514381bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a09e4d0d5caa9c672938b59cb358374ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09e4d0d5caa9c672938b59cb358374ba"></a>
<a class="el" href="classtim__instructions.html#a09e4d0d5caa9c672938b59cb358374ba">opcode_MOVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a09e4d0d5caa9c672938b59cb358374ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the content of register X into register Y. <br/></td></tr>
<tr class="memitem:a2acdb7b9f197694f113501d3ae59b85d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2acdb7b9f197694f113501d3ae59b85d"></a>
<a class="el" href="classtim__instructions.html#a2acdb7b9f197694f113501d3ae59b85d">opcode_length_MOVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2acdb7b9f197694f113501d3ae59b85d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a9e383e666fa7524a545e025c303796e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e383e666fa7524a545e025c303796e5"></a>
<a class="el" href="classtim__instructions.html#a9e383e666fa7524a545e025c303796e5">opcode_MOVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9e383e666fa7524a545e025c303796e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move immediate I into register X. <br/></td></tr>
<tr class="memitem:af311c29f3bd058e974be7fa98dfa881a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af311c29f3bd058e974be7fa98dfa881a"></a>
<a class="el" href="classtim__instructions.html#af311c29f3bd058e974be7fa98dfa881a">opcode_length_MOVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af311c29f3bd058e974be7fa98dfa881a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a7380c34aa1131684fd71f11897bb7877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7380c34aa1131684fd71f11897bb7877"></a>
<a class="el" href="classtim__instructions.html#a7380c34aa1131684fd71f11897bb7877">opcode_JUMPR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7380c34aa1131684fd71f11897bb7877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump to address contained within register X. <br/></td></tr>
<tr class="memitem:a4235ce3971dd81a01dc29e7cad26af21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4235ce3971dd81a01dc29e7cad26af21"></a>
<a class="el" href="classtim__instructions.html#a4235ce3971dd81a01dc29e7cad26af21">opcode_length_JUMPR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4235ce3971dd81a01dc29e7cad26af21"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a926e1bd5655229ca7ecefb739a364e80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a926e1bd5655229ca7ecefb739a364e80"></a>
<a class="el" href="classtim__instructions.html#a926e1bd5655229ca7ecefb739a364e80">opcode_JUMPI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a926e1bd5655229ca7ecefb739a364e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump to address contained within instruction immediate. <br/></td></tr>
<tr class="memitem:aab5340aae6da56da767ca151f9bdfbb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab5340aae6da56da767ca151f9bdfbb1"></a>
<a class="el" href="classtim__instructions.html#aab5340aae6da56da767ca151f9bdfbb1">opcode_length_JUMPI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aab5340aae6da56da767ca151f9bdfbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a550e5cda81c0706996056cf4bec34f9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a550e5cda81c0706996056cf4bec34f9d"></a>
<a class="el" href="classtim__instructions.html#a550e5cda81c0706996056cf4bec34f9d">opcode_CALLR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a550e5cda81c0706996056cf4bec34f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call to function who's address is contained within register X. <br/></td></tr>
<tr class="memitem:a983ed69ec6a59744c4782e888fd47939"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a983ed69ec6a59744c4782e888fd47939"></a>
<a class="el" href="classtim__instructions.html#a983ed69ec6a59744c4782e888fd47939">opcode_length_CALLR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a983ed69ec6a59744c4782e888fd47939"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a4f859719a3c469cb4106f2b8602c0210"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f859719a3c469cb4106f2b8602c0210"></a>
<a class="el" href="classtim__instructions.html#a4f859719a3c469cb4106f2b8602c0210">opcode_CALLI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4f859719a3c469cb4106f2b8602c0210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call to function who's address is contained within instruction immediate. <br/></td></tr>
<tr class="memitem:aa75633587ce84fac35984478383d070d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa75633587ce84fac35984478383d070d"></a>
<a class="el" href="classtim__instructions.html#aa75633587ce84fac35984478383d070d">opcode_length_CALLI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa75633587ce84fac35984478383d070d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a6f48dd0fc5ad6a46b22864087548803c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f48dd0fc5ad6a46b22864087548803c"></a>
<a class="el" href="classtim__instructions.html#a6f48dd0fc5ad6a46b22864087548803c">opcode_RETURN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6f48dd0fc5ad6a46b22864087548803c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return from the last function call. <br/></td></tr>
<tr class="memitem:a92473afe111279635a6f4c14b44b698c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92473afe111279635a6f4c14b44b698c"></a>
<a class="el" href="classtim__instructions.html#a92473afe111279635a6f4c14b44b698c">opcode_length_RETURN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a92473afe111279635a6f4c14b44b698c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a382f2e0642d78e6b9f3a88e3f879e85e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a382f2e0642d78e6b9f3a88e3f879e85e"></a>
<a class="el" href="classtim__instructions.html#a382f2e0642d78e6b9f3a88e3f879e85e">opcode_TEST</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a382f2e0642d78e6b9f3a88e3f879e85e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test two general or special registers and set comparison bits. <br/></td></tr>
<tr class="memitem:a995ffb6070f87fb06a87a7559719be4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a995ffb6070f87fb06a87a7559719be4e"></a>
<a class="el" href="classtim__instructions.html#a995ffb6070f87fb06a87a7559719be4e">opcode_length_TEST</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a995ffb6070f87fb06a87a7559719be4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a9882ccca6bc43d7c12c1950772dfecba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9882ccca6bc43d7c12c1950772dfecba"></a>
<a class="el" href="classtim__instructions.html#a9882ccca6bc43d7c12c1950772dfecba">opcode_HALT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9882ccca6bc43d7c12c1950772dfecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop processing and wait to be reset. <br/></td></tr>
<tr class="memitem:aba51d87adc47467866608c6958a5786c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba51d87adc47467866608c6958a5786c"></a>
<a class="el" href="classtim__instructions.html#aba51d87adc47467866608c6958a5786c">opcode_length_HALT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aba51d87adc47467866608c6958a5786c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a95d2be0ede5cd6063b9ba93f2ed2d8e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95d2be0ede5cd6063b9ba93f2ed2d8e6"></a>
<a class="el" href="classtim__instructions.html#a95d2be0ede5cd6063b9ba93f2ed2d8e6">opcode_ANDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a95d2be0ede5cd6063b9ba93f2ed2d8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND two registers together. <br/></td></tr>
<tr class="memitem:a3953dc449178c1377430b2c531c7ecd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3953dc449178c1377430b2c531c7ecd9"></a>
<a class="el" href="classtim__instructions.html#a3953dc449178c1377430b2c531c7ecd9">opcode_length_ANDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3953dc449178c1377430b2c531c7ecd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a2cd5b4e4b066d422066a3d91cf7786b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cd5b4e4b066d422066a3d91cf7786b1"></a>
<a class="el" href="classtim__instructions.html#a2cd5b4e4b066d422066a3d91cf7786b1">opcode_NANDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2cd5b4e4b066d422066a3d91cf7786b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise NAND two registers together. <br/></td></tr>
<tr class="memitem:a1a2c51945e53d4739ac88c272cd91ad4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a2c51945e53d4739ac88c272cd91ad4"></a>
<a class="el" href="classtim__instructions.html#a1a2c51945e53d4739ac88c272cd91ad4">opcode_length_NANDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a2c51945e53d4739ac88c272cd91ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a3ad80d7152478eb6c1c383fa6b2d759d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ad80d7152478eb6c1c383fa6b2d759d"></a>
<a class="el" href="classtim__instructions.html#a3ad80d7152478eb6c1c383fa6b2d759d">opcode_ORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3ad80d7152478eb6c1c383fa6b2d759d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR two registers together. <br/></td></tr>
<tr class="memitem:ac12304baa826cd05b8b5587c61894bf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac12304baa826cd05b8b5587c61894bf3"></a>
<a class="el" href="classtim__instructions.html#ac12304baa826cd05b8b5587c61894bf3">opcode_length_ORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac12304baa826cd05b8b5587c61894bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ae60e737d5296ca13634ac1d78b9d8730"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae60e737d5296ca13634ac1d78b9d8730"></a>
<a class="el" href="classtim__instructions.html#ae60e737d5296ca13634ac1d78b9d8730">opcode_NORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae60e737d5296ca13634ac1d78b9d8730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise NOR two registers together. <br/></td></tr>
<tr class="memitem:ac7cd15a637cbaa031b81d004022a7031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7cd15a637cbaa031b81d004022a7031"></a>
<a class="el" href="classtim__instructions.html#ac7cd15a637cbaa031b81d004022a7031">opcode_length_NORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac7cd15a637cbaa031b81d004022a7031"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a025a0805cb699fe818efc5d15771223d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a025a0805cb699fe818efc5d15771223d"></a>
<a class="el" href="classtim__instructions.html#a025a0805cb699fe818efc5d15771223d">opcode_XORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a025a0805cb699fe818efc5d15771223d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR two registers together. <br/></td></tr>
<tr class="memitem:a1fa1176fea2d3ea55dc59c8f1212655c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fa1176fea2d3ea55dc59c8f1212655c"></a>
<a class="el" href="classtim__instructions.html#a1fa1176fea2d3ea55dc59c8f1212655c">opcode_length_XORR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1fa1176fea2d3ea55dc59c8f1212655c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a112e98bf051142b9e69afca71c999405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a112e98bf051142b9e69afca71c999405"></a>
<a class="el" href="classtim__instructions.html#a112e98bf051142b9e69afca71c999405">opcode_LSLR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a112e98bf051142b9e69afca71c999405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical shift left the bits in register X by the value in register Y. <br/></td></tr>
<tr class="memitem:a3dd210559ceb0012cf0022eac44cb8f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dd210559ceb0012cf0022eac44cb8f2"></a>
<a class="el" href="classtim__instructions.html#a3dd210559ceb0012cf0022eac44cb8f2">opcode_length_LSLR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3dd210559ceb0012cf0022eac44cb8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a64dbf820984f4bf37fbf34a307e18b06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64dbf820984f4bf37fbf34a307e18b06"></a>
<a class="el" href="classtim__instructions.html#a64dbf820984f4bf37fbf34a307e18b06">opcode_LSRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a64dbf820984f4bf37fbf34a307e18b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical shift right the bits in register X by the value in register Y. <br/></td></tr>
<tr class="memitem:a7e3cec69b5326f11b176f1c2e393a82e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e3cec69b5326f11b176f1c2e393a82e"></a>
<a class="el" href="classtim__instructions.html#a7e3cec69b5326f11b176f1c2e393a82e">opcode_length_LSRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7e3cec69b5326f11b176f1c2e393a82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:aa9b8ec08f67178f1c335957a84c332a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9b8ec08f67178f1c335957a84c332a0"></a>
<a class="el" href="classtim__instructions.html#aa9b8ec08f67178f1c335957a84c332a0">opcode_NOTR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa9b8ec08f67178f1c335957a84c332a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise invert the specificed register. <br/></td></tr>
<tr class="memitem:a3ee086c1ba9dd4adb7c798ae0170f615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ee086c1ba9dd4adb7c798ae0170f615"></a>
<a class="el" href="classtim__instructions.html#a3ee086c1ba9dd4adb7c798ae0170f615">opcode_length_NOTR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3ee086c1ba9dd4adb7c798ae0170f615"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a20f5524ed81d9780cf950f9d91265c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20f5524ed81d9780cf950f9d91265c7e"></a>
<a class="el" href="classtim__instructions.html#a20f5524ed81d9780cf950f9d91265c7e">opcode_ANDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a20f5524ed81d9780cf950f9d91265c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND two registers together. <br/></td></tr>
<tr class="memitem:a679264bb3b4c3f9b347b04218e3fce02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a679264bb3b4c3f9b347b04218e3fce02"></a>
<a class="el" href="classtim__instructions.html#a679264bb3b4c3f9b347b04218e3fce02">opcode_length_ANDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a679264bb3b4c3f9b347b04218e3fce02"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a2d8eb8a0c1962363d67795fe440ac23a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d8eb8a0c1962363d67795fe440ac23a"></a>
<a class="el" href="classtim__instructions.html#a2d8eb8a0c1962363d67795fe440ac23a">opcode_NANDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2d8eb8a0c1962363d67795fe440ac23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise NAND two registers together. <br/></td></tr>
<tr class="memitem:a9fa550c440be3a8a7361339284221cb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fa550c440be3a8a7361339284221cb4"></a>
<a class="el" href="classtim__instructions.html#a9fa550c440be3a8a7361339284221cb4">opcode_length_NANDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9fa550c440be3a8a7361339284221cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a020442542ed73c80dbe4607a8e2f1d2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a020442542ed73c80dbe4607a8e2f1d2b"></a>
<a class="el" href="classtim__instructions.html#a020442542ed73c80dbe4607a8e2f1d2b">opcode_ORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a020442542ed73c80dbe4607a8e2f1d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR two registers together. <br/></td></tr>
<tr class="memitem:a9f08cf9e52d60fe219d172911a406c28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f08cf9e52d60fe219d172911a406c28"></a>
<a class="el" href="classtim__instructions.html#a9f08cf9e52d60fe219d172911a406c28">opcode_length_ORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9f08cf9e52d60fe219d172911a406c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a2ff1264c5f0e6f39c6fa4d585201ed08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ff1264c5f0e6f39c6fa4d585201ed08"></a>
<a class="el" href="classtim__instructions.html#a2ff1264c5f0e6f39c6fa4d585201ed08">opcode_NORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2ff1264c5f0e6f39c6fa4d585201ed08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise NOR two registers together. <br/></td></tr>
<tr class="memitem:adc92ca44c6e8f5c4efa70856032334d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc92ca44c6e8f5c4efa70856032334d6"></a>
<a class="el" href="classtim__instructions.html#adc92ca44c6e8f5c4efa70856032334d6">opcode_length_NORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adc92ca44c6e8f5c4efa70856032334d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a7cef5eb4dc9821e1a82ced95db3aa741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cef5eb4dc9821e1a82ced95db3aa741"></a>
<a class="el" href="classtim__instructions.html#a7cef5eb4dc9821e1a82ced95db3aa741">opcode_XORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7cef5eb4dc9821e1a82ced95db3aa741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR two registers together. <br/></td></tr>
<tr class="memitem:a826fc16edab9fb44623dcfc9d02ece2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a826fc16edab9fb44623dcfc9d02ece2d"></a>
<a class="el" href="classtim__instructions.html#a826fc16edab9fb44623dcfc9d02ece2d">opcode_length_XORI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a826fc16edab9fb44623dcfc9d02ece2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a768cab2452607d7e868819c5903f734e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a768cab2452607d7e868819c5903f734e"></a>
<a class="el" href="classtim__instructions.html#a768cab2452607d7e868819c5903f734e">opcode_LSLI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a768cab2452607d7e868819c5903f734e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical shift left the bits in register X by the immediate value. <br/></td></tr>
<tr class="memitem:ac4929f0133cdd8c693b3ffc5c90817f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4929f0133cdd8c693b3ffc5c90817f3"></a>
<a class="el" href="classtim__instructions.html#ac4929f0133cdd8c693b3ffc5c90817f3">opcode_length_LSLI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac4929f0133cdd8c693b3ffc5c90817f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ae30b1d974b76ce3131eacd58f0a73126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae30b1d974b76ce3131eacd58f0a73126"></a>
<a class="el" href="classtim__instructions.html#ae30b1d974b76ce3131eacd58f0a73126">opcode_LSRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae30b1d974b76ce3131eacd58f0a73126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logical shift right the bits in register X by the immediate value. <br/></td></tr>
<tr class="memitem:a565c99c80a138c7f30aeccc7084cd8e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a565c99c80a138c7f30aeccc7084cd8e7"></a>
<a class="el" href="classtim__instructions.html#a565c99c80a138c7f30aeccc7084cd8e7">opcode_length_LSRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a565c99c80a138c7f30aeccc7084cd8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a51219d717707ada0dd109774695377ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51219d717707ada0dd109774695377ee"></a>
<a class="el" href="classtim__instructions.html#a51219d717707ada0dd109774695377ee">opcode_IADDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a51219d717707ada0dd109774695377ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Add register X to immediate value. <br/></td></tr>
<tr class="memitem:a949323a8db5583939f819fbd1744555d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a949323a8db5583939f819fbd1744555d"></a>
<a class="el" href="classtim__instructions.html#a949323a8db5583939f819fbd1744555d">opcode_length_IADDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a949323a8db5583939f819fbd1744555d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a4bebcc4375fe36ca880945fb0feaec22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bebcc4375fe36ca880945fb0feaec22"></a>
<a class="el" href="classtim__instructions.html#a4bebcc4375fe36ca880945fb0feaec22">opcode_ISUBI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4bebcc4375fe36ca880945fb0feaec22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Subtract immediate value from register X. <br/></td></tr>
<tr class="memitem:adbcf5cc49b59e9cf7fd6380ba788e7e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbcf5cc49b59e9cf7fd6380ba788e7e4"></a>
<a class="el" href="classtim__instructions.html#adbcf5cc49b59e9cf7fd6380ba788e7e4">opcode_length_ISUBI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adbcf5cc49b59e9cf7fd6380ba788e7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a74093985e355be49cd7236d5a1a46930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74093985e355be49cd7236d5a1a46930"></a>
<a class="el" href="classtim__instructions.html#a74093985e355be49cd7236d5a1a46930">opcode_IMULI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a74093985e355be49cd7236d5a1a46930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Multiply register X by immediate value. <br/></td></tr>
<tr class="memitem:a7aca6fd082979b31608cfcf562f54b88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aca6fd082979b31608cfcf562f54b88"></a>
<a class="el" href="classtim__instructions.html#a7aca6fd082979b31608cfcf562f54b88">opcode_length_IMULI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7aca6fd082979b31608cfcf562f54b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ac3e66064635e6677f05002b8bbafd922"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e66064635e6677f05002b8bbafd922"></a>
<a class="el" href="classtim__instructions.html#ac3e66064635e6677f05002b8bbafd922">opcode_IDIVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac3e66064635e6677f05002b8bbafd922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Divide register X by immediate value. <br/></td></tr>
<tr class="memitem:a1e21ca65e62d979e2c2d6513bfa34044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e21ca65e62d979e2c2d6513bfa34044"></a>
<a class="el" href="classtim__instructions.html#a1e21ca65e62d979e2c2d6513bfa34044">opcode_length_IDIVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1e21ca65e62d979e2c2d6513bfa34044"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ac98130afc769cbaff82be2f1863a0a69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac98130afc769cbaff82be2f1863a0a69"></a>
<a class="el" href="classtim__instructions.html#ac98130afc769cbaff82be2f1863a0a69">opcode_IASRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac98130afc769cbaff82be2f1863a0a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Arithmetic shift register X right immediate value. <br/></td></tr>
<tr class="memitem:ad943c795e7a718c74930a9999030a4d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad943c795e7a718c74930a9999030a4d8"></a>
<a class="el" href="classtim__instructions.html#ad943c795e7a718c74930a9999030a4d8">opcode_length_IASRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad943c795e7a718c74930a9999030a4d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:aca5df36e2d67ba5c55960118cc4627a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca5df36e2d67ba5c55960118cc4627a9"></a>
<a class="el" href="classtim__instructions.html#aca5df36e2d67ba5c55960118cc4627a9">opcode_IADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aca5df36e2d67ba5c55960118cc4627a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Add register X to register Y. <br/></td></tr>
<tr class="memitem:a44965832f5a953f2fb424e99f4cec1a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44965832f5a953f2fb424e99f4cec1a4"></a>
<a class="el" href="classtim__instructions.html#a44965832f5a953f2fb424e99f4cec1a4">opcode_length_IADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a44965832f5a953f2fb424e99f4cec1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a128f5a7ac2fc0803fdc12fff31c6243e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a128f5a7ac2fc0803fdc12fff31c6243e"></a>
<a class="el" href="classtim__instructions.html#a128f5a7ac2fc0803fdc12fff31c6243e">opcode_ISUBR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a128f5a7ac2fc0803fdc12fff31c6243e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Subtract register X from register Y. <br/></td></tr>
<tr class="memitem:a7c17841bc6a23709467e426647022695"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c17841bc6a23709467e426647022695"></a>
<a class="el" href="classtim__instructions.html#a7c17841bc6a23709467e426647022695">opcode_length_ISUBR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7c17841bc6a23709467e426647022695"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a9c3aba6803fe64f806386cff1606fe4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c3aba6803fe64f806386cff1606fe4f"></a>
<a class="el" href="classtim__instructions.html#a9c3aba6803fe64f806386cff1606fe4f">opcode_IMULR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9c3aba6803fe64f806386cff1606fe4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Multiply register X by register Y. <br/></td></tr>
<tr class="memitem:a2aec167ad3cd72d30cbcc061a85af1e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aec167ad3cd72d30cbcc061a85af1e7"></a>
<a class="el" href="classtim__instructions.html#a2aec167ad3cd72d30cbcc061a85af1e7">opcode_length_IMULR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2aec167ad3cd72d30cbcc061a85af1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:af7efb940d0286e1d260fb723a27d57d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7efb940d0286e1d260fb723a27d57d0"></a>
<a class="el" href="classtim__instructions.html#af7efb940d0286e1d260fb723a27d57d0">opcode_IDIVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af7efb940d0286e1d260fb723a27d57d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Divide register X by register Y. <br/></td></tr>
<tr class="memitem:abc143bf95240c7bb89890f140db9934a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc143bf95240c7bb89890f140db9934a"></a>
<a class="el" href="classtim__instructions.html#abc143bf95240c7bb89890f140db9934a">opcode_length_IDIVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abc143bf95240c7bb89890f140db9934a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a47eb84629daef0eb55e23485ed144c0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47eb84629daef0eb55e23485ed144c0c"></a>
<a class="el" href="classtim__instructions.html#a47eb84629daef0eb55e23485ed144c0c">opcode_IASRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a47eb84629daef0eb55e23485ed144c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer Arithmetic shift register X right value in register Y. <br/></td></tr>
<tr class="memitem:a8083d33528a367cdfd4be6344b4996ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8083d33528a367cdfd4be6344b4996ca"></a>
<a class="el" href="classtim__instructions.html#a8083d33528a367cdfd4be6344b4996ca">opcode_length_IASRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8083d33528a367cdfd4be6344b4996ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a79bdee29284ffc64584a0d41d413c107"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79bdee29284ffc64584a0d41d413c107"></a>
<a class="el" href="classtim__instructions.html#a79bdee29284ffc64584a0d41d413c107">opcode_FADDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a79bdee29284ffc64584a0d41d413c107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Add register X to immediate value. <br/></td></tr>
<tr class="memitem:a825d9b194f58c9e007df0021ec26c1de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a825d9b194f58c9e007df0021ec26c1de"></a>
<a class="el" href="classtim__instructions.html#a825d9b194f58c9e007df0021ec26c1de">opcode_length_FADDI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a825d9b194f58c9e007df0021ec26c1de"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a6ad48f7f00b6fd73a2d3a51f429833b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ad48f7f00b6fd73a2d3a51f429833b9"></a>
<a class="el" href="classtim__instructions.html#a6ad48f7f00b6fd73a2d3a51f429833b9">opcode_FSUBI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6ad48f7f00b6fd73a2d3a51f429833b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Subtract immediate value from register X. <br/></td></tr>
<tr class="memitem:a17df34999f99eacb8c71cff584225442"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17df34999f99eacb8c71cff584225442"></a>
<a class="el" href="classtim__instructions.html#a17df34999f99eacb8c71cff584225442">opcode_length_FSUBI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a17df34999f99eacb8c71cff584225442"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a92ade0f4849e638aa8b99dc2865a8e39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92ade0f4849e638aa8b99dc2865a8e39"></a>
<a class="el" href="classtim__instructions.html#a92ade0f4849e638aa8b99dc2865a8e39">opcode_FMULI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a92ade0f4849e638aa8b99dc2865a8e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Multiply register X by immediate value. <br/></td></tr>
<tr class="memitem:a2c79938361e108f881344a1a19c21182"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c79938361e108f881344a1a19c21182"></a>
<a class="el" href="classtim__instructions.html#a2c79938361e108f881344a1a19c21182">opcode_length_FMULI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c79938361e108f881344a1a19c21182"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ad00bbcd1d526cce2896628cbc0350e9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad00bbcd1d526cce2896628cbc0350e9c"></a>
<a class="el" href="classtim__instructions.html#ad00bbcd1d526cce2896628cbc0350e9c">opcode_FDIVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad00bbcd1d526cce2896628cbc0350e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Divide register X by immediate value. <br/></td></tr>
<tr class="memitem:a406fceb56e77fffe3a8230adeaf97ad7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a406fceb56e77fffe3a8230adeaf97ad7"></a>
<a class="el" href="classtim__instructions.html#a406fceb56e77fffe3a8230adeaf97ad7">opcode_length_FDIVI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a406fceb56e77fffe3a8230adeaf97ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:af42258bfa3cc2af617257c3e0ef16834"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af42258bfa3cc2af617257c3e0ef16834"></a>
<a class="el" href="classtim__instructions.html#af42258bfa3cc2af617257c3e0ef16834">opcode_FASRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af42258bfa3cc2af617257c3e0ef16834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Arithmetic shift register X right immediate value. <br/></td></tr>
<tr class="memitem:af4d1ea35d6aa66437fa98d8e76569ba1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4d1ea35d6aa66437fa98d8e76569ba1"></a>
<a class="el" href="classtim__instructions.html#af4d1ea35d6aa66437fa98d8e76569ba1">opcode_length_FASRI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af4d1ea35d6aa66437fa98d8e76569ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a181631c2c935b979474a69c6b1af7c1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a181631c2c935b979474a69c6b1af7c1b"></a>
<a class="el" href="classtim__instructions.html#a181631c2c935b979474a69c6b1af7c1b">opcode_FADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a181631c2c935b979474a69c6b1af7c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Add register X to register Y. <br/></td></tr>
<tr class="memitem:aab8fb0c9537d9dd2e6e503f3e6551c5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab8fb0c9537d9dd2e6e503f3e6551c5a"></a>
<a class="el" href="classtim__instructions.html#aab8fb0c9537d9dd2e6e503f3e6551c5a">opcode_length_FADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aab8fb0c9537d9dd2e6e503f3e6551c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a4feaa6e1c2e11dfcb4a5307949097cfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4feaa6e1c2e11dfcb4a5307949097cfa"></a>
<a class="el" href="classtim__instructions.html#a4feaa6e1c2e11dfcb4a5307949097cfa">opcode_FSUBR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4feaa6e1c2e11dfcb4a5307949097cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Subtract register X from register Y. <br/></td></tr>
<tr class="memitem:aeb3048694d1ef3b2c24dd008b7257e43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb3048694d1ef3b2c24dd008b7257e43"></a>
<a class="el" href="classtim__instructions.html#aeb3048694d1ef3b2c24dd008b7257e43">opcode_length_FSUBR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeb3048694d1ef3b2c24dd008b7257e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a90a21062f6e001b3128db343240d9af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90a21062f6e001b3128db343240d9af0"></a>
<a class="el" href="classtim__instructions.html#a90a21062f6e001b3128db343240d9af0">opcode_FMULR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a90a21062f6e001b3128db343240d9af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Multiply register X by register Y. <br/></td></tr>
<tr class="memitem:a6b61970108fcdd6d5e884dcd53660f2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b61970108fcdd6d5e884dcd53660f2a"></a>
<a class="el" href="classtim__instructions.html#a6b61970108fcdd6d5e884dcd53660f2a">opcode_length_FMULR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6b61970108fcdd6d5e884dcd53660f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:a93bef7b1bedd8bd5c16d4b6df5814380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93bef7b1bedd8bd5c16d4b6df5814380"></a>
<a class="el" href="classtim__instructions.html#a93bef7b1bedd8bd5c16d4b6df5814380">opcode_FDIVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a93bef7b1bedd8bd5c16d4b6df5814380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Divide register X by register Y. <br/></td></tr>
<tr class="memitem:aeefcf26793d53c2950e07ffc281d08cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeefcf26793d53c2950e07ffc281d08cb"></a>
<a class="el" href="classtim__instructions.html#aeefcf26793d53c2950e07ffc281d08cb">opcode_length_FDIVR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeefcf26793d53c2950e07ffc281d08cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
<tr class="memitem:ad56388c00446e63d04f98ac0a243ddeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad56388c00446e63d04f98ac0a243ddeb"></a>
<a class="el" href="classtim__instructions.html#ad56388c00446e63d04f98ac0a243ddeb">opcode_FASRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opcode_length</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad56388c00446e63d04f98ac0a243ddeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point Arithmetic shift register X right value in register Y. <br/></td></tr>
<tr class="memitem:a5a2913b9dfa804676f53f440a1e24d1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a2913b9dfa804676f53f440a1e24d1a"></a>
<a class="el" href="classtim__instructions.html#a5a2913b9dfa804676f53f440a1e24d1a">opcode_length_FASRR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5a2913b9dfa804676f53f440a1e24d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length in bytes of the instruction. <br/></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Package that contains declarations and definitions for all instruction opcodes and their lengths. </p>

<p>Definition at line <a class="el" href="instructions_8vhdl_source.html#l00016">16</a> of file <a class="el" href="instructions_8vhdl_source.html">instructions.vhdl</a>.</p>
</div><hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/ben/Documents/Projects/tim/hw/<a class="el" href="instructions_8vhdl_source.html">instructions.vhdl</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classtim__instructions.html">tim_instructions</a></li>
  </ul>
</div>
</body>
</html>
