// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "04/09/2024 11:30:08"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module midi_controller (
	clk,
	reset_n,
	rx_data_rdy_i,
	rx_data_i,
	hex2,
	hex3,
	note_on_o,
	note_o_9_0,
	note_o_9_1,
	note_o_9_2,
	note_o_9_3,
	note_o_9_4,
	note_o_9_5,
	note_o_9_6,
	note_o_8_0,
	note_o_8_1,
	note_o_8_2,
	note_o_8_3,
	note_o_8_4,
	note_o_8_5,
	note_o_8_6,
	note_o_7_0,
	note_o_7_1,
	note_o_7_2,
	note_o_7_3,
	note_o_7_4,
	note_o_7_5,
	note_o_7_6,
	note_o_6_0,
	note_o_6_1,
	note_o_6_2,
	note_o_6_3,
	note_o_6_4,
	note_o_6_5,
	note_o_6_6,
	note_o_5_0,
	note_o_5_1,
	note_o_5_2,
	note_o_5_3,
	note_o_5_4,
	note_o_5_5,
	note_o_5_6,
	note_o_4_0,
	note_o_4_1,
	note_o_4_2,
	note_o_4_3,
	note_o_4_4,
	note_o_4_5,
	note_o_4_6,
	note_o_3_0,
	note_o_3_1,
	note_o_3_2,
	note_o_3_3,
	note_o_3_4,
	note_o_3_5,
	note_o_3_6,
	note_o_2_0,
	note_o_2_1,
	note_o_2_2,
	note_o_2_3,
	note_o_2_4,
	note_o_2_5,
	note_o_2_6,
	note_o_1_0,
	note_o_1_1,
	note_o_1_2,
	note_o_1_3,
	note_o_1_4,
	note_o_1_5,
	note_o_1_6,
	note_o_0_0,
	note_o_0_1,
	note_o_0_2,
	note_o_0_3,
	note_o_0_4,
	note_o_0_5,
	note_o_0_6,
	velocity_o_9_0,
	velocity_o_9_1,
	velocity_o_9_2,
	velocity_o_9_3,
	velocity_o_9_4,
	velocity_o_9_5,
	velocity_o_9_6,
	velocity_o_8_0,
	velocity_o_8_1,
	velocity_o_8_2,
	velocity_o_8_3,
	velocity_o_8_4,
	velocity_o_8_5,
	velocity_o_8_6,
	velocity_o_7_0,
	velocity_o_7_1,
	velocity_o_7_2,
	velocity_o_7_3,
	velocity_o_7_4,
	velocity_o_7_5,
	velocity_o_7_6,
	velocity_o_6_0,
	velocity_o_6_1,
	velocity_o_6_2,
	velocity_o_6_3,
	velocity_o_6_4,
	velocity_o_6_5,
	velocity_o_6_6,
	velocity_o_5_0,
	velocity_o_5_1,
	velocity_o_5_2,
	velocity_o_5_3,
	velocity_o_5_4,
	velocity_o_5_5,
	velocity_o_5_6,
	velocity_o_4_0,
	velocity_o_4_1,
	velocity_o_4_2,
	velocity_o_4_3,
	velocity_o_4_4,
	velocity_o_4_5,
	velocity_o_4_6,
	velocity_o_3_0,
	velocity_o_3_1,
	velocity_o_3_2,
	velocity_o_3_3,
	velocity_o_3_4,
	velocity_o_3_5,
	velocity_o_3_6,
	velocity_o_2_0,
	velocity_o_2_1,
	velocity_o_2_2,
	velocity_o_2_3,
	velocity_o_2_4,
	velocity_o_2_5,
	velocity_o_2_6,
	velocity_o_1_0,
	velocity_o_1_1,
	velocity_o_1_2,
	velocity_o_1_3,
	velocity_o_1_4,
	velocity_o_1_5,
	velocity_o_1_6,
	velocity_o_0_0,
	velocity_o_0_1,
	velocity_o_0_2,
	velocity_o_0_3,
	velocity_o_0_4,
	velocity_o_0_5,
	velocity_o_0_6);
input 	clk;
input 	reset_n;
input 	rx_data_rdy_i;
input 	[7:0] rx_data_i;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[9:0] note_on_o;
output 	note_o_9_0;
output 	note_o_9_1;
output 	note_o_9_2;
output 	note_o_9_3;
output 	note_o_9_4;
output 	note_o_9_5;
output 	note_o_9_6;
output 	note_o_8_0;
output 	note_o_8_1;
output 	note_o_8_2;
output 	note_o_8_3;
output 	note_o_8_4;
output 	note_o_8_5;
output 	note_o_8_6;
output 	note_o_7_0;
output 	note_o_7_1;
output 	note_o_7_2;
output 	note_o_7_3;
output 	note_o_7_4;
output 	note_o_7_5;
output 	note_o_7_6;
output 	note_o_6_0;
output 	note_o_6_1;
output 	note_o_6_2;
output 	note_o_6_3;
output 	note_o_6_4;
output 	note_o_6_5;
output 	note_o_6_6;
output 	note_o_5_0;
output 	note_o_5_1;
output 	note_o_5_2;
output 	note_o_5_3;
output 	note_o_5_4;
output 	note_o_5_5;
output 	note_o_5_6;
output 	note_o_4_0;
output 	note_o_4_1;
output 	note_o_4_2;
output 	note_o_4_3;
output 	note_o_4_4;
output 	note_o_4_5;
output 	note_o_4_6;
output 	note_o_3_0;
output 	note_o_3_1;
output 	note_o_3_2;
output 	note_o_3_3;
output 	note_o_3_4;
output 	note_o_3_5;
output 	note_o_3_6;
output 	note_o_2_0;
output 	note_o_2_1;
output 	note_o_2_2;
output 	note_o_2_3;
output 	note_o_2_4;
output 	note_o_2_5;
output 	note_o_2_6;
output 	note_o_1_0;
output 	note_o_1_1;
output 	note_o_1_2;
output 	note_o_1_3;
output 	note_o_1_4;
output 	note_o_1_5;
output 	note_o_1_6;
output 	note_o_0_0;
output 	note_o_0_1;
output 	note_o_0_2;
output 	note_o_0_3;
output 	note_o_0_4;
output 	note_o_0_5;
output 	note_o_0_6;
output 	velocity_o_9_0;
output 	velocity_o_9_1;
output 	velocity_o_9_2;
output 	velocity_o_9_3;
output 	velocity_o_9_4;
output 	velocity_o_9_5;
output 	velocity_o_9_6;
output 	velocity_o_8_0;
output 	velocity_o_8_1;
output 	velocity_o_8_2;
output 	velocity_o_8_3;
output 	velocity_o_8_4;
output 	velocity_o_8_5;
output 	velocity_o_8_6;
output 	velocity_o_7_0;
output 	velocity_o_7_1;
output 	velocity_o_7_2;
output 	velocity_o_7_3;
output 	velocity_o_7_4;
output 	velocity_o_7_5;
output 	velocity_o_7_6;
output 	velocity_o_6_0;
output 	velocity_o_6_1;
output 	velocity_o_6_2;
output 	velocity_o_6_3;
output 	velocity_o_6_4;
output 	velocity_o_6_5;
output 	velocity_o_6_6;
output 	velocity_o_5_0;
output 	velocity_o_5_1;
output 	velocity_o_5_2;
output 	velocity_o_5_3;
output 	velocity_o_5_4;
output 	velocity_o_5_5;
output 	velocity_o_5_6;
output 	velocity_o_4_0;
output 	velocity_o_4_1;
output 	velocity_o_4_2;
output 	velocity_o_4_3;
output 	velocity_o_4_4;
output 	velocity_o_4_5;
output 	velocity_o_4_6;
output 	velocity_o_3_0;
output 	velocity_o_3_1;
output 	velocity_o_3_2;
output 	velocity_o_3_3;
output 	velocity_o_3_4;
output 	velocity_o_3_5;
output 	velocity_o_3_6;
output 	velocity_o_2_0;
output 	velocity_o_2_1;
output 	velocity_o_2_2;
output 	velocity_o_2_3;
output 	velocity_o_2_4;
output 	velocity_o_2_5;
output 	velocity_o_2_6;
output 	velocity_o_1_0;
output 	velocity_o_1_1;
output 	velocity_o_1_2;
output 	velocity_o_1_3;
output 	velocity_o_1_4;
output 	velocity_o_1_5;
output 	velocity_o_1_6;
output 	velocity_o_0_0;
output 	velocity_o_0_1;
output 	velocity_o_0_2;
output 	velocity_o_0_3;
output 	velocity_o_0_4;
output 	velocity_o_0_5;
output 	velocity_o_0_6;

// Design Ports Information
// hex2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// note_on_o[0]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[7]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_on_o[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][1]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][5]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[9][6]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[8][6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[7][6]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][3]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][4]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[6][6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][3]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][4]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][5]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[5][6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][3]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][5]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[4][6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][0]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][1]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][2]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][5]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[3][6]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][0]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][1]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][2]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][4]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[2][6]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][1]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][3]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][5]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[1][6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][0]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][3]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][5]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// note_o[0][6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][1]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][2]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][4]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[9][6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][5]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[8][6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][0]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][4]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[7][6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][0]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][5]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[6][6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][1]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][4]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][5]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[5][6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][1]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][5]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[4][6]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[3][6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][5]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[2][6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][3]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][4]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][5]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[1][6]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][2]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][5]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// velocity_o[0][6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_rdy_i	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[1]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[4]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_i[5]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \hex2[0]~output_o ;
wire \hex2[1]~output_o ;
wire \hex2[2]~output_o ;
wire \hex2[3]~output_o ;
wire \hex2[4]~output_o ;
wire \hex2[5]~output_o ;
wire \hex2[6]~output_o ;
wire \hex3[0]~output_o ;
wire \hex3[1]~output_o ;
wire \hex3[2]~output_o ;
wire \hex3[3]~output_o ;
wire \hex3[4]~output_o ;
wire \hex3[5]~output_o ;
wire \hex3[6]~output_o ;
wire \note_on_o[0]~output_o ;
wire \note_on_o[1]~output_o ;
wire \note_on_o[2]~output_o ;
wire \note_on_o[3]~output_o ;
wire \note_on_o[4]~output_o ;
wire \note_on_o[5]~output_o ;
wire \note_on_o[6]~output_o ;
wire \note_on_o[7]~output_o ;
wire \note_on_o[8]~output_o ;
wire \note_on_o[9]~output_o ;
wire \note_o[9][0]~output_o ;
wire \note_o[9][1]~output_o ;
wire \note_o[9][2]~output_o ;
wire \note_o[9][3]~output_o ;
wire \note_o[9][4]~output_o ;
wire \note_o[9][5]~output_o ;
wire \note_o[9][6]~output_o ;
wire \note_o[8][0]~output_o ;
wire \note_o[8][1]~output_o ;
wire \note_o[8][2]~output_o ;
wire \note_o[8][3]~output_o ;
wire \note_o[8][4]~output_o ;
wire \note_o[8][5]~output_o ;
wire \note_o[8][6]~output_o ;
wire \note_o[7][0]~output_o ;
wire \note_o[7][1]~output_o ;
wire \note_o[7][2]~output_o ;
wire \note_o[7][3]~output_o ;
wire \note_o[7][4]~output_o ;
wire \note_o[7][5]~output_o ;
wire \note_o[7][6]~output_o ;
wire \note_o[6][0]~output_o ;
wire \note_o[6][1]~output_o ;
wire \note_o[6][2]~output_o ;
wire \note_o[6][3]~output_o ;
wire \note_o[6][4]~output_o ;
wire \note_o[6][5]~output_o ;
wire \note_o[6][6]~output_o ;
wire \note_o[5][0]~output_o ;
wire \note_o[5][1]~output_o ;
wire \note_o[5][2]~output_o ;
wire \note_o[5][3]~output_o ;
wire \note_o[5][4]~output_o ;
wire \note_o[5][5]~output_o ;
wire \note_o[5][6]~output_o ;
wire \note_o[4][0]~output_o ;
wire \note_o[4][1]~output_o ;
wire \note_o[4][2]~output_o ;
wire \note_o[4][3]~output_o ;
wire \note_o[4][4]~output_o ;
wire \note_o[4][5]~output_o ;
wire \note_o[4][6]~output_o ;
wire \note_o[3][0]~output_o ;
wire \note_o[3][1]~output_o ;
wire \note_o[3][2]~output_o ;
wire \note_o[3][3]~output_o ;
wire \note_o[3][4]~output_o ;
wire \note_o[3][5]~output_o ;
wire \note_o[3][6]~output_o ;
wire \note_o[2][0]~output_o ;
wire \note_o[2][1]~output_o ;
wire \note_o[2][2]~output_o ;
wire \note_o[2][3]~output_o ;
wire \note_o[2][4]~output_o ;
wire \note_o[2][5]~output_o ;
wire \note_o[2][6]~output_o ;
wire \note_o[1][0]~output_o ;
wire \note_o[1][1]~output_o ;
wire \note_o[1][2]~output_o ;
wire \note_o[1][3]~output_o ;
wire \note_o[1][4]~output_o ;
wire \note_o[1][5]~output_o ;
wire \note_o[1][6]~output_o ;
wire \note_o[0][0]~output_o ;
wire \note_o[0][1]~output_o ;
wire \note_o[0][2]~output_o ;
wire \note_o[0][3]~output_o ;
wire \note_o[0][4]~output_o ;
wire \note_o[0][5]~output_o ;
wire \note_o[0][6]~output_o ;
wire \velocity_o[9][0]~output_o ;
wire \velocity_o[9][1]~output_o ;
wire \velocity_o[9][2]~output_o ;
wire \velocity_o[9][3]~output_o ;
wire \velocity_o[9][4]~output_o ;
wire \velocity_o[9][5]~output_o ;
wire \velocity_o[9][6]~output_o ;
wire \velocity_o[8][0]~output_o ;
wire \velocity_o[8][1]~output_o ;
wire \velocity_o[8][2]~output_o ;
wire \velocity_o[8][3]~output_o ;
wire \velocity_o[8][4]~output_o ;
wire \velocity_o[8][5]~output_o ;
wire \velocity_o[8][6]~output_o ;
wire \velocity_o[7][0]~output_o ;
wire \velocity_o[7][1]~output_o ;
wire \velocity_o[7][2]~output_o ;
wire \velocity_o[7][3]~output_o ;
wire \velocity_o[7][4]~output_o ;
wire \velocity_o[7][5]~output_o ;
wire \velocity_o[7][6]~output_o ;
wire \velocity_o[6][0]~output_o ;
wire \velocity_o[6][1]~output_o ;
wire \velocity_o[6][2]~output_o ;
wire \velocity_o[6][3]~output_o ;
wire \velocity_o[6][4]~output_o ;
wire \velocity_o[6][5]~output_o ;
wire \velocity_o[6][6]~output_o ;
wire \velocity_o[5][0]~output_o ;
wire \velocity_o[5][1]~output_o ;
wire \velocity_o[5][2]~output_o ;
wire \velocity_o[5][3]~output_o ;
wire \velocity_o[5][4]~output_o ;
wire \velocity_o[5][5]~output_o ;
wire \velocity_o[5][6]~output_o ;
wire \velocity_o[4][0]~output_o ;
wire \velocity_o[4][1]~output_o ;
wire \velocity_o[4][2]~output_o ;
wire \velocity_o[4][3]~output_o ;
wire \velocity_o[4][4]~output_o ;
wire \velocity_o[4][5]~output_o ;
wire \velocity_o[4][6]~output_o ;
wire \velocity_o[3][0]~output_o ;
wire \velocity_o[3][1]~output_o ;
wire \velocity_o[3][2]~output_o ;
wire \velocity_o[3][3]~output_o ;
wire \velocity_o[3][4]~output_o ;
wire \velocity_o[3][5]~output_o ;
wire \velocity_o[3][6]~output_o ;
wire \velocity_o[2][0]~output_o ;
wire \velocity_o[2][1]~output_o ;
wire \velocity_o[2][2]~output_o ;
wire \velocity_o[2][3]~output_o ;
wire \velocity_o[2][4]~output_o ;
wire \velocity_o[2][5]~output_o ;
wire \velocity_o[2][6]~output_o ;
wire \velocity_o[1][0]~output_o ;
wire \velocity_o[1][1]~output_o ;
wire \velocity_o[1][2]~output_o ;
wire \velocity_o[1][3]~output_o ;
wire \velocity_o[1][4]~output_o ;
wire \velocity_o[1][5]~output_o ;
wire \velocity_o[1][6]~output_o ;
wire \velocity_o[0][0]~output_o ;
wire \velocity_o[0][1]~output_o ;
wire \velocity_o[0][2]~output_o ;
wire \velocity_o[0][3]~output_o ;
wire \velocity_o[0][4]~output_o ;
wire \velocity_o[0][5]~output_o ;
wire \velocity_o[0][6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rx_data_i[3]~input_o ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \rx_data_rdy_i~input_o ;
wire \rx_data_i[7]~input_o ;
wire \Selector0~0_combout ;
wire \fsm_state.st_wait_data2~q ;
wire \fsm_state.st_wait_status~0_combout ;
wire \fsm_state.st_wait_status~q ;
wire \next_fsm_state~1_combout ;
wire \fsm_state.st_wait_data1~q ;
wire \data1_reg[3]~0_combout ;
wire \rx_data_i[2]~input_o ;
wire \rx_data_i[1]~input_o ;
wire \rx_data_i[0]~input_o ;
wire \vhdl_hex2sevseg_inst1|Mux6~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux5~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux4~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux3~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux2~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux1~0_combout ;
wire \vhdl_hex2sevseg_inst1|Mux0~0_combout ;
wire \rx_data_i[4]~input_o ;
wire \rx_data_i[6]~input_o ;
wire \rx_data_i[5]~input_o ;
wire \vhdl_hex2sevseg_inst2|Mux6~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux5~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux4~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux3~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux2~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux1~0_combout ;
wire \vhdl_hex2sevseg_inst2|Mux0~0_combout ;
wire \new_data_flag~0_combout ;
wire [6:0] data1_reg;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \hex2[0]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \hex2[1]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \hex2[2]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \hex2[3]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \hex2[4]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \hex2[5]~output (
	.i(\vhdl_hex2sevseg_inst1|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \hex2[6]~output (
	.i(!\vhdl_hex2sevseg_inst1|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \hex3[0]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \hex3[1]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \hex3[2]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \hex3[3]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \hex3[4]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \hex3[5]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \hex3[6]~output (
	.i(\vhdl_hex2sevseg_inst2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \note_on_o[0]~output (
	.i(\new_data_flag~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[0]~output .bus_hold = "false";
defparam \note_on_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \note_on_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[1]~output .bus_hold = "false";
defparam \note_on_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \note_on_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[2]~output .bus_hold = "false";
defparam \note_on_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \note_on_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[3]~output .bus_hold = "false";
defparam \note_on_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \note_on_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[4]~output .bus_hold = "false";
defparam \note_on_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \note_on_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[5]~output .bus_hold = "false";
defparam \note_on_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \note_on_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[6]~output .bus_hold = "false";
defparam \note_on_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \note_on_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[7]~output .bus_hold = "false";
defparam \note_on_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \note_on_o[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[8]~output .bus_hold = "false";
defparam \note_on_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \note_on_o[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_on_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_on_o[9]~output .bus_hold = "false";
defparam \note_on_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \note_o[9][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][0]~output .bus_hold = "false";
defparam \note_o[9][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N23
fiftyfivenm_io_obuf \note_o[9][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][1]~output .bus_hold = "false";
defparam \note_o[9][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \note_o[9][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][2]~output .bus_hold = "false";
defparam \note_o[9][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \note_o[9][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][3]~output .bus_hold = "false";
defparam \note_o[9][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
fiftyfivenm_io_obuf \note_o[9][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][4]~output .bus_hold = "false";
defparam \note_o[9][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \note_o[9][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][5]~output .bus_hold = "false";
defparam \note_o[9][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \note_o[9][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[9][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[9][6]~output .bus_hold = "false";
defparam \note_o[9][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \note_o[8][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][0]~output .bus_hold = "false";
defparam \note_o[8][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \note_o[8][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][1]~output .bus_hold = "false";
defparam \note_o[8][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \note_o[8][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][2]~output .bus_hold = "false";
defparam \note_o[8][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \note_o[8][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][3]~output .bus_hold = "false";
defparam \note_o[8][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \note_o[8][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][4]~output .bus_hold = "false";
defparam \note_o[8][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \note_o[8][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][5]~output .bus_hold = "false";
defparam \note_o[8][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \note_o[8][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[8][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[8][6]~output .bus_hold = "false";
defparam \note_o[8][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \note_o[7][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][0]~output .bus_hold = "false";
defparam \note_o[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \note_o[7][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][1]~output .bus_hold = "false";
defparam \note_o[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \note_o[7][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][2]~output .bus_hold = "false";
defparam \note_o[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \note_o[7][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][3]~output .bus_hold = "false";
defparam \note_o[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \note_o[7][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][4]~output .bus_hold = "false";
defparam \note_o[7][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \note_o[7][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][5]~output .bus_hold = "false";
defparam \note_o[7][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \note_o[7][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[7][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[7][6]~output .bus_hold = "false";
defparam \note_o[7][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \note_o[6][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][0]~output .bus_hold = "false";
defparam \note_o[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \note_o[6][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][1]~output .bus_hold = "false";
defparam \note_o[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \note_o[6][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][2]~output .bus_hold = "false";
defparam \note_o[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \note_o[6][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][3]~output .bus_hold = "false";
defparam \note_o[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \note_o[6][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][4]~output .bus_hold = "false";
defparam \note_o[6][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \note_o[6][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][5]~output .bus_hold = "false";
defparam \note_o[6][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \note_o[6][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[6][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[6][6]~output .bus_hold = "false";
defparam \note_o[6][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \note_o[5][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][0]~output .bus_hold = "false";
defparam \note_o[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \note_o[5][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][1]~output .bus_hold = "false";
defparam \note_o[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \note_o[5][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][2]~output .bus_hold = "false";
defparam \note_o[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \note_o[5][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][3]~output .bus_hold = "false";
defparam \note_o[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \note_o[5][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][4]~output .bus_hold = "false";
defparam \note_o[5][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \note_o[5][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][5]~output .bus_hold = "false";
defparam \note_o[5][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \note_o[5][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[5][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[5][6]~output .bus_hold = "false";
defparam \note_o[5][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \note_o[4][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][0]~output .bus_hold = "false";
defparam \note_o[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \note_o[4][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][1]~output .bus_hold = "false";
defparam \note_o[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \note_o[4][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][2]~output .bus_hold = "false";
defparam \note_o[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \note_o[4][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][3]~output .bus_hold = "false";
defparam \note_o[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \note_o[4][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][4]~output .bus_hold = "false";
defparam \note_o[4][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \note_o[4][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][5]~output .bus_hold = "false";
defparam \note_o[4][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \note_o[4][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[4][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[4][6]~output .bus_hold = "false";
defparam \note_o[4][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \note_o[3][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][0]~output .bus_hold = "false";
defparam \note_o[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \note_o[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][1]~output .bus_hold = "false";
defparam \note_o[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \note_o[3][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][2]~output .bus_hold = "false";
defparam \note_o[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \note_o[3][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][3]~output .bus_hold = "false";
defparam \note_o[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \note_o[3][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][4]~output .bus_hold = "false";
defparam \note_o[3][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \note_o[3][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][5]~output .bus_hold = "false";
defparam \note_o[3][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \note_o[3][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[3][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[3][6]~output .bus_hold = "false";
defparam \note_o[3][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \note_o[2][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][0]~output .bus_hold = "false";
defparam \note_o[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \note_o[2][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][1]~output .bus_hold = "false";
defparam \note_o[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \note_o[2][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][2]~output .bus_hold = "false";
defparam \note_o[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \note_o[2][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][3]~output .bus_hold = "false";
defparam \note_o[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \note_o[2][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][4]~output .bus_hold = "false";
defparam \note_o[2][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \note_o[2][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][5]~output .bus_hold = "false";
defparam \note_o[2][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \note_o[2][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[2][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[2][6]~output .bus_hold = "false";
defparam \note_o[2][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \note_o[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][0]~output .bus_hold = "false";
defparam \note_o[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \note_o[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][1]~output .bus_hold = "false";
defparam \note_o[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \note_o[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][2]~output .bus_hold = "false";
defparam \note_o[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \note_o[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][3]~output .bus_hold = "false";
defparam \note_o[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \note_o[1][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][4]~output .bus_hold = "false";
defparam \note_o[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \note_o[1][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][5]~output .bus_hold = "false";
defparam \note_o[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \note_o[1][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[1][6]~output .bus_hold = "false";
defparam \note_o[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \note_o[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][0]~output .bus_hold = "false";
defparam \note_o[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \note_o[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][1]~output .bus_hold = "false";
defparam \note_o[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \note_o[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][2]~output .bus_hold = "false";
defparam \note_o[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \note_o[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][3]~output .bus_hold = "false";
defparam \note_o[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \note_o[0][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][4]~output .bus_hold = "false";
defparam \note_o[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \note_o[0][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][5]~output .bus_hold = "false";
defparam \note_o[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \note_o[0][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\note_o[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \note_o[0][6]~output .bus_hold = "false";
defparam \note_o[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \velocity_o[9][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][0]~output .bus_hold = "false";
defparam \velocity_o[9][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \velocity_o[9][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][1]~output .bus_hold = "false";
defparam \velocity_o[9][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \velocity_o[9][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][2]~output .bus_hold = "false";
defparam \velocity_o[9][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \velocity_o[9][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][3]~output .bus_hold = "false";
defparam \velocity_o[9][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \velocity_o[9][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][4]~output .bus_hold = "false";
defparam \velocity_o[9][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \velocity_o[9][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][5]~output .bus_hold = "false";
defparam \velocity_o[9][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \velocity_o[9][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[9][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[9][6]~output .bus_hold = "false";
defparam \velocity_o[9][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \velocity_o[8][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][0]~output .bus_hold = "false";
defparam \velocity_o[8][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \velocity_o[8][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][1]~output .bus_hold = "false";
defparam \velocity_o[8][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \velocity_o[8][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][2]~output .bus_hold = "false";
defparam \velocity_o[8][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \velocity_o[8][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][3]~output .bus_hold = "false";
defparam \velocity_o[8][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \velocity_o[8][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][4]~output .bus_hold = "false";
defparam \velocity_o[8][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \velocity_o[8][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][5]~output .bus_hold = "false";
defparam \velocity_o[8][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \velocity_o[8][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[8][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[8][6]~output .bus_hold = "false";
defparam \velocity_o[8][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \velocity_o[7][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][0]~output .bus_hold = "false";
defparam \velocity_o[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \velocity_o[7][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][1]~output .bus_hold = "false";
defparam \velocity_o[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \velocity_o[7][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][2]~output .bus_hold = "false";
defparam \velocity_o[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \velocity_o[7][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][3]~output .bus_hold = "false";
defparam \velocity_o[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \velocity_o[7][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][4]~output .bus_hold = "false";
defparam \velocity_o[7][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \velocity_o[7][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][5]~output .bus_hold = "false";
defparam \velocity_o[7][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \velocity_o[7][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[7][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[7][6]~output .bus_hold = "false";
defparam \velocity_o[7][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \velocity_o[6][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][0]~output .bus_hold = "false";
defparam \velocity_o[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \velocity_o[6][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][1]~output .bus_hold = "false";
defparam \velocity_o[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \velocity_o[6][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][2]~output .bus_hold = "false";
defparam \velocity_o[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \velocity_o[6][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][3]~output .bus_hold = "false";
defparam \velocity_o[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \velocity_o[6][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][4]~output .bus_hold = "false";
defparam \velocity_o[6][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \velocity_o[6][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][5]~output .bus_hold = "false";
defparam \velocity_o[6][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \velocity_o[6][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[6][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[6][6]~output .bus_hold = "false";
defparam \velocity_o[6][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \velocity_o[5][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][0]~output .bus_hold = "false";
defparam \velocity_o[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
fiftyfivenm_io_obuf \velocity_o[5][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][1]~output .bus_hold = "false";
defparam \velocity_o[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \velocity_o[5][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][2]~output .bus_hold = "false";
defparam \velocity_o[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \velocity_o[5][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][3]~output .bus_hold = "false";
defparam \velocity_o[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \velocity_o[5][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][4]~output .bus_hold = "false";
defparam \velocity_o[5][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \velocity_o[5][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][5]~output .bus_hold = "false";
defparam \velocity_o[5][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \velocity_o[5][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[5][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[5][6]~output .bus_hold = "false";
defparam \velocity_o[5][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \velocity_o[4][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][0]~output .bus_hold = "false";
defparam \velocity_o[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \velocity_o[4][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][1]~output .bus_hold = "false";
defparam \velocity_o[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \velocity_o[4][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][2]~output .bus_hold = "false";
defparam \velocity_o[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \velocity_o[4][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][3]~output .bus_hold = "false";
defparam \velocity_o[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \velocity_o[4][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][4]~output .bus_hold = "false";
defparam \velocity_o[4][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \velocity_o[4][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][5]~output .bus_hold = "false";
defparam \velocity_o[4][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \velocity_o[4][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[4][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[4][6]~output .bus_hold = "false";
defparam \velocity_o[4][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \velocity_o[3][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][0]~output .bus_hold = "false";
defparam \velocity_o[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \velocity_o[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][1]~output .bus_hold = "false";
defparam \velocity_o[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \velocity_o[3][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][2]~output .bus_hold = "false";
defparam \velocity_o[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \velocity_o[3][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][3]~output .bus_hold = "false";
defparam \velocity_o[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \velocity_o[3][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][4]~output .bus_hold = "false";
defparam \velocity_o[3][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \velocity_o[3][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][5]~output .bus_hold = "false";
defparam \velocity_o[3][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
fiftyfivenm_io_obuf \velocity_o[3][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[3][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[3][6]~output .bus_hold = "false";
defparam \velocity_o[3][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \velocity_o[2][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][0]~output .bus_hold = "false";
defparam \velocity_o[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \velocity_o[2][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][1]~output .bus_hold = "false";
defparam \velocity_o[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \velocity_o[2][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][2]~output .bus_hold = "false";
defparam \velocity_o[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \velocity_o[2][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][3]~output .bus_hold = "false";
defparam \velocity_o[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \velocity_o[2][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][4]~output .bus_hold = "false";
defparam \velocity_o[2][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
fiftyfivenm_io_obuf \velocity_o[2][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][5]~output .bus_hold = "false";
defparam \velocity_o[2][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \velocity_o[2][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[2][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[2][6]~output .bus_hold = "false";
defparam \velocity_o[2][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \velocity_o[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][0]~output .bus_hold = "false";
defparam \velocity_o[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \velocity_o[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][1]~output .bus_hold = "false";
defparam \velocity_o[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
fiftyfivenm_io_obuf \velocity_o[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][2]~output .bus_hold = "false";
defparam \velocity_o[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \velocity_o[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][3]~output .bus_hold = "false";
defparam \velocity_o[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \velocity_o[1][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][4]~output .bus_hold = "false";
defparam \velocity_o[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \velocity_o[1][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][5]~output .bus_hold = "false";
defparam \velocity_o[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \velocity_o[1][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[1][6]~output .bus_hold = "false";
defparam \velocity_o[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \velocity_o[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][0]~output .bus_hold = "false";
defparam \velocity_o[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \velocity_o[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][1]~output .bus_hold = "false";
defparam \velocity_o[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \velocity_o[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][2]~output .bus_hold = "false";
defparam \velocity_o[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \velocity_o[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][3]~output .bus_hold = "false";
defparam \velocity_o[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \velocity_o[0][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][4]~output .bus_hold = "false";
defparam \velocity_o[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \velocity_o[0][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][5]~output .bus_hold = "false";
defparam \velocity_o[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \velocity_o[0][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\velocity_o[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \velocity_o[0][6]~output .bus_hold = "false";
defparam \velocity_o[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \rx_data_i[3]~input (
	.i(rx_data_i[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[3]~input_o ));
// synopsys translate_off
defparam \rx_data_i[3]~input .bus_hold = "false";
defparam \rx_data_i[3]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N15
fiftyfivenm_io_ibuf \rx_data_rdy_i~input (
	.i(rx_data_rdy_i),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_rdy_i~input_o ));
// synopsys translate_off
defparam \rx_data_rdy_i~input .bus_hold = "false";
defparam \rx_data_rdy_i~input .listen_to_nsleep_signal = "false";
defparam \rx_data_rdy_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \rx_data_i[7]~input (
	.i(rx_data_i[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[7]~input_o ));
// synopsys translate_off
defparam \rx_data_i[7]~input .bus_hold = "false";
defparam \rx_data_i[7]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\fsm_state.st_wait_data1~q ) # ((!\rx_data_i[7]~input_o  & !\fsm_state.st_wait_status~q ))

	.dataa(gnd),
	.datab(\rx_data_i[7]~input_o ),
	.datac(\fsm_state.st_wait_data1~q ),
	.datad(\fsm_state.st_wait_status~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF0F3;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N13
dffeas \fsm_state.st_wait_data2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_data_rdy_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_state.st_wait_data2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_state.st_wait_data2 .is_wysiwyg = "true";
defparam \fsm_state.st_wait_data2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
fiftyfivenm_lcell_comb \fsm_state.st_wait_status~0 (
// Equation(s):
// \fsm_state.st_wait_status~0_combout  = !\fsm_state.st_wait_data2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsm_state.st_wait_data2~q ),
	.cin(gnd),
	.combout(\fsm_state.st_wait_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state.st_wait_status~0 .lut_mask = 16'h00FF;
defparam \fsm_state.st_wait_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N29
dffeas \fsm_state.st_wait_status (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fsm_state.st_wait_status~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_data_rdy_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_state.st_wait_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_state.st_wait_status .is_wysiwyg = "true";
defparam \fsm_state.st_wait_status .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
fiftyfivenm_lcell_comb \next_fsm_state~1 (
// Equation(s):
// \next_fsm_state~1_combout  = (\rx_data_i[7]~input_o  & !\fsm_state.st_wait_status~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_data_i[7]~input_o ),
	.datad(\fsm_state.st_wait_status~q ),
	.cin(gnd),
	.combout(\next_fsm_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \next_fsm_state~1 .lut_mask = 16'h00F0;
defparam \next_fsm_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \fsm_state.st_wait_data1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_fsm_state~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_data_rdy_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_state.st_wait_data1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_state.st_wait_data1 .is_wysiwyg = "true";
defparam \fsm_state.st_wait_data1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
fiftyfivenm_lcell_comb \data1_reg[3]~0 (
// Equation(s):
// \data1_reg[3]~0_combout  = (\rx_data_rdy_i~input_o  & ((\fsm_state.st_wait_data1~q ) # ((!\rx_data_i[7]~input_o  & !\fsm_state.st_wait_status~q ))))

	.dataa(\rx_data_rdy_i~input_o ),
	.datab(\rx_data_i[7]~input_o ),
	.datac(\fsm_state.st_wait_data1~q ),
	.datad(\fsm_state.st_wait_status~q ),
	.cin(gnd),
	.combout(\data1_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data1_reg[3]~0 .lut_mask = 16'hA0A2;
defparam \data1_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \data1_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[3]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[3] .is_wysiwyg = "true";
defparam \data1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \rx_data_i[2]~input (
	.i(rx_data_i[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[2]~input_o ));
// synopsys translate_off
defparam \rx_data_i[2]~input .bus_hold = "false";
defparam \rx_data_i[2]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N17
dffeas \data1_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[2]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[2] .is_wysiwyg = "true";
defparam \data1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N8
fiftyfivenm_io_ibuf \rx_data_i[1]~input (
	.i(rx_data_i[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[1]~input_o ));
// synopsys translate_off
defparam \rx_data_i[1]~input .bus_hold = "false";
defparam \rx_data_i[1]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \data1_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[1]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[1] .is_wysiwyg = "true";
defparam \data1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \rx_data_i[0]~input (
	.i(rx_data_i[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[0]~input_o ));
// synopsys translate_off
defparam \rx_data_i[0]~input .bus_hold = "false";
defparam \rx_data_i[0]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N1
dffeas \data1_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[0]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[0] .is_wysiwyg = "true";
defparam \data1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux6~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux6~0_combout  = (data1_reg[3] & (data1_reg[0] & (data1_reg[2] $ (data1_reg[1])))) # (!data1_reg[3] & (!data1_reg[1] & (data1_reg[2] $ (data1_reg[0]))))

	.dataa(data1_reg[3]),
	.datab(data1_reg[2]),
	.datac(data1_reg[1]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux6~0 .lut_mask = 16'h2904;
defparam \vhdl_hex2sevseg_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux5~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux5~0_combout  = (data1_reg[3] & ((data1_reg[0] & ((data1_reg[1]))) # (!data1_reg[0] & (data1_reg[2])))) # (!data1_reg[3] & (data1_reg[2] & (data1_reg[1] $ (data1_reg[0]))))

	.dataa(data1_reg[3]),
	.datab(data1_reg[2]),
	.datac(data1_reg[1]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux5~0 .lut_mask = 16'hA4C8;
defparam \vhdl_hex2sevseg_inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux4~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux4~0_combout  = (data1_reg[3] & (data1_reg[2] & ((data1_reg[1]) # (!data1_reg[0])))) # (!data1_reg[3] & (!data1_reg[2] & (data1_reg[1] & !data1_reg[0])))

	.dataa(data1_reg[3]),
	.datab(data1_reg[2]),
	.datac(data1_reg[1]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux4~0 .lut_mask = 16'h8098;
defparam \vhdl_hex2sevseg_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux3~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux3~0_combout  = (data1_reg[1] & ((data1_reg[2] & ((data1_reg[0]))) # (!data1_reg[2] & (data1_reg[3] & !data1_reg[0])))) # (!data1_reg[1] & (!data1_reg[3] & (data1_reg[2] $ (data1_reg[0]))))

	.dataa(data1_reg[3]),
	.datab(data1_reg[2]),
	.datac(data1_reg[1]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux3~0 .lut_mask = 16'hC124;
defparam \vhdl_hex2sevseg_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux2~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux2~0_combout  = (data1_reg[1] & (!data1_reg[3] & ((data1_reg[0])))) # (!data1_reg[1] & ((data1_reg[2] & (!data1_reg[3])) # (!data1_reg[2] & ((data1_reg[0])))))

	.dataa(data1_reg[3]),
	.datab(data1_reg[2]),
	.datac(data1_reg[1]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux2~0 .lut_mask = 16'h5704;
defparam \vhdl_hex2sevseg_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux1~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux1~0_combout  = (data1_reg[1] & (!data1_reg[3] & ((data1_reg[0]) # (!data1_reg[2])))) # (!data1_reg[1] & (data1_reg[0] & (data1_reg[2] $ (!data1_reg[3]))))

	.dataa(data1_reg[1]),
	.datab(data1_reg[0]),
	.datac(data1_reg[2]),
	.datad(data1_reg[3]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux1~0 .lut_mask = 16'h408E;
defparam \vhdl_hex2sevseg_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst1|Mux0~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst1|Mux0~0_combout  = (data1_reg[0] & ((data1_reg[3]) # (data1_reg[1] $ (data1_reg[2])))) # (!data1_reg[0] & ((data1_reg[1]) # (data1_reg[2] $ (data1_reg[3]))))

	.dataa(data1_reg[1]),
	.datab(data1_reg[2]),
	.datac(data1_reg[3]),
	.datad(data1_reg[0]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst1|Mux0~0 .lut_mask = 16'hF6BE;
defparam \vhdl_hex2sevseg_inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N15
fiftyfivenm_io_ibuf \rx_data_i[4]~input (
	.i(rx_data_i[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[4]~input_o ));
// synopsys translate_off
defparam \rx_data_i[4]~input .bus_hold = "false";
defparam \rx_data_i[4]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N23
dffeas \data1_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[4]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[4] .is_wysiwyg = "true";
defparam \data1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N22
fiftyfivenm_io_ibuf \rx_data_i[6]~input (
	.i(rx_data_i[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[6]~input_o ));
// synopsys translate_off
defparam \rx_data_i[6]~input .bus_hold = "false";
defparam \rx_data_i[6]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N5
dffeas \data1_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[6]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[6] .is_wysiwyg = "true";
defparam \data1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N1
fiftyfivenm_io_ibuf \rx_data_i[5]~input (
	.i(rx_data_i[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx_data_i[5]~input_o ));
// synopsys translate_off
defparam \rx_data_i[5]~input .bus_hold = "false";
defparam \rx_data_i[5]~input .listen_to_nsleep_signal = "false";
defparam \rx_data_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y35_N21
dffeas \data1_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_data_i[5]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data1_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data1_reg[5] .is_wysiwyg = "true";
defparam \data1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux6~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux6~0_combout  = (!data1_reg[5] & (data1_reg[4] $ (data1_reg[6])))

	.dataa(data1_reg[4]),
	.datab(data1_reg[6]),
	.datac(data1_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux6~0 .lut_mask = 16'h0606;
defparam \vhdl_hex2sevseg_inst2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux5~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux5~0_combout  = (data1_reg[6] & (data1_reg[4] $ (data1_reg[5])))

	.dataa(data1_reg[4]),
	.datab(gnd),
	.datac(data1_reg[6]),
	.datad(data1_reg[5]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux5~0 .lut_mask = 16'h50A0;
defparam \vhdl_hex2sevseg_inst2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux4~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux4~0_combout  = (!data1_reg[4] & (!data1_reg[6] & data1_reg[5]))

	.dataa(data1_reg[4]),
	.datab(gnd),
	.datac(data1_reg[6]),
	.datad(data1_reg[5]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux4~0 .lut_mask = 16'h0500;
defparam \vhdl_hex2sevseg_inst2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux3~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux3~0_combout  = (data1_reg[5] & (data1_reg[6] & data1_reg[4])) # (!data1_reg[5] & (data1_reg[6] $ (data1_reg[4])))

	.dataa(data1_reg[5]),
	.datab(gnd),
	.datac(data1_reg[6]),
	.datad(data1_reg[4]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux3~0 .lut_mask = 16'hA550;
defparam \vhdl_hex2sevseg_inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux2~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux2~0_combout  = (data1_reg[4]) # ((!data1_reg[5] & data1_reg[6]))

	.dataa(data1_reg[5]),
	.datab(data1_reg[6]),
	.datac(data1_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux2~0 .lut_mask = 16'hF4F4;
defparam \vhdl_hex2sevseg_inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux1~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux1~0_combout  = (data1_reg[4] & ((data1_reg[5]) # (!data1_reg[6]))) # (!data1_reg[4] & (!data1_reg[6] & data1_reg[5]))

	.dataa(data1_reg[4]),
	.datab(gnd),
	.datac(data1_reg[6]),
	.datad(data1_reg[5]),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux1~0 .lut_mask = 16'hAF0A;
defparam \vhdl_hex2sevseg_inst2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
fiftyfivenm_lcell_comb \vhdl_hex2sevseg_inst2|Mux0~0 (
// Equation(s):
// \vhdl_hex2sevseg_inst2|Mux0~0_combout  = (data1_reg[6] & (data1_reg[4] & data1_reg[5])) # (!data1_reg[6] & ((!data1_reg[5])))

	.dataa(data1_reg[4]),
	.datab(data1_reg[6]),
	.datac(data1_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vhdl_hex2sevseg_inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vhdl_hex2sevseg_inst2|Mux0~0 .lut_mask = 16'h8383;
defparam \vhdl_hex2sevseg_inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
fiftyfivenm_lcell_comb \new_data_flag~0 (
// Equation(s):
// \new_data_flag~0_combout  = (\rx_data_rdy_i~input_o  & \fsm_state.st_wait_data2~q )

	.dataa(\rx_data_rdy_i~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsm_state.st_wait_data2~q ),
	.cin(gnd),
	.combout(\new_data_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \new_data_flag~0 .lut_mask = 16'hAA00;
defparam \new_data_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign hex2[0] = \hex2[0]~output_o ;

assign hex2[1] = \hex2[1]~output_o ;

assign hex2[2] = \hex2[2]~output_o ;

assign hex2[3] = \hex2[3]~output_o ;

assign hex2[4] = \hex2[4]~output_o ;

assign hex2[5] = \hex2[5]~output_o ;

assign hex2[6] = \hex2[6]~output_o ;

assign hex3[0] = \hex3[0]~output_o ;

assign hex3[1] = \hex3[1]~output_o ;

assign hex3[2] = \hex3[2]~output_o ;

assign hex3[3] = \hex3[3]~output_o ;

assign hex3[4] = \hex3[4]~output_o ;

assign hex3[5] = \hex3[5]~output_o ;

assign hex3[6] = \hex3[6]~output_o ;

assign note_on_o[0] = \note_on_o[0]~output_o ;

assign note_on_o[1] = \note_on_o[1]~output_o ;

assign note_on_o[2] = \note_on_o[2]~output_o ;

assign note_on_o[3] = \note_on_o[3]~output_o ;

assign note_on_o[4] = \note_on_o[4]~output_o ;

assign note_on_o[5] = \note_on_o[5]~output_o ;

assign note_on_o[6] = \note_on_o[6]~output_o ;

assign note_on_o[7] = \note_on_o[7]~output_o ;

assign note_on_o[8] = \note_on_o[8]~output_o ;

assign note_on_o[9] = \note_on_o[9]~output_o ;

assign note_o_9_0 = \note_o[9][0]~output_o ;

assign note_o_9_1 = \note_o[9][1]~output_o ;

assign note_o_9_2 = \note_o[9][2]~output_o ;

assign note_o_9_3 = \note_o[9][3]~output_o ;

assign note_o_9_4 = \note_o[9][4]~output_o ;

assign note_o_9_5 = \note_o[9][5]~output_o ;

assign note_o_9_6 = \note_o[9][6]~output_o ;

assign note_o_8_0 = \note_o[8][0]~output_o ;

assign note_o_8_1 = \note_o[8][1]~output_o ;

assign note_o_8_2 = \note_o[8][2]~output_o ;

assign note_o_8_3 = \note_o[8][3]~output_o ;

assign note_o_8_4 = \note_o[8][4]~output_o ;

assign note_o_8_5 = \note_o[8][5]~output_o ;

assign note_o_8_6 = \note_o[8][6]~output_o ;

assign note_o_7_0 = \note_o[7][0]~output_o ;

assign note_o_7_1 = \note_o[7][1]~output_o ;

assign note_o_7_2 = \note_o[7][2]~output_o ;

assign note_o_7_3 = \note_o[7][3]~output_o ;

assign note_o_7_4 = \note_o[7][4]~output_o ;

assign note_o_7_5 = \note_o[7][5]~output_o ;

assign note_o_7_6 = \note_o[7][6]~output_o ;

assign note_o_6_0 = \note_o[6][0]~output_o ;

assign note_o_6_1 = \note_o[6][1]~output_o ;

assign note_o_6_2 = \note_o[6][2]~output_o ;

assign note_o_6_3 = \note_o[6][3]~output_o ;

assign note_o_6_4 = \note_o[6][4]~output_o ;

assign note_o_6_5 = \note_o[6][5]~output_o ;

assign note_o_6_6 = \note_o[6][6]~output_o ;

assign note_o_5_0 = \note_o[5][0]~output_o ;

assign note_o_5_1 = \note_o[5][1]~output_o ;

assign note_o_5_2 = \note_o[5][2]~output_o ;

assign note_o_5_3 = \note_o[5][3]~output_o ;

assign note_o_5_4 = \note_o[5][4]~output_o ;

assign note_o_5_5 = \note_o[5][5]~output_o ;

assign note_o_5_6 = \note_o[5][6]~output_o ;

assign note_o_4_0 = \note_o[4][0]~output_o ;

assign note_o_4_1 = \note_o[4][1]~output_o ;

assign note_o_4_2 = \note_o[4][2]~output_o ;

assign note_o_4_3 = \note_o[4][3]~output_o ;

assign note_o_4_4 = \note_o[4][4]~output_o ;

assign note_o_4_5 = \note_o[4][5]~output_o ;

assign note_o_4_6 = \note_o[4][6]~output_o ;

assign note_o_3_0 = \note_o[3][0]~output_o ;

assign note_o_3_1 = \note_o[3][1]~output_o ;

assign note_o_3_2 = \note_o[3][2]~output_o ;

assign note_o_3_3 = \note_o[3][3]~output_o ;

assign note_o_3_4 = \note_o[3][4]~output_o ;

assign note_o_3_5 = \note_o[3][5]~output_o ;

assign note_o_3_6 = \note_o[3][6]~output_o ;

assign note_o_2_0 = \note_o[2][0]~output_o ;

assign note_o_2_1 = \note_o[2][1]~output_o ;

assign note_o_2_2 = \note_o[2][2]~output_o ;

assign note_o_2_3 = \note_o[2][3]~output_o ;

assign note_o_2_4 = \note_o[2][4]~output_o ;

assign note_o_2_5 = \note_o[2][5]~output_o ;

assign note_o_2_6 = \note_o[2][6]~output_o ;

assign note_o_1_0 = \note_o[1][0]~output_o ;

assign note_o_1_1 = \note_o[1][1]~output_o ;

assign note_o_1_2 = \note_o[1][2]~output_o ;

assign note_o_1_3 = \note_o[1][3]~output_o ;

assign note_o_1_4 = \note_o[1][4]~output_o ;

assign note_o_1_5 = \note_o[1][5]~output_o ;

assign note_o_1_6 = \note_o[1][6]~output_o ;

assign note_o_0_0 = \note_o[0][0]~output_o ;

assign note_o_0_1 = \note_o[0][1]~output_o ;

assign note_o_0_2 = \note_o[0][2]~output_o ;

assign note_o_0_3 = \note_o[0][3]~output_o ;

assign note_o_0_4 = \note_o[0][4]~output_o ;

assign note_o_0_5 = \note_o[0][5]~output_o ;

assign note_o_0_6 = \note_o[0][6]~output_o ;

assign velocity_o_9_0 = \velocity_o[9][0]~output_o ;

assign velocity_o_9_1 = \velocity_o[9][1]~output_o ;

assign velocity_o_9_2 = \velocity_o[9][2]~output_o ;

assign velocity_o_9_3 = \velocity_o[9][3]~output_o ;

assign velocity_o_9_4 = \velocity_o[9][4]~output_o ;

assign velocity_o_9_5 = \velocity_o[9][5]~output_o ;

assign velocity_o_9_6 = \velocity_o[9][6]~output_o ;

assign velocity_o_8_0 = \velocity_o[8][0]~output_o ;

assign velocity_o_8_1 = \velocity_o[8][1]~output_o ;

assign velocity_o_8_2 = \velocity_o[8][2]~output_o ;

assign velocity_o_8_3 = \velocity_o[8][3]~output_o ;

assign velocity_o_8_4 = \velocity_o[8][4]~output_o ;

assign velocity_o_8_5 = \velocity_o[8][5]~output_o ;

assign velocity_o_8_6 = \velocity_o[8][6]~output_o ;

assign velocity_o_7_0 = \velocity_o[7][0]~output_o ;

assign velocity_o_7_1 = \velocity_o[7][1]~output_o ;

assign velocity_o_7_2 = \velocity_o[7][2]~output_o ;

assign velocity_o_7_3 = \velocity_o[7][3]~output_o ;

assign velocity_o_7_4 = \velocity_o[7][4]~output_o ;

assign velocity_o_7_5 = \velocity_o[7][5]~output_o ;

assign velocity_o_7_6 = \velocity_o[7][6]~output_o ;

assign velocity_o_6_0 = \velocity_o[6][0]~output_o ;

assign velocity_o_6_1 = \velocity_o[6][1]~output_o ;

assign velocity_o_6_2 = \velocity_o[6][2]~output_o ;

assign velocity_o_6_3 = \velocity_o[6][3]~output_o ;

assign velocity_o_6_4 = \velocity_o[6][4]~output_o ;

assign velocity_o_6_5 = \velocity_o[6][5]~output_o ;

assign velocity_o_6_6 = \velocity_o[6][6]~output_o ;

assign velocity_o_5_0 = \velocity_o[5][0]~output_o ;

assign velocity_o_5_1 = \velocity_o[5][1]~output_o ;

assign velocity_o_5_2 = \velocity_o[5][2]~output_o ;

assign velocity_o_5_3 = \velocity_o[5][3]~output_o ;

assign velocity_o_5_4 = \velocity_o[5][4]~output_o ;

assign velocity_o_5_5 = \velocity_o[5][5]~output_o ;

assign velocity_o_5_6 = \velocity_o[5][6]~output_o ;

assign velocity_o_4_0 = \velocity_o[4][0]~output_o ;

assign velocity_o_4_1 = \velocity_o[4][1]~output_o ;

assign velocity_o_4_2 = \velocity_o[4][2]~output_o ;

assign velocity_o_4_3 = \velocity_o[4][3]~output_o ;

assign velocity_o_4_4 = \velocity_o[4][4]~output_o ;

assign velocity_o_4_5 = \velocity_o[4][5]~output_o ;

assign velocity_o_4_6 = \velocity_o[4][6]~output_o ;

assign velocity_o_3_0 = \velocity_o[3][0]~output_o ;

assign velocity_o_3_1 = \velocity_o[3][1]~output_o ;

assign velocity_o_3_2 = \velocity_o[3][2]~output_o ;

assign velocity_o_3_3 = \velocity_o[3][3]~output_o ;

assign velocity_o_3_4 = \velocity_o[3][4]~output_o ;

assign velocity_o_3_5 = \velocity_o[3][5]~output_o ;

assign velocity_o_3_6 = \velocity_o[3][6]~output_o ;

assign velocity_o_2_0 = \velocity_o[2][0]~output_o ;

assign velocity_o_2_1 = \velocity_o[2][1]~output_o ;

assign velocity_o_2_2 = \velocity_o[2][2]~output_o ;

assign velocity_o_2_3 = \velocity_o[2][3]~output_o ;

assign velocity_o_2_4 = \velocity_o[2][4]~output_o ;

assign velocity_o_2_5 = \velocity_o[2][5]~output_o ;

assign velocity_o_2_6 = \velocity_o[2][6]~output_o ;

assign velocity_o_1_0 = \velocity_o[1][0]~output_o ;

assign velocity_o_1_1 = \velocity_o[1][1]~output_o ;

assign velocity_o_1_2 = \velocity_o[1][2]~output_o ;

assign velocity_o_1_3 = \velocity_o[1][3]~output_o ;

assign velocity_o_1_4 = \velocity_o[1][4]~output_o ;

assign velocity_o_1_5 = \velocity_o[1][5]~output_o ;

assign velocity_o_1_6 = \velocity_o[1][6]~output_o ;

assign velocity_o_0_0 = \velocity_o[0][0]~output_o ;

assign velocity_o_0_1 = \velocity_o[0][1]~output_o ;

assign velocity_o_0_2 = \velocity_o[0][2]~output_o ;

assign velocity_o_0_3 = \velocity_o[0][3]~output_o ;

assign velocity_o_0_4 = \velocity_o[0][4]~output_o ;

assign velocity_o_0_5 = \velocity_o[0][5]~output_o ;

assign velocity_o_0_6 = \velocity_o[0][6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
