
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



// To specify other module names and port names (e.g. after merging),
// copy-and-paste the necessary parts of this file into the configuration file,
// and edit as needed.

// If the 'verbose' flag '-v' is set, also unique instances are printed below.

module mux1 :
 instance mux_mulx
	port bin_selector_E1 -> bin_selector_E1
	port mulx1_in -> in0
	port mulx2_in -> in1
	port mulx_out -> out0
 instance mux_muly
	port bin_selector_E1 -> bin_selector_E1
	port muly1_in -> in0
	port muly2_in -> in1
	port muly_out -> out0

module mux2 :
 instance mux_diid
	port ohe_selector_ID -> ohe_selector_ID
	port diid_out -> out0
 instance mux_ocd_swbreak_req
	port ohe_selector_ID -> ohe_selector_ID
	port ocd_swbreak_req_out -> out0

module mux3 :
 instance mux_die1
	port ohe_selector_E1 -> ohe_selector_E1
	port die1_out -> out0
 instance mux_jcr
	port ohe_selector_E1 -> ohe_selector_E1
	port jcr_out -> out0
 instance mux_jc
	port ohe_selector_E1 -> ohe_selector_E1
	port jc_out -> out0

module pipe1 :
 instance pipe___pm_addr_pipe
	port __pm_addr_pipe_w_in -> in0
	port __pm_addr_pipe_r_out -> out0
 instance pipe___dm_addr_pipe
	port __dm_addr_pipe_w_in -> in0
	port __dm_addr_pipe_r_out -> out0

module pipe2 :
 instance pipe___ocd_ld_DME1
	port __ocd_ld_DMID_w_in -> in0
	port __ocd_ld_DME1_r_out -> out0
 instance pipe___ocd_st_DME1
	port __ocd_st_DMID_w_in -> in0
	port __ocd_st_DME1_r_out -> out0
 instance pipe___ocd_ld_PME1
	port __ocd_ld_PMID_w_in -> in0
	port __ocd_ld_PME1_r_out -> out0
 instance pipe___ocd_st_PME1
	port __ocd_st_PMID_w_in -> in0
	port __ocd_st_PME1_r_out -> out0
