read -sv run_verilog_mid/adder_32b_10_82_447a61b195191bc2cf9282caecfbd0fa.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_447a61b195191bc2cf9282caecfbd0fa_yosys.v
