pots>start
  OK.
pots>/ 10A
pots>read cwt.Rf2ExC
pots>/ RENOTIFYING 2: IDLE C
pots>inject PS E &port.C
  OK.
pots>delay 2
  OK.
pots>verify PS R &port.C &cause.normal
  OK.
pots>verify PM R &port.A &cause.normal
  OK.
pots>verify PS S &port.A s=x m=&port.B c=&cause.normal
  OK.
pots>verify PC F &port.A f &service.cwa &facility.cwt.released
  OK.
pots>/ IDLE A
pots>read cwt.Nu1ExA
pots>/ NULL 1: EXIT A
pots>inject PS E &port.A
  OK.
pots>delay 2
  OK.
pots>verify PC E &port.A
  OK.
pots>verify PM R &port.A &cause.normal
  OK.
pots>verify PS R &port.A &cause.normal
  OK.
pots>verify PS S &port.B m=&port.silence c=&cause.normal
  OK.
pots>/ IDLE B
pots>read cwt.Nu0ExB
pots>/ NULL 0: IDLE B
pots>inject PS E &port.B
  OK.
pots>delay 2
  OK.
pots>verify PS R &port.B &cause.normal
  OK.
pots>delay 2
  OK.
pots>testcase end
  OK.
read test.cp.epilog
pots>stop
  OK.
pots>contexts c
  0
pots>if &cli.result != 0 testcase failed &cli.result "Context(s) not idled"
  Result is false.
pots>save funcs &testcase.name
  OK.
pots>save trace &testcase.name
  OK.
pots>save msc &testcase.name
  OK.
pots>clear buffer
  OK.
pots>send cout
  OK.
