{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 16:55:37 2015 " "Info: Processing started: Thu Jul 16 16:55:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE2_863 " "Warning: Node \"next_state.STATE2_863\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE1_895 " "Warning: Node \"next_state.STATE1_895\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE3_831 " "Warning: Node \"next_state.STATE3_831\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE5_767 " "Warning: Node \"next_state.STATE5_767\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE0_927 " "Warning: Node \"next_state.STATE0_927\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state.STATE4_799 " "Warning: Node \"next_state.STATE4_799\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledr\[0\]\$latch " "Warning: Node \"ledr\[0\]\$latch\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledr\[11\]\$latch " "Warning: Node \"ledr\[11\]\$latch\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledg\[7\]\$latch " "Warning: Node \"ledg\[7\]\$latch\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledg\[8\]\$latch " "Warning: Node \"ledg\[8\]\$latch\" is a latch" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[13\] " "Info: Assuming node \"sw\[13\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[14\] " "Info: Assuming node \"sw\[14\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[16\] " "Info: Assuming node \"sw\[16\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector10~7 " "Info: Detected gated clock \"Selector10~7\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~5 " "Info: Detected gated clock \"Selector10~5\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~4 " "Info: Detected gated clock \"Selector10~4\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~3 " "Info: Detected gated clock \"Selector10~3\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~6 " "Info: Detected gated clock \"Selector10~6\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE4 " "Info: Detected ripple clock \"state.STATE4\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal7~1 " "Info: Detected gated clock \"Equal7~1\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE5 " "Info: Detected ripple clock \"state.STATE5\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~3 " "Info: Detected gated clock \"Selector11~3\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 200 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE3 " "Info: Detected ripple clock \"state.STATE3\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~11 " "Info: Detected gated clock \"Selector10~11\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector10~2 " "Info: Detected gated clock \"Selector10~2\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE0 " "Info: Detected ripple clock \"state.STATE0\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_time\[1\] " "Info: Detected ripple clock \"state_time\[1\]\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_time\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_time\[0\] " "Info: Detected ripple clock \"state_time\[0\]\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_time\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~1 " "Info: Detected gated clock \"Selector11~1\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~4 " "Info: Detected gated clock \"Selector11~4\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~2 " "Info: Detected gated clock \"Selector11~2\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~0 " "Info: Detected gated clock \"Selector11~0\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FSM~26 " "Info: Detected gated clock \"FSM~26\" as buffer" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_time\[2\] " "Info: Detected ripple clock \"state_time\[2\]\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_time\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal7~0 " "Info: Detected gated clock \"Equal7~0\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FSM~25 " "Info: Detected gated clock \"FSM~25\" as buffer" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_time\[3\] " "Info: Detected ripple clock \"state_time\[3\]\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_time\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE1 " "Info: Detected ripple clock \"state.STATE1\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.STATE2 " "Info: Detected ripple clock \"state.STATE2\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.STATE2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OneHzModCLK " "Info: Detected ripple clock \"OneHzModCLK\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FlHzModCLK " "Info: Detected ripple clock \"FlHzModCLK\" as buffer" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FlHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register next_state.STATE2_863 register state.STATE2 65.24 MHz 15.328 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 65.24 MHz between source register \"next_state.STATE2_863\" and destination register \"state.STATE2\" (period= 15.328 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.062 ns + Longest register register " "Info: + Longest register to register delay is 1.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state.STATE2_863 1 REG LCCOMB_X33_Y11_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y11_N26; Fanout = 1; REG Node = 'next_state.STATE2_863'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state.STATE2_863 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.366 ns) 1.062 ns state.STATE2 2 REG LCFF_X33_Y11_N19 11 " "Info: 2: + IC(0.696 ns) + CELL(0.366 ns) = 1.062 ns; Loc. = LCFF_X33_Y11_N19; Fanout = 11; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { next_state.STATE2_863 state.STATE2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 34.46 % ) " "Info: Total cell delay = 0.366 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 65.54 % ) " "Info: Total interconnect delay = 0.696 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { next_state.STATE2_863 state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "1.062 ns" { next_state.STATE2_863 {} state.STATE2 {} } { 0.000ns 0.696ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.638 ns - Smallest " "Info: - Smallest clock skew is -6.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.442 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 6.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.787 ns) 3.586 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.787 ns) 5.166 ns OneHzModCLK 3 REG LCFF_X35_Y12_N17 12 " "Info: 3: + IC(0.793 ns) + CELL(0.787 ns) = 5.166 ns; Loc. = LCFF_X35_Y12_N17; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.537 ns) 6.442 ns state.STATE2 4 REG LCFF_X33_Y11_N19 11 " "Info: 4: + IC(0.739 ns) + CELL(0.537 ns) = 6.442 ns; Loc. = LCFF_X33_Y11_N19; Fanout = 11; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { OneHzModCLK state.STATE2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 48.28 % ) " "Info: Total cell delay = 3.110 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 51.72 % ) " "Info: Total interconnect delay = 3.332 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { clock_50 FlHzModCLK OneHzModCLK state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.442 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state.STATE2 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.739ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 13.080 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 13.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.787 ns) 3.586 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.787 ns) 5.166 ns OneHzModCLK 3 REG LCFF_X35_Y12_N17 12 " "Info: 3: + IC(0.793 ns) + CELL(0.787 ns) = 5.166 ns; Loc. = LCFF_X35_Y12_N17; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.787 ns) 6.674 ns state_time\[2\] 4 REG LCFF_X34_Y11_N7 23 " "Info: 4: + IC(0.721 ns) + CELL(0.787 ns) = 6.674 ns; Loc. = LCFF_X34_Y11_N7; Fanout = 23; REG Node = 'state_time\[2\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OneHzModCLK state_time[2] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.398 ns) 7.414 ns Equal7~0 5 COMB LCCOMB_X34_Y11_N30 3 " "Info: 5: + IC(0.342 ns) + CELL(0.398 ns) = 7.414 ns; Loc. = LCCOMB_X34_Y11_N30; Fanout = 3; COMB Node = 'Equal7~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { state_time[2] Equal7~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.275 ns) 8.099 ns Selector10~2 6 COMB LCCOMB_X35_Y11_N22 2 " "Info: 6: + IC(0.410 ns) + CELL(0.275 ns) = 8.099 ns; Loc. = LCCOMB_X35_Y11_N22; Fanout = 2; COMB Node = 'Selector10~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { Equal7~0 Selector10~2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 8.829 ns Selector11~0 7 COMB LCCOMB_X35_Y11_N0 1 " "Info: 7: + IC(0.455 ns) + CELL(0.275 ns) = 8.829 ns; Loc. = LCCOMB_X35_Y11_N0; Fanout = 1; COMB Node = 'Selector11~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Selector10~2 Selector11~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 9.953 ns Selector11~5 8 COMB LCCOMB_X32_Y11_N12 1 " "Info: 8: + IC(0.686 ns) + CELL(0.438 ns) = 9.953 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { Selector11~0 Selector11~5 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.000 ns) 11.588 ns Selector11~5clkctrl 9 COMB CLKCTRL_G13 6 " "Info: 9: + IC(1.635 ns) + CELL(0.000 ns) = 11.588 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'Selector11~5clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { Selector11~5 Selector11~5clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.150 ns) 13.080 ns next_state.STATE2_863 10 REG LCCOMB_X33_Y11_N26 1 " "Info: 10: + IC(1.342 ns) + CELL(0.150 ns) = 13.080 ns; Loc. = LCCOMB_X33_Y11_N26; Fanout = 1; REG Node = 'next_state.STATE2_863'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Selector11~5clkctrl next_state.STATE2_863 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.896 ns ( 37.43 % ) " "Info: Total cell delay = 4.896 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.184 ns ( 62.57 % ) " "Info: Total interconnect delay = 8.184 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.080 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[2] Equal7~0 Selector10~2 Selector11~0 Selector11~5 Selector11~5clkctrl next_state.STATE2_863 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "13.080 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[2] {} Equal7~0 {} Selector10~2 {} Selector11~0 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE2_863 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.342ns 0.410ns 0.455ns 0.686ns 1.635ns 1.342ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { clock_50 FlHzModCLK OneHzModCLK state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.442 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state.STATE2 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.739ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.080 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[2] Equal7~0 Selector10~2 Selector11~0 Selector11~5 Selector11~5clkctrl next_state.STATE2_863 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "13.080 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[2] {} Equal7~0 {} Selector10~2 {} Selector11~0 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE2_863 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.342ns 0.410ns 0.455ns 0.686ns 1.635ns 1.342ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { next_state.STATE2_863 state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "1.062 ns" { next_state.STATE2_863 {} state.STATE2 {} } { 0.000ns 0.696ns } { 0.000ns 0.366ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { clock_50 FlHzModCLK OneHzModCLK state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.442 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state.STATE2 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.739ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.080 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[2] Equal7~0 Selector10~2 Selector11~0 Selector11~5 Selector11~5clkctrl next_state.STATE2_863 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "13.080 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[2] {} Equal7~0 {} Selector10~2 {} Selector11~0 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE2_863 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.342ns 0.410ns 0.455ns 0.686ns 1.635ns 1.342ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50 50 " "Warning: Circuit may not operate. Detected 50 non-operational path(s) clocked by clock \"clock_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FlHzModCLK ledr\[11\]\$latch clock_50 8.02 ns " "Info: Found hold time violation between source  pin or register \"FlHzModCLK\" and destination pin or register \"ledr\[11\]\$latch\" for clock \"clock_50\" (Hold time is 8.02 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.416 ns + Largest " "Info: + Largest clock skew is 9.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 12.752 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 12.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.787 ns) 3.586 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.787 ns) 5.166 ns OneHzModCLK 3 REG LCFF_X35_Y12_N17 12 " "Info: 3: + IC(0.793 ns) + CELL(0.787 ns) = 5.166 ns; Loc. = LCFF_X35_Y12_N17; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.787 ns) 6.674 ns state_time\[0\] 4 REG LCFF_X34_Y11_N17 16 " "Info: 4: + IC(0.721 ns) + CELL(0.787 ns) = 6.674 ns; Loc. = LCFF_X34_Y11_N17; Fanout = 16; REG Node = 'state_time\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OneHzModCLK state_time[0] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.371 ns) 7.560 ns FSM~26 5 COMB LCCOMB_X35_Y11_N8 5 " "Info: 5: + IC(0.515 ns) + CELL(0.371 ns) = 7.560 ns; Loc. = LCCOMB_X35_Y11_N8; Fanout = 5; COMB Node = 'FSM~26'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { state_time[0] FSM~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.150 ns) 8.180 ns Selector10~11 6 COMB LCCOMB_X35_Y11_N10 2 " "Info: 6: + IC(0.470 ns) + CELL(0.150 ns) = 8.180 ns; Loc. = LCCOMB_X35_Y11_N10; Fanout = 2; COMB Node = 'Selector10~11'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { FSM~26 Selector10~11 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 8.890 ns Selector10~3 7 COMB LCCOMB_X35_Y11_N20 1 " "Info: 7: + IC(0.272 ns) + CELL(0.438 ns) = 8.890 ns; Loc. = LCCOMB_X35_Y11_N20; Fanout = 1; COMB Node = 'Selector10~3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { Selector10~11 Selector10~3 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.420 ns) 10.046 ns Selector10~8 8 COMB LCCOMB_X34_Y7_N14 1 " "Info: 8: + IC(0.736 ns) + CELL(0.420 ns) = 10.046 ns; Loc. = LCCOMB_X34_Y7_N14; Fanout = 1; COMB Node = 'Selector10~8'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { Selector10~3 Selector10~8 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 11.151 ns Selector10~8clkctrl 9 COMB CLKCTRL_G14 4 " "Info: 9: + IC(1.105 ns) + CELL(0.000 ns) = 11.151 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Selector10~8clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector10~8 Selector10~8clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.275 ns) 12.752 ns ledr\[11\]\$latch 10 REG LCCOMB_X36_Y11_N30 1 " "Info: 10: + IC(1.326 ns) + CELL(0.275 ns) = 12.752 ns; Loc. = LCCOMB_X36_Y11_N30; Fanout = 1; REG Node = 'ledr\[11\]\$latch'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Selector10~8clkctrl ledr[11]$latch } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.014 ns ( 39.32 % ) " "Info: Total cell delay = 5.014 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.738 ns ( 60.68 % ) " "Info: Total interconnect delay = 7.738 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.752 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[0] FSM~26 Selector10~11 Selector10~3 Selector10~8 Selector10~8clkctrl ledr[11]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.752 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[0] {} FSM~26 {} Selector10~11 {} Selector10~3 {} Selector10~8 {} Selector10~8clkctrl {} ledr[11]$latch {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.515ns 0.470ns 0.272ns 0.736ns 1.105ns 1.326ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.371ns 0.150ns 0.438ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 3.336 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to source register is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.336 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.336 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 46.04 % ) " "Info: Total cell delay = 1.536 ns ( 46.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 53.96 % ) " "Info: Total interconnect delay = 1.800 ns ( 53.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.752 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[0] FSM~26 Selector10~11 Selector10~3 Selector10~8 Selector10~8clkctrl ledr[11]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.752 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[0] {} FSM~26 {} Selector10~11 {} Selector10~3 {} Selector10~8 {} Selector10~8clkctrl {} ledr[11]$latch {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.515ns 0.470ns 0.272ns 0.736ns 1.105ns 1.326ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.371ns 0.150ns 0.438ns 0.420ns 0.000ns 0.275ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.146 ns - Shortest register register " "Info: - Shortest register to register delay is 1.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FlHzModCLK 1 REG LCFF_X36_Y11_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.150 ns) 0.479 ns Selector7~0 2 COMB LCCOMB_X36_Y11_N14 1 " "Info: 2: + IC(0.329 ns) + CELL(0.150 ns) = 0.479 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 1; COMB Node = 'Selector7~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { FlHzModCLK Selector7~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 1.146 ns ledr\[11\]\$latch 3 REG LCCOMB_X36_Y11_N30 1 " "Info: 3: + IC(0.248 ns) + CELL(0.419 ns) = 1.146 ns; Loc. = LCCOMB_X36_Y11_N30; Fanout = 1; REG Node = 'ledr\[11\]\$latch'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Selector7~0 ledr[11]$latch } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 49.65 % ) " "Info: Total cell delay = 0.569 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 50.35 % ) " "Info: Total interconnect delay = 0.577 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { FlHzModCLK Selector7~0 ledr[11]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { FlHzModCLK {} Selector7~0 {} ledr[11]$latch {} } { 0.000ns 0.329ns 0.248ns } { 0.000ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.752 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[0] FSM~26 Selector10~11 Selector10~3 Selector10~8 Selector10~8clkctrl ledr[11]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.752 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[0] {} FSM~26 {} Selector10~11 {} Selector10~3 {} Selector10~8 {} Selector10~8clkctrl {} ledr[11]$latch {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.515ns 0.470ns 0.272ns 0.736ns 1.105ns 1.326ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.371ns 0.150ns 0.438ns 0.420ns 0.000ns 0.275ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { FlHzModCLK Selector7~0 ledr[11]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { FlHzModCLK {} Selector7~0 {} ledr[11]$latch {} } { 0.000ns 0.329ns 0.248ns } { 0.000ns 0.150ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "next_state.STATE3_831 sw\[16\] sw\[13\] 3.664 ns register " "Info: tsu for register \"next_state.STATE3_831\" (data pin = \"sw\[16\]\", clock pin = \"sw\[13\]\") is 3.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.911 ns + Longest pin register " "Info: + Longest pin to register delay is 9.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 CLK PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; CLK Node = 'sw\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.434 ns) + CELL(0.275 ns) 6.561 ns Selector5~0 2 COMB LCCOMB_X22_Y11_N16 4 " "Info: 2: + IC(5.434 ns) + CELL(0.275 ns) = 6.561 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 4; COMB Node = 'Selector5~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { sw[16] Selector5~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.389 ns) 8.141 ns Selector4~0 3 COMB LCCOMB_X33_Y11_N8 1 " "Info: 3: + IC(1.191 ns) + CELL(0.389 ns) = 8.141 ns; Loc. = LCCOMB_X33_Y11_N8; Fanout = 1; COMB Node = 'Selector4~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Selector5~0 Selector4~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.393 ns) 9.243 ns Selector4~1 4 COMB LCCOMB_X33_Y11_N0 1 " "Info: 4: + IC(0.709 ns) + CELL(0.393 ns) = 9.243 ns; Loc. = LCCOMB_X33_Y11_N0; Fanout = 1; COMB Node = 'Selector4~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Selector4~0 Selector4~1 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 9.911 ns next_state.STATE3_831 5 REG LCCOMB_X33_Y11_N14 1 " "Info: 5: + IC(0.249 ns) + CELL(0.419 ns) = 9.911 ns; Loc. = LCCOMB_X33_Y11_N14; Fanout = 1; REG Node = 'next_state.STATE3_831'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Selector4~1 next_state.STATE3_831 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 23.49 % ) " "Info: Total cell delay = 2.328 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.583 ns ( 76.51 % ) " "Info: Total interconnect delay = 7.583 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.911 ns" { sw[16] Selector5~0 Selector4~0 Selector4~1 next_state.STATE3_831 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.911 ns" { sw[16] {} sw[16]~combout {} Selector5~0 {} Selector4~0 {} Selector4~1 {} next_state.STATE3_831 {} } { 0.000ns 0.000ns 5.434ns 1.191ns 0.709ns 0.249ns } { 0.000ns 0.852ns 0.275ns 0.389ns 0.393ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.683 ns + " "Info: + Micro setup delay of destination is 0.683 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw\[13\] destination 6.930 ns - Shortest register " "Info: - Shortest clock path from clock \"sw\[13\]\" to destination register is 6.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[13\] 1 CLK PIN_T7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 9; CLK Node = 'sw\[13\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[13] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.420 ns) 3.111 ns Selector11~4 2 COMB LCCOMB_X33_Y11_N12 1 " "Info: 2: + IC(1.859 ns) + CELL(0.420 ns) = 3.111 ns; Loc. = LCCOMB_X33_Y11_N12; Fanout = 1; COMB Node = 'Selector11~4'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { sw[13] Selector11~4 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.242 ns) 3.805 ns Selector11~5 3 COMB LCCOMB_X32_Y11_N12 1 " "Info: 3: + IC(0.452 ns) + CELL(0.242 ns) = 3.805 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Selector11~4 Selector11~5 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.000 ns) 5.440 ns Selector11~5clkctrl 4 COMB CLKCTRL_G13 6 " "Info: 4: + IC(1.635 ns) + CELL(0.000 ns) = 5.440 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'Selector11~5clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { Selector11~5 Selector11~5clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 6.930 ns next_state.STATE3_831 5 REG LCCOMB_X33_Y11_N14 1 " "Info: 5: + IC(1.340 ns) + CELL(0.150 ns) = 6.930 ns; Loc. = LCCOMB_X33_Y11_N14; Fanout = 1; REG Node = 'next_state.STATE3_831'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { Selector11~5clkctrl next_state.STATE3_831 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 23.72 % ) " "Info: Total cell delay = 1.644 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.286 ns ( 76.28 % ) " "Info: Total interconnect delay = 5.286 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { sw[13] Selector11~4 Selector11~5 Selector11~5clkctrl next_state.STATE3_831 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { sw[13] {} sw[13]~combout {} Selector11~4 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE3_831 {} } { 0.000ns 0.000ns 1.859ns 0.452ns 1.635ns 1.340ns } { 0.000ns 0.832ns 0.420ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.911 ns" { sw[16] Selector5~0 Selector4~0 Selector4~1 next_state.STATE3_831 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.911 ns" { sw[16] {} sw[16]~combout {} Selector5~0 {} Selector4~0 {} Selector4~1 {} next_state.STATE3_831 {} } { 0.000ns 0.000ns 5.434ns 1.191ns 0.709ns 0.249ns } { 0.000ns 0.852ns 0.275ns 0.389ns 0.393ns 0.419ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { sw[13] Selector11~4 Selector11~5 Selector11~5clkctrl next_state.STATE3_831 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { sw[13] {} sw[13]~combout {} Selector11~4 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE3_831 {} } { 0.000ns 0.000ns 1.859ns 0.452ns 1.635ns 1.340ns } { 0.000ns 0.832ns 0.420ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 ledr\[0\] ledr\[0\]\$latch 18.561 ns register " "Info: tco from clock \"clock_50\" to destination pin \"ledr\[0\]\" through register \"ledr\[0\]\$latch\" is 18.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 12.645 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 12.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.787 ns) 3.586 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.787 ns) 5.166 ns OneHzModCLK 3 REG LCFF_X35_Y12_N17 12 " "Info: 3: + IC(0.793 ns) + CELL(0.787 ns) = 5.166 ns; Loc. = LCFF_X35_Y12_N17; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.787 ns) 6.674 ns state_time\[0\] 4 REG LCFF_X34_Y11_N17 16 " "Info: 4: + IC(0.721 ns) + CELL(0.787 ns) = 6.674 ns; Loc. = LCFF_X34_Y11_N17; Fanout = 16; REG Node = 'state_time\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OneHzModCLK state_time[0] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.371 ns) 7.560 ns FSM~26 5 COMB LCCOMB_X35_Y11_N8 5 " "Info: 5: + IC(0.515 ns) + CELL(0.371 ns) = 7.560 ns; Loc. = LCCOMB_X35_Y11_N8; Fanout = 5; COMB Node = 'FSM~26'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { state_time[0] FSM~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.150 ns) 8.180 ns Selector10~11 6 COMB LCCOMB_X35_Y11_N10 2 " "Info: 6: + IC(0.470 ns) + CELL(0.150 ns) = 8.180 ns; Loc. = LCCOMB_X35_Y11_N10; Fanout = 2; COMB Node = 'Selector10~11'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { FSM~26 Selector10~11 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 8.890 ns Selector10~3 7 COMB LCCOMB_X35_Y11_N20 1 " "Info: 7: + IC(0.272 ns) + CELL(0.438 ns) = 8.890 ns; Loc. = LCCOMB_X35_Y11_N20; Fanout = 1; COMB Node = 'Selector10~3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { Selector10~11 Selector10~3 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.420 ns) 10.046 ns Selector10~8 8 COMB LCCOMB_X34_Y7_N14 1 " "Info: 8: + IC(0.736 ns) + CELL(0.420 ns) = 10.046 ns; Loc. = LCCOMB_X34_Y7_N14; Fanout = 1; COMB Node = 'Selector10~8'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { Selector10~3 Selector10~8 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 11.151 ns Selector10~8clkctrl 9 COMB CLKCTRL_G14 4 " "Info: 9: + IC(1.105 ns) + CELL(0.000 ns) = 11.151 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Selector10~8clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector10~8 Selector10~8clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 12.645 ns ledr\[0\]\$latch 10 REG LCCOMB_X35_Y12_N20 1 " "Info: 10: + IC(1.344 ns) + CELL(0.150 ns) = 12.645 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 1; REG Node = 'ledr\[0\]\$latch'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Selector10~8clkctrl ledr[0]$latch } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.889 ns ( 38.66 % ) " "Info: Total cell delay = 4.889 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.756 ns ( 61.34 % ) " "Info: Total interconnect delay = 7.756 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.645 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[0] FSM~26 Selector10~11 Selector10~3 Selector10~8 Selector10~8clkctrl ledr[0]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.645 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[0] {} FSM~26 {} Selector10~11 {} Selector10~3 {} Selector10~8 {} Selector10~8clkctrl {} ledr[0]$latch {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.515ns 0.470ns 0.272ns 0.736ns 1.105ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.371ns 0.150ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.916 ns + Longest register pin " "Info: + Longest register to pin delay is 5.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[0\]\$latch 1 REG LCCOMB_X35_Y12_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 1; REG Node = 'ledr\[0\]\$latch'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[0]$latch } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.098 ns) + CELL(2.818 ns) 5.916 ns ledr\[0\] 2 PIN PIN_AE23 0 " "Info: 2: + IC(3.098 ns) + CELL(2.818 ns) = 5.916 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ledr\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { ledr[0]$latch ledr[0] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 47.63 % ) " "Info: Total cell delay = 2.818 ns ( 47.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.098 ns ( 52.37 % ) " "Info: Total interconnect delay = 3.098 ns ( 52.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { ledr[0]$latch ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { ledr[0]$latch {} ledr[0] {} } { 0.000ns 3.098ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.645 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[0] FSM~26 Selector10~11 Selector10~3 Selector10~8 Selector10~8clkctrl ledr[0]$latch } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.645 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[0] {} FSM~26 {} Selector10~11 {} Selector10~3 {} Selector10~8 {} Selector10~8clkctrl {} ledr[0]$latch {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.515ns 0.470ns 0.272ns 0.736ns 1.105ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.371ns 0.150ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { ledr[0]$latch ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { ledr[0]$latch {} ledr[0] {} } { 0.000ns 3.098ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "next_state.STATE0_927 sw\[13\] clock_50 8.114 ns register " "Info: th for register \"next_state.STATE0_927\" (data pin = \"sw\[13\]\", clock pin = \"clock_50\") is 8.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 13.070 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 13.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.787 ns) 3.586 ns FlHzModCLK 2 REG LCFF_X36_Y11_N3 8 " "Info: 2: + IC(1.800 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X36_Y11_N3; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.787 ns) 5.166 ns OneHzModCLK 3 REG LCFF_X35_Y12_N17 12 " "Info: 3: + IC(0.793 ns) + CELL(0.787 ns) = 5.166 ns; Loc. = LCFF_X35_Y12_N17; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.787 ns) 6.674 ns state_time\[2\] 4 REG LCFF_X34_Y11_N7 23 " "Info: 4: + IC(0.721 ns) + CELL(0.787 ns) = 6.674 ns; Loc. = LCFF_X34_Y11_N7; Fanout = 23; REG Node = 'state_time\[2\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OneHzModCLK state_time[2] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.398 ns) 7.414 ns Equal7~0 5 COMB LCCOMB_X34_Y11_N30 3 " "Info: 5: + IC(0.342 ns) + CELL(0.398 ns) = 7.414 ns; Loc. = LCCOMB_X34_Y11_N30; Fanout = 3; COMB Node = 'Equal7~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { state_time[2] Equal7~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.275 ns) 8.099 ns Selector10~2 6 COMB LCCOMB_X35_Y11_N22 2 " "Info: 6: + IC(0.410 ns) + CELL(0.275 ns) = 8.099 ns; Loc. = LCCOMB_X35_Y11_N22; Fanout = 2; COMB Node = 'Selector10~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { Equal7~0 Selector10~2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 8.829 ns Selector11~0 7 COMB LCCOMB_X35_Y11_N0 1 " "Info: 7: + IC(0.455 ns) + CELL(0.275 ns) = 8.829 ns; Loc. = LCCOMB_X35_Y11_N0; Fanout = 1; COMB Node = 'Selector11~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Selector10~2 Selector11~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 9.953 ns Selector11~5 8 COMB LCCOMB_X32_Y11_N12 1 " "Info: 8: + IC(0.686 ns) + CELL(0.438 ns) = 9.953 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { Selector11~0 Selector11~5 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.000 ns) 11.588 ns Selector11~5clkctrl 9 COMB CLKCTRL_G13 6 " "Info: 9: + IC(1.635 ns) + CELL(0.000 ns) = 11.588 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'Selector11~5clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { Selector11~5 Selector11~5clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 13.070 ns next_state.STATE0_927 10 REG LCCOMB_X35_Y11_N28 1 " "Info: 10: + IC(1.332 ns) + CELL(0.150 ns) = 13.070 ns; Loc. = LCCOMB_X35_Y11_N28; Fanout = 1; REG Node = 'next_state.STATE0_927'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { Selector11~5clkctrl next_state.STATE0_927 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.896 ns ( 37.46 % ) " "Info: Total cell delay = 4.896 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.174 ns ( 62.54 % ) " "Info: Total interconnect delay = 8.174 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.070 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[2] Equal7~0 Selector10~2 Selector11~0 Selector11~5 Selector11~5clkctrl next_state.STATE0_927 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "13.070 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[2] {} Equal7~0 {} Selector10~2 {} Selector11~0 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE0_927 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.342ns 0.410ns 0.455ns 0.686ns 1.635ns 1.332ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.956 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[13\] 1 CLK PIN_T7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 9; CLK Node = 'sw\[13\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[13] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.398 ns) 3.126 ns FSM~26 2 COMB LCCOMB_X35_Y11_N8 5 " "Info: 2: + IC(1.896 ns) + CELL(0.398 ns) = 3.126 ns; Loc. = LCCOMB_X35_Y11_N8; Fanout = 5; COMB Node = 'FSM~26'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { sw[13] FSM~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.150 ns) 3.747 ns FSM~2 3 COMB LCCOMB_X35_Y11_N12 2 " "Info: 3: + IC(0.471 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X35_Y11_N12; Fanout = 2; COMB Node = 'FSM~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { FSM~26 FSM~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.413 ns) 4.433 ns Selector1~6 4 COMB LCCOMB_X35_Y11_N14 1 " "Info: 4: + IC(0.273 ns) + CELL(0.413 ns) = 4.433 ns; Loc. = LCCOMB_X35_Y11_N14; Fanout = 1; COMB Node = 'Selector1~6'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { FSM~2 Selector1~6 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 4.956 ns next_state.STATE0_927 5 REG LCCOMB_X35_Y11_N28 1 " "Info: 5: + IC(0.252 ns) + CELL(0.271 ns) = 4.956 ns; Loc. = LCCOMB_X35_Y11_N28; Fanout = 1; REG Node = 'next_state.STATE0_927'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Selector1~6 next_state.STATE0_927 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 41.65 % ) " "Info: Total cell delay = 2.064 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.892 ns ( 58.35 % ) " "Info: Total interconnect delay = 2.892 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { sw[13] FSM~26 FSM~2 Selector1~6 next_state.STATE0_927 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.956 ns" { sw[13] {} sw[13]~combout {} FSM~26 {} FSM~2 {} Selector1~6 {} next_state.STATE0_927 {} } { 0.000ns 0.000ns 1.896ns 0.471ns 0.273ns 0.252ns } { 0.000ns 0.832ns 0.398ns 0.150ns 0.413ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.070 ns" { clock_50 FlHzModCLK OneHzModCLK state_time[2] Equal7~0 Selector10~2 Selector11~0 Selector11~5 Selector11~5clkctrl next_state.STATE0_927 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "13.070 ns" { clock_50 {} clock_50~combout {} FlHzModCLK {} OneHzModCLK {} state_time[2] {} Equal7~0 {} Selector10~2 {} Selector11~0 {} Selector11~5 {} Selector11~5clkctrl {} next_state.STATE0_927 {} } { 0.000ns 0.000ns 1.800ns 0.793ns 0.721ns 0.342ns 0.410ns 0.455ns 0.686ns 1.635ns 1.332ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { sw[13] FSM~26 FSM~2 Selector1~6 next_state.STATE0_927 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.956 ns" { sw[13] {} sw[13]~combout {} FSM~26 {} FSM~2 {} Selector1~6 {} next_state.STATE0_927 {} } { 0.000ns 0.000ns 1.896ns 0.471ns 0.273ns 0.252ns } { 0.000ns 0.832ns 0.398ns 0.150ns 0.413ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 16:55:38 2015 " "Info: Processing ended: Thu Jul 16 16:55:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
