<profile>

<section name = "Vitis HLS Report for 'example'" level="0">
<item name = "Date">Thu Aug 15 19:17:04 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MP113_DMA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.477 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_58_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_75_3">?, ?, 1, -, -, ?, no</column>
<column name=" + VITIS_LOOP_75_3">?, ?, 1, -, -, ?, no</column>
<column name=" + VITIS_LOOP_75_3">?, ?, 1, -, -, ?, no</column>
<column name=" + VITIS_LOOP_75_3">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 150, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_write_state7">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op74_write_state9">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_write_state11">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_TDATA_blk_n">9, 2, 1, 2</column>
<column name="STATUS">42, 8, 32, 256</column>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="fifo_out_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_din_local">25, 5, 8, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="latest_data_array_1_reg_200">8, 0, 8, 0</column>
<column name="latest_data_array_2_reg_205">8, 0, 8, 0</column>
<column name="latest_data_array_3_reg_210">8, 0, 8, 0</column>
<column name="latest_data_array_reg_195">8, 0, 8, 0</column>
<column name="tmp_2_reg_222">1, 0, 1, 0</column>
<column name="tmp_4_reg_229">1, 0, 1, 0</column>
<column name="tmp_6_reg_236">1, 0, 1, 0</column>
<column name="tmp_last_reg_191">1, 0, 1, 0</column>
<column name="tmp_reg_215">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, example, return value</column>
<column name="A_TDATA">in, 32, axis, A_V_data_V, pointer</column>
<column name="A_TVALID">in, 1, axis, A_V_dest_V, pointer</column>
<column name="A_TREADY">out, 1, axis, A_V_dest_V, pointer</column>
<column name="A_TDEST">in, 6, axis, A_V_dest_V, pointer</column>
<column name="A_TKEEP">in, 4, axis, A_V_keep_V, pointer</column>
<column name="A_TSTRB">in, 4, axis, A_V_strb_V, pointer</column>
<column name="A_TUSER">in, 2, axis, A_V_user_V, pointer</column>
<column name="A_TLAST">in, 1, axis, A_V_last_V, pointer</column>
<column name="A_TID">in, 5, axis, A_V_id_V, pointer</column>
<column name="fifo_out_din">out, 8, ap_fifo, fifo_out, pointer</column>
<column name="fifo_out_full_n">in, 1, ap_fifo, fifo_out, pointer</column>
<column name="fifo_out_write">out, 1, ap_fifo, fifo_out, pointer</column>
<column name="STATUS">out, 32, ap_vld, STATUS, pointer</column>
<column name="STATUS_ap_vld">out, 1, ap_vld, STATUS, pointer</column>
<column name="COUNTER">out, 32, ap_vld, COUNTER, pointer</column>
<column name="COUNTER_ap_vld">out, 1, ap_vld, COUNTER, pointer</column>
</table>
</item>
</section>
</profile>
