#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 27 16:57:07 2021
# Process ID: 8240
# Current directory: C:/Project/GameOfLife/prj/project_gol
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 C:\Project\GameOfLife\prj\project_gol\project_gol.xpr
# Log file: C:/Project/GameOfLife/prj/project_gol/vivado.log
# Journal file: C:/Project/GameOfLife/prj/project_gol\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/GameOfLife/prj/project_gol/project_gol.xpr
update_compile_order -fileset sources_1
reset_run impl_2
launch_runs impl_2 -jobs 8
wait_on_run impl_2
open_run impl_2
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_3]
set_property strategy Flow_RuntimeOptimized [get_runs synth_3]
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_3]
reset_run synth_3
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
current_design impl_2
close_design
close_design
reset_run synth_3
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list s00_axi_aclk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list bitstream ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list ce ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list d_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list shift_ca ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
