<stg><name>update_n</name>


<trans_list>

<trans id="478" from="1" to="2">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="2" to="3">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="3" to="4">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="4" to="5">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="5" to="6">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="6" to="7">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="7" to="8">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="8" to="9">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="9" to="10">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="10" to="11">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="11" to="12">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="12" to="13">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="13" to="14">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="14" to="15">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="15" to="16">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="16" to="17">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="17" to="18">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="18" to="19">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="19" to="20">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="20" to="21">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="21" to="22">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="22" to="23">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="23" to="24">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="24" to="25">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="25" to="26">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="26" to="27">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="27" to="28">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="28" to="29">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="29" to="30">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="30" to="31">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="31" to="32">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="32" to="33">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="33" to="42">
<condition id="384">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="33" to="34">
<condition id="393">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="34" to="35">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="35" to="36">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="36" to="37">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="37" to="38">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="38" to="39">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="39" to="40">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="40" to="41">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="41" to="12">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="42" to="43">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="43" to="44">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="44" to="45">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="45" to="46">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="46" to="47">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="47" to="48">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="48" to="49">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="32">
<![CDATA[
:0  %weighted_spikes_ex_1 = alloca i256

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="256" op_0_bw="32">
<![CDATA[
:1  %weighted_spikes_in_1 = alloca i256

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="256" op_0_bw="32">
<![CDATA[
:2  %I_e_1 = alloca i256

]]></Node>
<StgValue><ssdm name="I_e_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="32">
<![CDATA[
:3  %i_syn_ex_1 = alloca i256

]]></Node>
<StgValue><ssdm name="i_syn_ex_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="256" op_0_bw="32">
<![CDATA[
:4  %i_syn_in_1 = alloca i256

]]></Node>
<StgValue><ssdm name="i_syn_in_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="32">
<![CDATA[
:5  %r_ref_1 = alloca i256

]]></Node>
<StgValue><ssdm name="r_ref_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="32">
<![CDATA[
:6  %V_m_1 = alloca i256

]]></Node>
<StgValue><ssdm name="V_m_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="32">
<![CDATA[
:7  %weighted_spikes_ex_2 = alloca i256

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="32">
<![CDATA[
:8  %weighted_spikes_in_2 = alloca i256

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="32">
<![CDATA[
:9  %I_e_2 = alloca i256

]]></Node>
<StgValue><ssdm name="I_e_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="32">
<![CDATA[
:10  %i_syn_ex_2 = alloca i256

]]></Node>
<StgValue><ssdm name="i_syn_ex_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="32">
<![CDATA[
:11  %i_syn_in_2 = alloca i256

]]></Node>
<StgValue><ssdm name="i_syn_in_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="32">
<![CDATA[
:12  %r_ref_2 = alloca i256

]]></Node>
<StgValue><ssdm name="r_ref_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="32">
<![CDATA[
:13  %V_m_2 = alloca i256

]]></Node>
<StgValue><ssdm name="V_m_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %output3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output3_s)

]]></Node>
<StgValue><ssdm name="output3_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %output2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output2_s)

]]></Node>
<StgValue><ssdm name="output2_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %output1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output1_offset)

]]></Node>
<StgValue><ssdm name="output1_offset_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %output0_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output0_offset)

]]></Node>
<StgValue><ssdm name="output0_offset_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %input01_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input01_V)

]]></Node>
<StgValue><ssdm name="input01_V_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %input00_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input00_V)

]]></Node>
<StgValue><ssdm name="input00_V_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %stable_para_offset_r = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %stable_para_offset)

]]></Node>
<StgValue><ssdm name="stable_para_offset_r"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num)

]]></Node>
<StgValue><ssdm name="num_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %output3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output3_s)

]]></Node>
<StgValue><ssdm name="output3_read"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %output2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output2_s)

]]></Node>
<StgValue><ssdm name="output2_read"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %output1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output1_offset)

]]></Node>
<StgValue><ssdm name="output1_offset_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %output0_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output0_offset)

]]></Node>
<StgValue><ssdm name="output0_offset_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %input01_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input01_V)

]]></Node>
<StgValue><ssdm name="input01_V_read"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %input00_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input00_V)

]]></Node>
<StgValue><ssdm name="input00_V_read"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %stable_para_offset_r = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %stable_para_offset)

]]></Node>
<StgValue><ssdm name="stable_para_offset_r"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num)

]]></Node>
<StgValue><ssdm name="num_read"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %output3_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output3_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="output3_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %output2_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output2_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="output2_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %output1_offset9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output1_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="output1_offset9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %output0_offset7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output0_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="output0_offset7"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %input01_V5 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %input01_V_read, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="input01_V5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %input00_V3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %input00_V_read, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="input00_V3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %stable_para_offset1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %stable_para_offset_r, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="stable_para_offset1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %p_neg = sub i32 0, %num_read

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_32 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="29">
<![CDATA[
:95  %p_lshr_cast = zext i29 %tmp_32 to i30

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:96  %p_neg_t = sub i30 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_33 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %num_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="29">
<![CDATA[
:98  %p_lshr_f_cast = zext i29 %tmp_33 to i30

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:99  %time_s = select i1 %tmp_12, i30 %p_neg_t, i30 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="time_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="32">
<![CDATA[
:101  %tmp_17 = trunc i32 %num_read to i3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:102  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_17)

]]></Node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32">
<![CDATA[
:103  %tmp_19 = trunc i32 %p_neg to i3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:104  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_19)

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %p_neg_t1 = sub i32 0, %p_and_t

]]></Node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:106  %rmd = select i1 %tmp_12, i32 %p_neg_t1, i32 %p_and_f

]]></Node>
<StgValue><ssdm name="rmd"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32">
<![CDATA[
:107  %tmp_23 = trunc i32 %rmd to i5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32">
<![CDATA[
:108  %tmp_28 = trunc i32 %rmd to i4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:109  %tmp = icmp eq i4 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:113  %rmd_0_off = add i5 -2, %tmp_23

]]></Node>
<StgValue><ssdm name="rmd_0_off"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:114  %tmp_7 = icmp eq i4 %tmp_28, 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115  %tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %rmd_0_off, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:116  %icmp = icmp ne i4 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="26">
<![CDATA[
:41  %tmp_30 = zext i26 %stable_para_offset1 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:42  %stable_para_addr = getelementptr i512* %stable_para, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="stable_para_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:64  %stable_para_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %stable_para_addr, i32 1)

]]></Node>
<StgValue><ssdm name="stable_para_load_req"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:84  %tmp_31 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 0, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="1792">
<![CDATA[
:85  %weighted_spikes_ex_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 0

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_s"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="1792">
<![CDATA[
:86  %weighted_spikes_in_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 1

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_s"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="1792">
<![CDATA[
:87  %I_e_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 2

]]></Node>
<StgValue><ssdm name="I_e_s"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="1792">
<![CDATA[
:88  %i_syn_ex_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 3

]]></Node>
<StgValue><ssdm name="i_syn_ex_s"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="1792">
<![CDATA[
:89  %i_syn_in_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 4

]]></Node>
<StgValue><ssdm name="i_syn_in_s"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="1792">
<![CDATA[
:90  %r_ref_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 5

]]></Node>
<StgValue><ssdm name="r_ref_s"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="1792">
<![CDATA[
:91  %V_m_s = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_31, 6

]]></Node>
<StgValue><ssdm name="V_m_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="30">
<![CDATA[
:23  %tmp_9 = zext i30 %output3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="30">
<![CDATA[
:24  %tmp_9_cast = zext i30 %output3_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:25  %output1_addr = getelementptr i32* %output1_s, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="output1_addr"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="30">
<![CDATA[
:27  %tmp_25 = zext i30 %output2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="30">
<![CDATA[
:28  %tmp_25_cast = zext i30 %output2_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:29  %output1_addr_1 = getelementptr i32* %output1_s, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="output1_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="30">
<![CDATA[
:31  %tmp_26 = zext i30 %output1_offset9 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="30">
<![CDATA[
:32  %tmp_26_cast = zext i30 %output1_offset9 to i33

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:33  %output0_addr = getelementptr i32* %output0_s, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="output0_addr"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="30">
<![CDATA[
:35  %tmp_27 = zext i30 %output0_offset7 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="30">
<![CDATA[
:36  %tmp_27_cast = zext i30 %output0_offset7 to i33

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:37  %output0_addr_1 = getelementptr i32* %output0_s, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="output0_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output1_s), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output0_s), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %input00), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %input01), !map !132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap(i512* %stable_para), !map !157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num), !map !238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @update_n_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32* %output0_s, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 900000, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32* %output1_s, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 900000, [9 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i32 %output0_offset, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i32 %output1_offset, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i32 %output2_s, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i32 %output3_s, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i1024* %input00, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 900000, [8 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i1024* %input01, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 900000, [8 x i8]* @p_str9, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(i512* %stable_para, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 16, [12 x i8]* @p_str10, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i32 %input01_V, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(i32 %input00_V, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i32 %stable_para_offset, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i32 %num, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:65  %stable_para_addr_rea = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %stable_para_addr)

]]></Node>
<StgValue><ssdm name="stable_para_addr_rea"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="512">
<![CDATA[
:66  %tmp_10 = trunc i512 %stable_para_addr_rea to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:67  %P20_s = bitcast i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="P20_s"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
:69  %P22_s = bitcast i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="P22_s"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:71  %P21ex_s = bitcast i32 %tmp_34 to float

]]></Node>
<StgValue><ssdm name="P21ex_s"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:73  %P21in_s = bitcast i32 %tmp_35 to float

]]></Node>
<StgValue><ssdm name="P21in_s"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
:75  %P11ex_s = bitcast i32 %tmp_36 to float

]]></Node>
<StgValue><ssdm name="P11ex_s"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
:77  %P11in_s = bitcast i32 %tmp_37 to float

]]></Node>
<StgValue><ssdm name="P11in_s"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:79  %Theta_s = bitcast i32 %tmp_38 to float

]]></Node>
<StgValue><ssdm name="Theta_s"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:81  %RefractoryCounts_s = bitcast i32 %tmp_39 to float

]]></Node>
<StgValue><ssdm name="RefractoryCounts_s"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %stable_para_addr_rea, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:83  %V_reset_s = bitcast i32 %tmp_40 to float

]]></Node>
<StgValue><ssdm name="V_reset_s"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="30">
<![CDATA[
:100  %time_cast = sext i30 %time_s to i31

]]></Node>
<StgValue><ssdm name="time_cast"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:110  %time_1 = add i31 1, %time_cast

]]></Node>
<StgValue><ssdm name="time_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:111  %time_2 = select i1 %tmp, i31 %time_cast, i31 %time_1

]]></Node>
<StgValue><ssdm name="time_2"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:112  %tmp_6 = add i31 -1, %time_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:117  store i256 %V_m_s, i256* %V_m_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:118  store i256 %r_ref_s, i256* %r_ref_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:119  store i256 %i_syn_in_s, i256* %i_syn_in_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:120  store i256 %i_syn_ex_s, i256* %i_syn_ex_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:121  store i256 %I_e_s, i256* %I_e_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:122  store i256 %weighted_spikes_in_s, i256* %weighted_spikes_in_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:123  store i256 %weighted_spikes_ex_s, i256* %weighted_spikes_ex_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:124  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
:1  %i = phi i30 [ 0, %0 ], [ %i_1, %._crit_edge11 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="30">
<![CDATA[
:2  %i_cast = zext i30 %i to i31

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %tmp_8 = icmp slt i31 %i_cast, %time_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:1  %p_not = icmp ne i31 %i_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %brmerge = or i1 %p_not, %icmp

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %brmerge, label %._crit_edge3, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge5:1  %tmp_14 = icmp eq i31 %i_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:2  br i1 %tmp_14, label %10, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8:1  br i1 %tmp_14, label %13, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="206" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:4  %i_1 = add i30 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="208" st_id="14" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="209" st_id="15" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="211" st_id="17" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="30">
<![CDATA[
:0  %tmp_41 = trunc i30 %i to i1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_41, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="256">
<![CDATA[
:0  %weighted_spikes_ex_2_2 = load i256* %weighted_spikes_ex_2

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_2_2"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="256" op_0_bw="256">
<![CDATA[
:1  %weighted_spikes_in_2_2 = load i256* %weighted_spikes_in_2

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_2_2"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="256" op_0_bw="256">
<![CDATA[
:2  %I_e_2_load = load i256* %I_e_2

]]></Node>
<StgValue><ssdm name="I_e_2_load"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="256">
<![CDATA[
:3  %i_syn_ex_2_load = load i256* %i_syn_ex_2

]]></Node>
<StgValue><ssdm name="i_syn_ex_2_load"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="256">
<![CDATA[
:4  %i_syn_in_2_load = load i256* %i_syn_in_2

]]></Node>
<StgValue><ssdm name="i_syn_in_2_load"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="256">
<![CDATA[
:5  %r_ref_2_load = load i256* %r_ref_2

]]></Node>
<StgValue><ssdm name="r_ref_2_load"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="256">
<![CDATA[
:6  %V_m_2_load = load i256* %V_m_2

]]></Node>
<StgValue><ssdm name="V_m_2_load"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 56250, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1792" op_0_bw="1792" op_1_bw="30" op_2_bw="1024" op_3_bw="25" op_4_bw="1024" op_5_bw="25">
<![CDATA[
:4  %tmp_43 = call fastcc { i256, i256, i256, i256, i256, i256, i256 } @update_indata(i30 %i, i1024* %input01, i25 %input00_V3, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="1792">
<![CDATA[
:5  %weighted_spikes_ex_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 0

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_3"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="1792">
<![CDATA[
:6  %weighted_spikes_in_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 1

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_3"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="1792">
<![CDATA[
:7  %I_e_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 2

]]></Node>
<StgValue><ssdm name="I_e_3"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="1792">
<![CDATA[
:8  %i_syn_ex_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 3

]]></Node>
<StgValue><ssdm name="i_syn_ex_3"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="1792">
<![CDATA[
:9  %i_syn_in_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 4

]]></Node>
<StgValue><ssdm name="i_syn_in_3"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="1792">
<![CDATA[
:10  %r_ref_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 5

]]></Node>
<StgValue><ssdm name="r_ref_3"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="1792">
<![CDATA[
:11  %V_m_3 = extractvalue { i256, i256, i256, i256, i256, i256, i256 } %tmp_43, 6

]]></Node>
<StgValue><ssdm name="V_m_3"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="256">
<![CDATA[
:0  %weighted_spikes_ex_s_16 = load i256* %weighted_spikes_ex_1

]]></Node>
<StgValue><ssdm name="weighted_spikes_ex_s_16"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="256">
<![CDATA[
:1  %weighted_spikes_in_s_17 = load i256* %weighted_spikes_in_1

]]></Node>
<StgValue><ssdm name="weighted_spikes_in_s_17"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="256" op_0_bw="256">
<![CDATA[
:2  %I_e_1_load = load i256* %I_e_1

]]></Node>
<StgValue><ssdm name="I_e_1_load"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="256">
<![CDATA[
:3  %i_syn_ex_1_load = load i256* %i_syn_ex_1

]]></Node>
<StgValue><ssdm name="i_syn_ex_1_load"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="256">
<![CDATA[
:4  %i_syn_in_1_load = load i256* %i_syn_in_1

]]></Node>
<StgValue><ssdm name="i_syn_in_1_load"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="256">
<![CDATA[
:5  %r_ref_1_load = load i256* %r_ref_1

]]></Node>
<StgValue><ssdm name="r_ref_1_load"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="256">
<![CDATA[
:6  %V_m_1_load = load i256* %V_m_1

]]></Node>
<StgValue><ssdm name="V_m_1_load"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:14  store i256 %V_m_3, i256* %V_m_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:15  store i256 %r_ref_3, i256* %r_ref_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:16  store i256 %i_syn_in_3, i256* %i_syn_in_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:17  store i256 %i_syn_ex_3, i256* %i_syn_ex_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:18  store i256 %I_e_3, i256* %I_e_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  store i256 %weighted_spikes_in_3, i256* %weighted_spikes_in_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:20  store i256 %weighted_spikes_ex_3, i256* %weighted_spikes_ex_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="21" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:14  store i256 %V_m_3, i256* %V_m_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:15  store i256 %r_ref_3, i256* %r_ref_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:16  store i256 %i_syn_in_3, i256* %i_syn_in_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:17  store i256 %i_syn_ex_3, i256* %i_syn_ex_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:18  store i256 %I_e_3, i256* %I_e_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  store i256 %weighted_spikes_in_3, i256* %weighted_spikes_in_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
:20  store i256 %weighted_spikes_ex_3, i256* %weighted_spikes_ex_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="261" st_id="23" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="263" st_id="24" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="265" st_id="25" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="267" st_id="26" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="269" st_id="27" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="271" st_id="28" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="273" st_id="29" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="275" st_id="30" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="277" st_id="31" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret4 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_2_2, i256 %weighted_spikes_in_2_2, i256 %I_e_2_load, i256 %i_syn_ex_2_load, i256 %i_syn_in_2_load, i256 %r_ref_2_load, i256 %V_m_2_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="1536">
<![CDATA[
:8  %V_m_r = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="V_m_r"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="256" op_0_bw="1536">
<![CDATA[
:9  %i_syn_ex_rr_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="i_syn_ex_rr_2"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="256" op_0_bw="1536">
<![CDATA[
:10  %i_syn_in_rr_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="i_syn_in_rr_2"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="256" op_0_bw="1536">
<![CDATA[
:11  %r_ref_r = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="r_ref_r"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="1536">
<![CDATA[
:12  %signal_s = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="signal_s"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="256" op_0_bw="1536">
<![CDATA[
:13  %signal_1 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="signal_1"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="286" st_id="32" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1536" op_0_bw="1536" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="256" op_12_bw="256" op_13_bw="256" op_14_bw="256" op_15_bw="256" op_16_bw="256" op_17_bw="256">
<![CDATA[
:7  %call_ret2 = call fastcc { i256, i256, i256, i256, i256, i256 } @execute(i30 %i, float %P20_s, float %P22_s, float %P11ex_s, float %P11in_s, float %P21ex_s, float %P21in_s, float %Theta_s, float %RefractoryCounts_s, float %V_reset_s, i256 %weighted_spikes_ex_s_16, i256 %weighted_spikes_in_s_17, i256 %I_e_1_load, i256 %i_syn_ex_1_load, i256 %i_syn_in_1_load, i256 %r_ref_1_load, i256 %V_m_1_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="1536">
<![CDATA[
:8  %V_m_r_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="V_m_r_2"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="1536">
<![CDATA[
:9  %i_syn_ex_rr = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="i_syn_ex_rr"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="1536">
<![CDATA[
:10  %i_syn_in_rr = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="i_syn_in_rr"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="1536">
<![CDATA[
:11  %r_ref_r_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="r_ref_r_2"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="1536">
<![CDATA[
:12  %signal_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="signal_2"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="1536">
<![CDATA[
:13  %signal_1_2 = extractvalue { i256, i256, i256, i256, i256, i256 } %call_ret2, 5

]]></Node>
<StgValue><ssdm name="signal_1_2"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:0  %num_o = phi i256 [ 79228162532711081671548469249, %0 ], [ %num_o_7, %._crit_edge11 ]

]]></Node>
<StgValue><ssdm name="num_o"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_8, label %2, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:0  %signal_1_1 = phi i256 [ %signal_1_2, %4 ], [ %signal_1, %3 ]

]]></Node>
<StgValue><ssdm name="signal_1_1"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %signal_1_18 = phi i256 [ %signal_2, %4 ], [ %signal_s, %3 ]

]]></Node>
<StgValue><ssdm name="signal_1_18"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:2  %r_ref_r_1 = phi i256 [ %r_ref_r_2, %4 ], [ %r_ref_r, %3 ]

]]></Node>
<StgValue><ssdm name="r_ref_r_1"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:3  %i_syn_in_rr_1 = phi i256 [ %i_syn_in_rr, %4 ], [ %i_syn_in_rr_2, %3 ]

]]></Node>
<StgValue><ssdm name="i_syn_in_rr_1"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %i_syn_ex_rr_1 = phi i256 [ %i_syn_ex_rr, %4 ], [ %i_syn_ex_rr_2, %3 ]

]]></Node>
<StgValue><ssdm name="i_syn_ex_rr_1"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:5  %V_m_r_1 = phi i256 [ %V_m_r_2, %4 ], [ %V_m_r, %3 ]

]]></Node>
<StgValue><ssdm name="V_m_r_1"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="256">
<![CDATA[
:7  %tmp_48 = trunc i256 %signal_1_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = icmp eq i32 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_1, label %._crit_edge, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="256">
<![CDATA[
:0  %tmp_49 = trunc i256 %signal_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="256">
<![CDATA[
:1  %tmp_67 = trunc i256 %num_o to i32

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_2_cast = sext i32 %tmp_67 to i33

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output0_8_sum = add i33 %tmp_27_cast, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="output0_8_sum"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="33">
<![CDATA[
:4  %output0_8_sum_cast = sext i33 %output0_8_sum to i64

]]></Node>
<StgValue><ssdm name="output0_8_sum_cast"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output0_addr_2 = getelementptr i32* %output0_s, i64 %output0_8_sum_cast

]]></Node>
<StgValue><ssdm name="output0_addr_2"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3 = add nsw i32 1, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_2 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o, i32 %tmp_3, i32 0, i32 31)

]]></Node>
<StgValue><ssdm name="num_o_2"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
._crit_edge:0  %num_o_1 = phi i256 [ %num_o, %5 ], [ %num_o_2, %6 ]

]]></Node>
<StgValue><ssdm name="num_o_1"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4 = icmp eq i32 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_4, label %._crit_edge3, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_10_cast = sext i32 %tmp_53 to i33

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output1_10_sum = add i33 %tmp_10_cast, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="output1_10_sum"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="33">
<![CDATA[
:4  %output1_10_sum_cast = sext i33 %output1_10_sum to i64

]]></Node>
<StgValue><ssdm name="output1_10_sum_cast"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output0_addr_3 = getelementptr i32* %output0_s, i64 %output1_10_sum_cast

]]></Node>
<StgValue><ssdm name="output0_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11 = add nsw i32 %tmp_53, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_4 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o_1, i32 %tmp_11, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="num_o_4"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3:0  %tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:1  %tmp_5 = icmp eq i32 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:2  br i1 %tmp_5, label %._crit_edge5, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_12_cast = sext i32 %tmp_55 to i33

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output1_10_sum1 = add i33 %tmp_12_cast, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="output1_10_sum1"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="33">
<![CDATA[
:4  %output1_10_sum1_cast = sext i33 %output1_10_sum1 to i64

]]></Node>
<StgValue><ssdm name="output1_10_sum1_cast"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output0_addr_4 = getelementptr i32* %output0_s, i64 %output1_10_sum1_cast

]]></Node>
<StgValue><ssdm name="output0_addr_4"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_13 = add nsw i32 %tmp_55, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_6 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o_1, i32 %tmp_13, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="num_o_6"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256">
<![CDATA[
._crit_edge5:0  %num_o_3 = phi i256 [ %num_o_4, %8 ], [ %num_o_1, %._crit_edge3 ], [ %num_o_6, %9 ]

]]></Node>
<StgValue><ssdm name="num_o_3"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_15 = icmp ne i32 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond1 = and i1 %tmp_15, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %11, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:0  %tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:1  %tmp_16 = icmp eq i32 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:2  br i1 %tmp_16, label %._crit_edge8, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_61 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_3, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_19_cast = sext i32 %tmp_61 to i33

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output2_12_sum = add i33 %tmp_19_cast, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="output2_12_sum"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="33">
<![CDATA[
:4  %output2_12_sum_cast = sext i33 %output2_12_sum to i64

]]></Node>
<StgValue><ssdm name="output2_12_sum_cast"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output1_addr_3 = getelementptr i32* %output1_s, i64 %output2_12_sum_cast

]]></Node>
<StgValue><ssdm name="output1_addr_3"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_20 = add nsw i32 %tmp_61, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_9 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o_3, i32 %tmp_20, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="num_o_9"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_3, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_17_cast = sext i32 %tmp_59 to i33

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output2_12_sum1 = add i33 %tmp_17_cast, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="output2_12_sum1"/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="33">
<![CDATA[
:4  %output2_12_sum1_cast = sext i33 %output2_12_sum1 to i64

]]></Node>
<StgValue><ssdm name="output2_12_sum1_cast"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output1_addr_2 = getelementptr i32* %output1_s, i64 %output2_12_sum1_cast

]]></Node>
<StgValue><ssdm name="output1_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_18 = add nsw i32 %tmp_59, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_8 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o_3, i32 %tmp_18, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="num_o_8"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_21 = icmp eq i32 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond2 = or i1 %tmp_21, %tmp

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond2, label %._crit_edge9, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:0  %tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_18, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:1  %tmp_22 = icmp eq i32 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %signal_1_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="373" st_id="34" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output0_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output0_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="output0_addr_2_req"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output1_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_3_req"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output1_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_2_req"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256">
<![CDATA[
._crit_edge8:0  %num_o_5 = phi i256 [ %num_o_8, %11 ], [ %num_o_3, %._crit_edge6 ], [ %num_o_9, %12 ]

]]></Node>
<StgValue><ssdm name="num_o_5"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_5, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:2  br i1 %tmp_22, label %._crit_edge11, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o_5, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_23_cast = sext i32 %tmp_66 to i33

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %output3_14_sum = add i33 %tmp_23_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="output3_14_sum"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="33">
<![CDATA[
:4  %output3_14_sum_cast = sext i33 %output3_14_sum to i64

]]></Node>
<StgValue><ssdm name="output3_14_sum_cast"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %output1_addr_4 = getelementptr i32* %output1_s, i64 %output3_14_sum_cast

]]></Node>
<StgValue><ssdm name="output1_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_24 = add nsw i32 %tmp_66, 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %num_o_10 = call i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32(i256 %num_o_5, i32 %tmp_24, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="num_o_10"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256">
<![CDATA[
._crit_edge11:0  %num_o_7 = phi i256 [ %num_o_5, %14 ], [ %num_o_5, %._crit_edge9 ], [ %num_o_10, %15 ]

]]></Node>
<StgValue><ssdm name="num_o_7"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge11:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="392" st_id="35" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output0_addr_2, i32 %tmp_49, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output0_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output0_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="output0_addr_3_req"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output0_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output0_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="output0_addr_4_req"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr_3, i32 %tmp_60, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr_2, i32 %tmp_58, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %output1_addr_req32 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_req32"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %output1_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_4_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="400" st_id="36" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_2)

]]></Node>
<StgValue><ssdm name="output0_addr_2_resp"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output0_addr_3, i32 %tmp_52, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output0_addr_4, i32 %tmp_54, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_3)

]]></Node>
<StgValue><ssdm name="output1_addr_3_resp"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_2)

]]></Node>
<StgValue><ssdm name="output1_addr_2_resp"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr, i32 %tmp_64, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr_4, i32 %tmp_65, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="408" st_id="37" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_2)

]]></Node>
<StgValue><ssdm name="output0_addr_2_resp"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_3)

]]></Node>
<StgValue><ssdm name="output0_addr_3_resp"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_4)

]]></Node>
<StgValue><ssdm name="output0_addr_4_resp"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_3)

]]></Node>
<StgValue><ssdm name="output1_addr_3_resp"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_2)

]]></Node>
<StgValue><ssdm name="output1_addr_2_resp"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output1_addr_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp33"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_4)

]]></Node>
<StgValue><ssdm name="output1_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="416" st_id="38" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_2)

]]></Node>
<StgValue><ssdm name="output0_addr_2_resp"/></StgValue>
</operation>

<operation id="418" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_3)

]]></Node>
<StgValue><ssdm name="output0_addr_3_resp"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_4)

]]></Node>
<StgValue><ssdm name="output0_addr_4_resp"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_3)

]]></Node>
<StgValue><ssdm name="output1_addr_3_resp"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_2)

]]></Node>
<StgValue><ssdm name="output1_addr_2_resp"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output1_addr_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp33"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_4)

]]></Node>
<StgValue><ssdm name="output1_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="424" st_id="39" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_2)

]]></Node>
<StgValue><ssdm name="output0_addr_2_resp"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_3)

]]></Node>
<StgValue><ssdm name="output0_addr_3_resp"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_4)

]]></Node>
<StgValue><ssdm name="output0_addr_4_resp"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_3)

]]></Node>
<StgValue><ssdm name="output1_addr_3_resp"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_2)

]]></Node>
<StgValue><ssdm name="output1_addr_2_resp"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output1_addr_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp33"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_4)

]]></Node>
<StgValue><ssdm name="output1_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="432" st_id="40" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="1024" op_7_bw="25">
<![CDATA[
:6  call fastcc void @update_outdata(i30 %i, i256 %V_m_r_1, i256 %i_syn_ex_rr_1, i256 %i_syn_in_rr_1, i256 %r_ref_r_1, i1024* %input00, i25 %input01_V5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_2)

]]></Node>
<StgValue><ssdm name="output0_addr_2_resp"/></StgValue>
</operation>

<operation id="434" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_3)

]]></Node>
<StgValue><ssdm name="output0_addr_3_resp"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_4)

]]></Node>
<StgValue><ssdm name="output0_addr_4_resp"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_3)

]]></Node>
<StgValue><ssdm name="output1_addr_3_resp"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_2)

]]></Node>
<StgValue><ssdm name="output1_addr_2_resp"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output1_addr_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp33"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_4)

]]></Node>
<StgValue><ssdm name="output1_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="440" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_3)

]]></Node>
<StgValue><ssdm name="output0_addr_3_resp"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output0_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_4)

]]></Node>
<StgValue><ssdm name="output0_addr_4_resp"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output1_addr_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp33"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="or_cond2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %output1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_4)

]]></Node>
<StgValue><ssdm name="output1_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="256">
<![CDATA[
:0  %tmp_47 = trunc i256 %num_o to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %output0_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_req"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %output1_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_req"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %num_o, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="450" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i32P(i32* %output0_addr_1, i32 %tmp_47, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %output0_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="output0_addr_req"/></StgValue>
</operation>

<operation id="452" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr_1, i32 %tmp_45, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %output1_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %output1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="output1_addr_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="454" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output0_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_resp"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %output0_addr, i32 %tmp_44, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %output1_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_resp"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:14  call void @_ssdm_op_Write.m_axi.i32P(i32* %output1_addr, i32 %tmp_46, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="458" st_id="45" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output0_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_resp"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %output0_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr)

]]></Node>
<StgValue><ssdm name="output0_addr_resp"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %output1_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_resp"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %output1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="462" st_id="46" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output0_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_resp"/></StgValue>
</operation>

<operation id="463" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %output0_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr)

]]></Node>
<StgValue><ssdm name="output0_addr_resp"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %output1_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_resp"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %output1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="466" st_id="47" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output0_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_resp"/></StgValue>
</operation>

<operation id="467" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %output0_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr)

]]></Node>
<StgValue><ssdm name="output0_addr_resp"/></StgValue>
</operation>

<operation id="468" st_id="47" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %output1_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_resp"/></StgValue>
</operation>

<operation id="469" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %output1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="470" st_id="48" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %output0_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr_1)

]]></Node>
<StgValue><ssdm name="output0_addr_1_resp"/></StgValue>
</operation>

<operation id="471" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %output0_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr)

]]></Node>
<StgValue><ssdm name="output0_addr_resp"/></StgValue>
</operation>

<operation id="472" st_id="48" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %output1_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr_1)

]]></Node>
<StgValue><ssdm name="output1_addr_1_resp"/></StgValue>
</operation>

<operation id="473" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %output1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp"/></StgValue>
</operation>

<operation id="474" st_id="48" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0">
<![CDATA[
:16  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="475" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %output0_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output0_addr)

]]></Node>
<StgValue><ssdm name="output0_addr_resp"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %output1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %output1_addr)

]]></Node>
<StgValue><ssdm name="output1_addr_resp"/></StgValue>
</operation>

<operation id="477" st_id="49" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0">
<![CDATA[
:16  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
