// Seed: 229036150
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  tri0  id_4
);
  if (-1) if (-1'b0) assign id_0 = 1;
  generate
    assign id_0#(.id_3(1'b0)) = id_3;
  endgenerate
  assign id_0 = -1'b0;
endmodule
module module_1 #(
    parameter id_24 = 32'd78,
    parameter id_7  = 32'd67
) (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri0 _id_7,
    output tri1 id_8,
    output tri0 id_9,
    inout wire id_10,
    input supply0 id_11,
    output tri1 id_12,
    output wand id_13,
    output wire id_14,
    output supply1 id_15,
    input wor id_16,
    output tri id_17,
    input uwire id_18,
    input tri0 id_19,
    input wand id_20,
    input tri0 id_21,
    output wand id_22,
    input wire id_23,
    input wor _id_24,
    input tri0 id_25,
    input supply1 id_26,
    input tri1 id_27
);
  wire [id_24 : id_7] id_29;
  assign id_14 = id_25;
  assign id_0  = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_26,
      id_11,
      id_27
  );
  assign modCall_1.id_2 = 0;
endmodule
