// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1911[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1951[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<317>;
	.reg .b16 	%rs<198>;
	.reg .b32 	%r<3075>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<327>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r291, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r291, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r1, 192;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	mov.u32 	%r292, %tid.x;
	add.s32 	%r293, %r2, %r4;
	or.b32  	%r294, %r293, %r292;
	mul.wide.u32 	%rd20, %r294, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r295, 1;
	st.global.u32 	[%rd6], %r295;
	setp.gt.u32 	%p5, %r283, 2047;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r284, %r283;
	setp.gt.s32 	%p7, %r284, 4095;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r284, %r283;
	mad.lo.s32 	%r296, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r297, %r296, %r296, 4;
	setp.gt.u32 	%p9, %r297, 89478484;
	setp.gt.u32 	%p10, %r285, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r286, %r285;
	setp.lt.s32 	%p13, %r286, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r298, %r286, %r285;
	shr.s32 	%r299, %r6, 31;
	shr.u32 	%r300, %r299, 28;
	add.s32 	%r301, %r6, %r300;
	shr.s32 	%r302, %r301, 4;
	setp.eq.s32 	%p15, %r298, %r302;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r287, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r288, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r288, %r287;
	setp.gt.s32 	%p18, %r288, 1024;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r289, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r288, %r287;
	and.b32  	%r303, %r7, 15;
	setp.ne.s32 	%p20, %r303, 0;
	setp.lt.s32 	%p21, %r289, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r290, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r290, %r289;
	setp.gt.s32 	%p24, %r290, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r304, %r290, %r289;
	and.b32  	%r305, %r304, 15;
	setp.eq.s32 	%p26, %r305, 0;
	setp.eq.s32 	%p27, %r304, %r7;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_175;
	bra.uni 	$L__BB0_13;
$L__BB0_175:                            // %pass162
	and.b32  	%r144, %r292, 3;
	shr.u32 	%r145, %r292, 2;
	mul.lo.s32 	%r306, %r144, %r145;
	and.b32  	%r307, %r306, 7;
	cvt.rn.f32.s32 	%f205, %r307;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p29, %f788, 0f40000000;
	setp.gtu.f32 	%p316, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p29 bra 	$L__BB0_187;
// %bb.176:
	@%p316 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_177;
$L__BB0_183:
	mov.b32 	%r147, %f788;
	and.b32  	%r308, %r147, 8388607;
	or.b32  	%r3058, %r308, 1065353216;
	mov.b32 	%f783, %r3058;
	add.s32 	%r309, %r147, -1073741824;
	and.b32  	%r3059, %r309, -8388608;
	setp.eq.s32 	%p36, %r3059, 0;
	@%p36 bra 	$L__BB0_186;
// %bb.184:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_185:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r310, %r3059, 192937984;
	add.s32 	%r311, %r3058, %r310;
	mov.b32 	%f217, %r311;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3059, %r3059, %r310;
	mov.b32 	%r3058, %f783;
	setp.ne.s32 	%p37, %r3059, 0;
	setp.ne.s32 	%p38, %r3058, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_185;
$L__BB0_186:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r147, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_187;
$L__BB0_177:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r146, %f172;
	setp.lt.u32 	%p31, %r146, 1073741824;
	@%p31 bra 	$L__BB0_182;
// %bb.178:
	setp.lt.u32 	%p32, %r146, -2147483647;
	@%p32 bra 	$L__BB0_180;
// %bb.179:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p35;
	bra.uni 	$L__BB0_182;
$L__BB0_180:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_182;
// %bb.181:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p34;
$L__BB0_182:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_187:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p41, %f226, 0f7F800000;
	mov.b32 	%r312, %f169;
	and.b32  	%r154, %r312, -2147483648;
	@%p41 bra 	$L__BB0_189;
// %bb.188:
	mov.b32 	%r313, %f784;
	or.b32  	%r314, %r154, %r313;
	mov.b32 	%f784, %r314;
$L__BB0_189:                            // %__nv_fmodf.exit
	shl.b32 	%r157, %r292, 1;
	and.b32  	%r158, %r157, 2;
	mul.lo.s32 	%r329, %r158, %r145;
	cvt.rn.f32.s32 	%f259, %r329;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p49, %f734, 0f40000000;
	@%p49 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p50, %f734, 0f4B800000;
	@%p50 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r330, %r9, 8388607;
	or.b32  	%r3008, %r330, 1065353216;
	mov.b32 	%f733, %r3008;
	add.s32 	%r331, %r9, -1073741824;
	and.b32  	%r3009, %r331, -8388608;
	setp.eq.s32 	%p56, %r3009, 0;
	@%p56 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r332, %r3009, 192937984;
	add.s32 	%r333, %r3008, %r332;
	mov.b32 	%f271, %r333;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3009, %r3009, %r332;
	mov.b32 	%r3008, %f733;
	setp.ne.s32 	%p57, %r3009, 0;
	setp.ne.s32 	%p58, %r3008, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p60, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p51, %r8, 1073741824;
	@%p51 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p52, %r8, -2147483647;
	@%p52 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p55, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p55;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p53, %f2, 0f40800000;
	@%p53 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p54, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p54;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r159, %r158, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p61, %f280, 0f7F800000;
	@%p61 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r334, %f186;
	and.b32  	%r335, %r334, -2147483648;
	mov.b32 	%r336, %f734;
	or.b32  	%r337, %r335, %r336;
	mov.b32 	%f734, %r337;
$L__BB0_27:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p69, %r159, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p69 bra 	$L__BB0_43;
// %bb.28:                              // %L531
	mul.lo.s32 	%r346, %r159, %r145;
	mul.hi.u32 	%r347, %r346, -1431655765;
	shr.u32 	%r348, %r347, 4;
	mul.lo.s32 	%r349, %r348, 24;
	sub.s32 	%r350, %r346, %r349;
	cvt.rn.f32.s32 	%f311, %r350;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p70, %f738, 0f40000000;
	@%p70 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p71, %f738, 0f4B800000;
	@%p71 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r351, %r17, 8388607;
	or.b32  	%r3010, %r351, 1065353216;
	mov.b32 	%f737, %r3010;
	add.s32 	%r352, %r17, -1073741824;
	and.b32  	%r3011, %r352, -8388608;
	setp.eq.s32 	%p77, %r3011, 0;
	@%p77 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r353, %r3011, 192937984;
	add.s32 	%r354, %r3010, %r353;
	mov.b32 	%f323, %r354;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3011, %r3011, %r353;
	mov.b32 	%r3010, %f737;
	setp.ne.s32 	%p78, %r3011, 0;
	setp.ne.s32 	%p79, %r3010, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p81, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p72, %r16, 1073741824;
	@%p72 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p73, %r16, -2147483647;
	@%p73 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p76, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p76;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p74, %f21, 0f40800000;
	@%p74 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p75, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p75;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p82, %f332, 0f7F800000;
	@%p82 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r355, %f18;
	and.b32  	%r356, %r355, -2147483648;
	mov.b32 	%r357, %f738;
	or.b32  	%r358, %r356, %r357;
	mov.b32 	%f738, %r358;
$L__BB0_42:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r359, %f333;
	and.b32  	%r360, %r359, -2147483648;
	or.b32  	%r361, %r360, 1056964608;
	mov.b32 	%f334, %r361;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p83, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p83;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p84, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p84;
	cvt.rzi.s32.f32 	%r362, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r363, %r362, 1;
	setp.eq.b32 	%p85, %r363, 1;
	selp.f32 	%f352, %f350, %f351, %p85;
	selp.f32 	%f353, %f351, %f350, %p85;
	and.b32  	%r364, %r362, 2;
	setp.eq.s32 	%p86, %r364, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p86;
	add.s32 	%r365, %r362, 1;
	and.b32  	%r366, %r365, 2;
	setp.eq.s32 	%p87, %r366, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p87;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p88, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p88;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p89, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p89;
$L__BB0_43:                             // %L565
	and.b32  	%r26, %r145, 3;
	setp.eq.s32 	%p90, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p90 bra 	$L__BB0_59;
// %bb.44:                              // %L603
	mul.lo.s32 	%r373, %r158, %r26;
	cvt.u16.u32 	%rs9, %r373;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p91, %f744, 0f40000000;
	@%p91 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p92, %f744, 0f4B800000;
	@%p92 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r374, %r28, 8388607;
	or.b32  	%r3012, %r374, 1065353216;
	mov.b32 	%f743, %r3012;
	add.s32 	%r375, %r28, -1073741824;
	and.b32  	%r3013, %r375, -8388608;
	setp.eq.s32 	%p98, %r3013, 0;
	@%p98 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r376, %r3013, 192937984;
	add.s32 	%r377, %r3012, %r376;
	mov.b32 	%f376, %r377;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3013, %r3013, %r376;
	mov.b32 	%r3012, %f743;
	setp.ne.s32 	%p99, %r3013, 0;
	setp.ne.s32 	%p100, %r3012, 0;
	and.pred  	%p101, %p99, %p100;
	@%p101 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p102, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p102;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p93, %r27, 1073741824;
	@%p93 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p94, %r27, -2147483647;
	@%p94 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p97, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p97;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p95, %f42, 0f40800000;
	@%p95 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p96, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p96;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p103, %f385, 0f7F800000;
	@%p103 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r378, %f39;
	and.b32  	%r379, %r378, -2147483648;
	mov.b32 	%r380, %f744;
	or.b32  	%r381, %r379, %r380;
	mov.b32 	%f744, %r381;
$L__BB0_58:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r382, %f386;
	and.b32  	%r383, %r382, -2147483648;
	or.b32  	%r384, %r383, 1056964608;
	mov.b32 	%f387, %r384;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p104, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p104;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p105, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p105;
	cvt.rzi.s32.f32 	%r385, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r386, %r385, 1;
	setp.eq.b32 	%p106, %r386, 1;
	selp.f32 	%f405, %f403, %f404, %p106;
	selp.f32 	%f406, %f404, %f403, %p106;
	and.b32  	%r387, %r385, 2;
	setp.eq.s32 	%p107, %r387, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p107;
	add.s32 	%r388, %r385, 1;
	and.b32  	%r389, %r388, 2;
	setp.eq.s32 	%p108, %r389, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p108;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p109, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p109;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p110, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p110;
$L__BB0_59:                             // %L637
	or.pred  	%p113, %p69, %p90;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p113 bra 	$L__BB0_75;
// %bb.60:                              // %L645
	mul.lo.s32 	%r390, %r159, %r26;
	mul.hi.u32 	%r391, %r390, -1431655765;
	shr.u32 	%r392, %r391, 1;
	mul.lo.s32 	%r393, %r392, 3;
	sub.s32 	%r394, %r390, %r393;
	cvt.rn.f32.s32 	%f417, %r394;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p114, %f750, 0f40000000;
	@%p114 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p115, %f750, 0f4B800000;
	@%p115 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r395, %r36, 8388607;
	or.b32  	%r3014, %r395, 1065353216;
	mov.b32 	%f749, %r3014;
	add.s32 	%r396, %r36, -1073741824;
	and.b32  	%r3015, %r396, -8388608;
	setp.eq.s32 	%p121, %r3015, 0;
	@%p121 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r397, %r3015, 192937984;
	add.s32 	%r398, %r3014, %r397;
	mov.b32 	%f429, %r398;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3015, %r3015, %r397;
	mov.b32 	%r3014, %f749;
	setp.ne.s32 	%p122, %r3015, 0;
	setp.ne.s32 	%p123, %r3014, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p125, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p116, %r35, 1073741824;
	@%p116 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p117, %r35, -2147483647;
	@%p117 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p120, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p120;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p118, %f63, 0f40800000;
	@%p118 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p119, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p119;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p126, %f438, 0f7F800000;
	@%p126 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r399, %f60;
	and.b32  	%r400, %r399, -2147483648;
	mov.b32 	%r401, %f750;
	or.b32  	%r402, %r400, %r401;
	mov.b32 	%f750, %r402;
$L__BB0_74:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r403, %f439;
	and.b32  	%r404, %r403, -2147483648;
	or.b32  	%r405, %r404, 1056964608;
	mov.b32 	%f440, %r405;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p127, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p127;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p128, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p128;
	cvt.rzi.s32.f32 	%r406, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r407, %r406, 1;
	setp.eq.b32 	%p129, %r407, 1;
	selp.f32 	%f458, %f456, %f457, %p129;
	selp.f32 	%f459, %f457, %f456, %p129;
	and.b32  	%r408, %r406, 2;
	setp.eq.s32 	%p130, %r408, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p130;
	add.s32 	%r409, %r406, 1;
	and.b32  	%r410, %r409, 2;
	setp.eq.s32 	%p131, %r410, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p131;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p132, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p132;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p133, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p133;
$L__BB0_75:                             // %L679
	and.b32  	%r43, %r292, 2;
	setp.eq.s32 	%p134, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p134 bra 	$L__BB0_77;
// %bb.76:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L690
	@%p29 bra 	$L__BB0_197;
// %bb.78:
	@%p316 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_79;
$L__BB0_193:
	mov.b32 	%r161, %f788;
	and.b32  	%r417, %r161, 8388607;
	or.b32  	%r3060, %r417, 1065353216;
	mov.b32 	%f787, %r3060;
	add.s32 	%r418, %r161, -1073741824;
	and.b32  	%r3061, %r418, -8388608;
	setp.eq.s32 	%p142, %r3061, 0;
	@%p142 bra 	$L__BB0_196;
// %bb.194:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_195:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r419, %r3061, 192937984;
	add.s32 	%r420, %r3060, %r419;
	mov.b32 	%f479, %r420;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3061, %r3061, %r419;
	mov.b32 	%r3060, %f787;
	setp.ne.s32 	%p143, %r3061, 0;
	setp.ne.s32 	%p144, %r3060, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_195;
$L__BB0_196:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p146, %r161, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_197;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r160, %f189;
	setp.lt.u32 	%p137, %r160, 1073741824;
	@%p137 bra 	$L__BB0_192;
// %bb.80:
	setp.lt.u32 	%p138, %r160, -2147483647;
	@%p138 bra 	$L__BB0_190;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p141, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p141;
	bra.uni 	$L__BB0_192;
$L__BB0_190:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p139, %f189, 0f40800000;
	@%p139 bra 	$L__BB0_192;
// %bb.191:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p140, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p140;
$L__BB0_192:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_197:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p147, %f488, 0f7F800000;
	@%p147 bra 	$L__BB0_199;
// %bb.198:
	mov.b32 	%r421, %f788;
	or.b32  	%r422, %r154, %r421;
	mov.b32 	%f788, %r422;
$L__BB0_199:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p155, %f760, 0f40000000;
	@%p155 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p156, %f760, 0f4B800000;
	@%p156 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r437, %r47, 8388607;
	or.b32  	%r3016, %r437, 1065353216;
	mov.b32 	%f759, %r3016;
	add.s32 	%r438, %r47, -1073741824;
	and.b32  	%r3017, %r438, -8388608;
	setp.eq.s32 	%p162, %r3017, 0;
	@%p162 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r439, %r3017, 192937984;
	add.s32 	%r440, %r3016, %r439;
	mov.b32 	%f532, %r440;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3017, %r3017, %r439;
	mov.b32 	%r3016, %f759;
	setp.ne.s32 	%p163, %r3017, 0;
	setp.ne.s32 	%p164, %r3016, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p166, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p157, %r46, 1073741824;
	@%p157 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p158, %r46, -2147483647;
	@%p158 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p161;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p160;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p167, %f541, 0f7F800000;
	@%p167 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r441, %f203;
	and.b32  	%r442, %r441, -2147483648;
	mov.b32 	%r443, %f760;
	or.b32  	%r444, %r442, %r443;
	mov.b32 	%f760, %r444;
$L__BB0_95:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r145;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p175, %f764, 0f40000000;
	@%p175 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p176, %f764, 0f4B800000;
	@%p176 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r453, %r55, 8388607;
	or.b32  	%r3018, %r453, 1065353216;
	mov.b32 	%f763, %r3018;
	add.s32 	%r454, %r55, -1073741824;
	and.b32  	%r3019, %r454, -8388608;
	setp.eq.s32 	%p182, %r3019, 0;
	@%p182 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r455, %r3019, 192937984;
	add.s32 	%r456, %r3018, %r455;
	mov.b32 	%f584, %r456;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3019, %r3019, %r455;
	mov.b32 	%r3018, %f763;
	setp.ne.s32 	%p183, %r3019, 0;
	setp.ne.s32 	%p184, %r3018, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p186, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p177, %r54, 1073741824;
	@%p177 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p178, %r54, -2147483647;
	@%p178 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p181, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p181;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p179, %f107, 0f40800000;
	@%p179 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p180, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p180;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p187, %f593, 0f7F800000;
	@%p187 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r457, %f104;
	and.b32  	%r458, %r457, -2147483648;
	mov.b32 	%r459, %f764;
	or.b32  	%r460, %r458, %r459;
	mov.b32 	%f764, %r460;
$L__BB0_109:                            // %__nv_fmodf.exit2180
	and.b32  	%r65, %r292, 1;
	shr.u32 	%r66, %r292, 4;
	setp.ne.s32 	%p195, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p195 bra 	$L__BB0_125;
// %bb.110:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p196, %f768, 0f40000000;
	@%p196 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p197, %f768, 0f4B800000;
	@%p197 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r475, %r68, 8388607;
	or.b32  	%r3020, %r475, 1065353216;
	mov.b32 	%f767, %r3020;
	add.s32 	%r476, %r68, -1073741824;
	and.b32  	%r3021, %r476, -8388608;
	setp.eq.s32 	%p203, %r3021, 0;
	@%p203 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r477, %r3021, 192937984;
	add.s32 	%r478, %r3020, %r477;
	mov.b32 	%f638, %r478;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3021, %r3021, %r477;
	mov.b32 	%r3020, %f767;
	setp.ne.s32 	%p204, %r3021, 0;
	setp.ne.s32 	%p205, %r3020, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p207, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p198, %r67, 1073741824;
	@%p198 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p199, %r67, -2147483647;
	@%p199 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p202, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p202;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p200, %f124, 0f40800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p201, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p201;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p208, %f647, 0f7F800000;
	@%p208 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r479, %f121;
	and.b32  	%r480, %r479, -2147483648;
	mov.b32 	%r481, %f768;
	or.b32  	%r482, %r480, %r481;
	mov.b32 	%f768, %r482;
$L__BB0_124:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r483, %f648;
	and.b32  	%r484, %r483, -2147483648;
	or.b32  	%r485, %r484, 1056964608;
	mov.b32 	%f649, %r485;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p209, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p209;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p210, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p210;
	cvt.rzi.s32.f32 	%r486, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r487, %r486, 1;
	setp.eq.b32 	%p211, %r487, 1;
	selp.f32 	%f667, %f665, %f666, %p211;
	selp.f32 	%f668, %f666, %f665, %p211;
	and.b32  	%r488, %r486, 2;
	setp.eq.s32 	%p212, %r488, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p212;
	add.s32 	%r489, %r486, 1;
	and.b32  	%r490, %r489, 2;
	setp.eq.s32 	%p213, %r490, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p213;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p214, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p214;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p215, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p215;
$L__BB0_125:                            // %L934
	and.b32  	%r64, %r145, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p195 bra 	$L__BB0_141;
// %bb.126:                             // %L937
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p217, %f774, 0f40000000;
	@%p217 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p218, %f774, 0f4B800000;
	@%p218 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r491, %r76, 8388607;
	or.b32  	%r3022, %r491, 1065353216;
	mov.b32 	%f773, %r3022;
	add.s32 	%r492, %r76, -1073741824;
	and.b32  	%r3023, %r492, -8388608;
	setp.eq.s32 	%p224, %r3023, 0;
	@%p224 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r493, %r3023, 192937984;
	add.s32 	%r494, %r3022, %r493;
	mov.b32 	%f691, %r494;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3023, %r3023, %r493;
	mov.b32 	%r3022, %f773;
	setp.ne.s32 	%p225, %r3023, 0;
	setp.ne.s32 	%p226, %r3022, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p228, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p219, %r75, 1073741824;
	@%p219 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p220, %r75, -2147483647;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p223, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p223;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p221, %f145, 0f40800000;
	@%p221 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p222, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p222;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p229, %f700, 0f7F800000;
	@%p229 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r495, %f142;
	and.b32  	%r496, %r495, -2147483648;
	mov.b32 	%r497, %f774;
	or.b32  	%r498, %r496, %r497;
	mov.b32 	%f774, %r498;
$L__BB0_140:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r499, %f701;
	and.b32  	%r500, %r499, -2147483648;
	or.b32  	%r501, %r500, 1056964608;
	mov.b32 	%f702, %r501;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p230, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p230;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p231, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p231;
	cvt.rzi.s32.f32 	%r502, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r503, %r502, 1;
	setp.eq.b32 	%p232, %r503, 1;
	selp.f32 	%f720, %f718, %f719, %p232;
	selp.f32 	%f721, %f719, %f718, %p232;
	and.b32  	%r504, %r502, 2;
	setp.eq.s32 	%p233, %r504, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p233;
	add.s32 	%r505, %r502, 1;
	and.b32  	%r506, %r505, 2;
	setp.eq.s32 	%p234, %r506, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p234;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p235, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p235;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p236, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p236;
$L__BB0_141:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p134 bra 	$L__BB0_143;
// %bb.142:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L982
	setp.gt.u32 	%p238, %r292, 15;
	mov.u32 	%r170, 999999999;
	@%p238 bra 	$L__BB0_201;
// %bb.144:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r514, %r292, 6, %r3;
	cvt.u16.u32 	%rs15, %r514;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r515, %rs20;
	and.b32  	%r516, %r515, 255;
	mul.wide.u32 	%rd21, %r516, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r517, [%rd22];
	shl.b32 	%r518, %r517, 16;
	cvt.s32.s16 	%r85, %r517;
	shr.s32 	%r86, %r517, 16;
	or.b32  	%r519, %r518, 65535;
	setp.lt.u32 	%p239, %r519, 589823;
	setp.lt.u32 	%p240, %r517, 786432;
	and.pred  	%p241, %p239, %p240;
	@%p241 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_145;
$L__BB0_200:                            // %L1254
	mul.lo.s32 	%r523, %r86, 290;
	mad.lo.s32 	%r170, %r85, 33, %r523;
$L__BB0_201:                            // %pass543
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r321, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r322, %r321, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r429, %f489;
	or.b32  	%r323, %r322, 1056964608;
	mov.b32 	%r338, %f282;
	and.b32  	%r430, %r429, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r323;
	and.b32  	%r339, %r338, -2147483648;
	or.b32  	%r431, %r430, 1056964608;
	mov.b32 	%r445, %f542;
	mov.b32 	%r467, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r340, %r339, 1056964608;
	mov.b32 	%f490, %r431;
	and.b32  	%r446, %r445, -2147483648;
	and.b32  	%r468, %r467, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p42, %f231, 0f4B000000;
	mov.b32 	%f283, %r340;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r447, %r446, 1056964608;
	or.b32  	%r469, %r468, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p42;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p43, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p148, %f493, 0f4B000000;
	mov.b32 	%f543, %r447;
	mov.b32 	%f596, %r469;
	selp.f32 	%f234, %f233, %f232, %p43;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p62, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p148;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p149, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p62;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p63, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p149;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p168, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p188, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p63;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p168;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p169, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p188;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p189, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p169;
	selp.f32 	%f602, %f601, %f600, %p189;
	cvt.rzi.s32.f32 	%r324, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r325, %r324, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r432, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p44, %r325, 1;
	cvt.rzi.s32.f32 	%r341, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r433, %r432, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p44;
	and.b32  	%r326, %r324, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r342, %r341, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p150, %r433, 1;
	cvt.rzi.s32.f32 	%r448, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r470, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p45, %r326, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r327, %r324, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p64, %r342, 1;
	selp.f32 	%f508, %f506, %f507, %p150;
	and.b32  	%r434, %r432, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r449, %r448, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r471, %r470, 1;
	selp.f32 	%f247, %f245, %f244, %p44;
	selp.f32 	%f249, %f246, %f248, %p45;
	and.b32  	%r328, %r327, 2;
	setp.eq.f32 	%p47, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p64;
	and.b32  	%r343, %r341, 2;
	setp.eq.s32 	%p151, %r434, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r435, %r432, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p170, %r449, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p190, %r471, 1;
	setp.eq.s32 	%p46, %r328, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p47;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p65, %r343, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r344, %r341, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p150;
	selp.f32 	%f511, %f508, %f510, %p151;
	and.b32  	%r436, %r435, 2;
	setp.eq.f32 	%p153, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p170;
	and.b32  	%r450, %r448, 2;
	selp.f32 	%f614, %f612, %f613, %p190;
	and.b32  	%r472, %r470, 2;
	selp.f32 	%f252, %f247, %f251, %p46;
	setp.gt.f32 	%p48, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p64;
	selp.f32 	%f304, %f301, %f303, %p65;
	and.b32  	%r345, %r344, 2;
	setp.eq.f32 	%p67, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p152, %r436, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p153;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p171, %r450, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r451, %r448, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p191, %r472, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r473, %r470, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p48;
	setp.eq.s32 	%p66, %r345, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p67;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p152;
	setp.gt.f32 	%p154, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p170;
	selp.f32 	%f564, %f561, %f563, %p171;
	and.b32  	%r452, %r451, 2;
	setp.eq.f32 	%p173, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p190;
	selp.f32 	%f617, %f614, %f616, %p191;
	and.b32  	%r474, %r473, 2;
	setp.eq.f32 	%p193, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r317, %f258;
	mov.b32 	%r320, %f255;
	selp.f32 	%f306, %f302, %f305, %p66;
	setp.gt.f32 	%p68, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p154;
	setp.eq.s32 	%p172, %r452, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p173;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p192, %r474, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p193;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r316, %r320, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p68;
	mov.b32 	%r425, %f520;
	mov.b32 	%r428, %f517;
	selp.f32 	%f567, %f562, %f566, %p172;
	setp.gt.f32 	%p174, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p192;
	setp.gt.f32 	%p194, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r315, %r317, %r316;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r317;
	// end inline asm
	mov.b32 	%r368, %f17;
	mov.b32 	%r369, %f37;
	mov.b32 	%r371, %f16;
	mov.b32 	%r372, %f38;
	mov.b32 	%r412, %f83;
	mov.b32 	%r413, %f85;
	mov.b32 	%r415, %f755;
	mov.b32 	%r416, %f757;
	xor.b32  	%r424, %r428, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p174;
	selp.f32 	%f625, %f624, %f619, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r367, %r369, %r368;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r370, %r372, %r371;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r423, %r425, %r424;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r425;
	// end inline asm
	mov.b32 	%r463, %f625;
	mov.b32 	%r462, %f103;
	mov.b32 	%r466, %f622;
	mov.b32 	%r465, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r461, %r463, %r462;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r464, %r466, %r465;
	// end inline asm
	mov.b32 	%r508, %f165;
	mov.b32 	%r509, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r507, %r509, %r508;
	// end inline asm
	mov.b32 	%r511, %f779;
	mov.b32 	%r512, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r510, %r512, %r511;
	// end inline asm
	shl.b32 	%r525, %r3, 1;
	and.b32  	%r526, %r525, 2;
	shr.u32 	%r527, %r292, 3;
	bfe.u32 	%r528, %r292, 3, 1;
	or.b32  	%r529, %r526, %r528;
	and.b32  	%r530, %r527, 2;
	or.b32  	%r171, %r530, %r64;
	cvt.u16.u32 	%rs23, %r171;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r531, %rs27;
	and.b32  	%r532, %r531, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r533, %rs28, 8;
	mul.lo.s32 	%r534, %r144, 24;
	add.s32 	%r535, %r534, %r2;
	or.b32  	%r536, %r535, %r529;
	add.s32 	%r537, %r536, %r533;
	mul.wide.u32 	%rd28, %r537, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r172, [%rd29];
	cvt.u64.u32 	%rd30, %r533;
	cvt.u64.u32 	%rd31, %r529;
	cvt.u64.u32 	%rd32, %r534;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd34, %rd33, %rd32;
	add.s64 	%rd35, %rd34, %rd31;
	add.s64 	%rd36, %rd35, %rd30;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.u32 	%r173, [%rd38+16];
	ld.global.u32 	%r174, [%rd38+384];
	ld.global.u32 	%r175, [%rd38+400];
	shl.b32 	%r538, %r283, 15;
	shl.b32 	%r539, %r287, 5;
	add.s32 	%r176, %r539, %r538;
	shl.b32 	%r540, %r292, 2;
	and.b32  	%r177, %r540, 16;
	shl.b32 	%r541, %r3, 2;
	or.b32  	%r178, %r541, %r527;
	and.b32  	%r179, %r540, 12;
	shl.b32 	%r180, %r1, 5;
	and.b32  	%r181, %r292, 4;
	and.b32  	%r542, %r157, 8;
	shl.b32 	%r543, %r292, 4;
	or.b32  	%r544, %r542, %r543;
	bfe.u32 	%r545, %r544, 3, 3;
	mul.lo.s32 	%r182, %r545, 260;
	cvt.u16.u32 	%rs29, %r292;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r546, %rs34;
	and.b32  	%r183, %r546, 255;
	add.s32 	%r547, %r4, 192;
	and.b32  	%r548, %r547, 224;
	add.s32 	%r549, %r3, 6;
	shr.u32 	%r550, %r549, 3;
	mad.lo.s32 	%r184, %r550, 260, %r548;
	add.s32 	%r551, %r4, 128;
	and.b32  	%r552, %r551, 224;
	add.s32 	%r553, %r3, 12;
	shr.u32 	%r554, %r553, 3;
	mad.lo.s32 	%r185, %r554, 260, %r552;
	add.s32 	%r555, %r4, 64;
	and.b32  	%r556, %r555, 224;
	add.s32 	%r557, %r3, 18;
	shr.u32 	%r558, %r557, 3;
	mad.lo.s32 	%r186, %r558, 260, %r556;
	or.b32  	%r187, %r4, 780;
	add.s32 	%r559, %r3, 30;
	shr.u32 	%r560, %r559, 3;
	mad.lo.s32 	%r188, %r560, 260, %r548;
	add.s32 	%r561, %r3, 36;
	shr.u32 	%r562, %r561, 3;
	mad.lo.s32 	%r189, %r562, 260, %r552;
	add.s32 	%r563, %r3, 42;
	shr.u32 	%r564, %r563, 3;
	mad.lo.s32 	%r190, %r564, 260, %r556;
	or.b32  	%r191, %r4, 1560;
	add.s32 	%r565, %r3, 54;
	shr.u32 	%r566, %r565, 3;
	mad.lo.s32 	%r192, %r566, 260, %r548;
	add.s32 	%r567, %r3, 60;
	bfe.u32 	%r568, %r567, 3, 3;
	mad.lo.s32 	%r193, %r568, 260, %r552;
	shr.u32 	%r569, %r3, 1;
	cvt.u16.u32 	%rs35, %r569;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r570, %rs40;
	and.b32  	%r194, %r570, 255;
	mul.lo.s32 	%r571, %r144, 870;
	mad.lo.s32 	%r572, %r529, 33, %r571;
	mad.lo.s32 	%r195, %r532, 290, %r572;
	add.s32 	%r196, %r195, 132;
	setp.lt.u32 	%p242, %r292, 4;
	setp.eq.s32 	%p243, %r145, 1;
	setp.eq.s32 	%p244, %r145, 4;
	setp.eq.s32 	%p245, %r145, 5;
	bfe.s32 	%r573, %r292, 3, 1;
	and.b32  	%r574, %r573, 1576;
	mul.lo.s32 	%r575, %r66, 784;
	and.b32  	%r576, %r3, 1;
	neg.s32 	%r577, %r576;
	and.b32  	%r578, %r577, 392;
	shr.u32 	%r579, %r3, 2;
	bfe.s32 	%r580, %r3, 1, 1;
	and.b32  	%r581, %r580, 196;
	and.b32  	%r582, %r157, 6;
	or.b32  	%r583, %r64, %r575;
	mad.lo.s32 	%r584, %r579, 98, %r583;
	add.s32 	%r585, %r584, %r582;
	add.s32 	%r586, %r585, %r574;
	add.s32 	%r587, %r586, %r578;
	add.s32 	%r197, %r587, %r581;
	add.s32 	%r198, %r197, 8;
	mul.lo.s32 	%r588, %r285, 786432;
	mad.lo.s32 	%r589, %r289, 192, %r588;
	cvt.u16.u32 	%rs41, %r178;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r590, %rs47;
	and.b32  	%r591, %r590, 248;
	and.b32  	%r592, %r292, 7;
	or.b32  	%r593, %r592, %r2;
	add.s32 	%r199, %r593, %r591;
	cvt.s64.s32 	%rd7, %r589;
	add.s32 	%r594, %r195, %r194;
	mul.wide.u32 	%rd39, %r594, 4;
	mov.u64 	%rd40, shmem;
	add.s64 	%rd8, %rd40, %rd39;
	add.s32 	%r595, %r196, %r194;
	mul.wide.u32 	%rd41, %r595, 4;
	add.s64 	%rd9, %rd40, %rd41;
	cvt.u64.u32 	%rd42, %r195;
	cvt.u64.u16 	%rd43, %rs40;
	and.b64  	%rd44, %rd43, 255;
	add.s64 	%rd45, %rd42, %rd44;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd10, %rd40, %rd46;
	cvt.u64.u32 	%rd47, %r196;
	add.s64 	%rd48, %rd47, %rd44;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd11, %rd40, %rd49;
	or.pred  	%p246, %p242, %p243;
	and.b32  	%r596, %r292, 24;
	setp.eq.s32 	%p247, %r596, 8;
	or.pred  	%p248, %p246, %p247;
	or.pred  	%p249, %p248, %p244;
	setp.eq.s32 	%p250, %r596, 24;
	or.pred  	%p251, %p245, %p250;
	selp.b32 	%r200, 1145324612, -286331154, %p248;
	or.pred  	%p1, %p249, %p251;
	selp.b32 	%r201, 1145324612, -286331154, %p246;
	add.s32 	%r597, %r145, -1;
	setp.lt.u32 	%p252, %r597, 3;
	or.pred  	%p2, %p242, %p252;
	setp.eq.s32 	%p253, %r596, 16;
	or.pred  	%p3, %p253, %p250;
	selp.b32 	%r202, 1145324612, -286331154, %p253;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 24;
	selp.b32 	%r252, %r201, %r202, %p2;
	or.pred  	%p284, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_202;
$L__BB0_173:                            // %L24403
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r143, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p315, %r88, 1968;
	mov.u32 	%r88, %r143;
	@%p315 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_174;
$L__BB0_202:                            // %L1935
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_167 Depth 2
	add.s32 	%r598, %r88, %r283;
	setp.lt.s32 	%p254, %r598, %r284;
	@%p254 bra 	$L__BB0_203;
	bra.uni 	$L__BB0_174;
$L__BB0_203:                            // %oksrem892
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p255, %r181, 0;
	mul.hi.u32 	%r695, %r88, -1431655765;
	shr.u32 	%r696, %r695, 5;
	mul.lo.s32 	%r203, %r696, 48;
	add.s32 	%r697, %r203, %r178;
	cvt.u16.u32 	%rs48, %r697;
	shr.s16 	%rs49, %rs48, 15;
	shr.u16 	%rs50, %rs49, 5;
	add.s16 	%rs51, %rs48, %rs50;
	and.b16  	%rs52, %rs51, -2048;
	sub.s16 	%rs53, %rs48, %rs52;
	cvt.s32.s16 	%r698, %rs53;
	shl.b32 	%r699, %r698, 15;
	or.b32  	%r700, %r699, %r177;
	or.b32  	%r701, %r700, %r179;
	or.b32  	%r702, %r701, %r180;
	add.s32 	%r703, %r176, %r702;
	shr.s32 	%r704, %r703, 31;
	shr.u32 	%r705, %r704, 6;
	add.s32 	%r706, %r703, %r705;
	shr.s32 	%r707, %r706, 26;
	setp.lt.s32 	%p256, %r703, 0;
	and.b32  	%r708, %r706, -67108864;
	setp.ne.s32 	%p257, %r708, %r703;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r709, 1, 0, %p258;
	sub.s32 	%r710, %r709, %r707;
	shl.b32 	%r711, %r710, 26;
	add.s32 	%r712, %r711, %r703;
	mul.wide.s32 	%rd50, %r712, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r713, %r714, %r715, %r716}, [%rd51];
	add.s16 	%rs54, %rs48, 24;
	shr.s16 	%rs55, %rs54, 15;
	shr.u16 	%rs56, %rs55, 5;
	add.s16 	%rs57, %rs54, %rs56;
	and.b16  	%rs58, %rs57, -2048;
	sub.s16 	%rs59, %rs54, %rs58;
	cvt.s32.s16 	%r717, %rs59;
	shl.b32 	%r718, %r717, 15;
	or.b32  	%r719, %r718, %r177;
	or.b32  	%r720, %r719, %r179;
	or.b32  	%r721, %r720, %r180;
	add.s32 	%r722, %r176, %r721;
	shr.s32 	%r723, %r722, 31;
	shr.u32 	%r724, %r723, 6;
	add.s32 	%r725, %r722, %r724;
	shr.s32 	%r726, %r725, 26;
	setp.lt.s32 	%p259, %r722, 0;
	and.b32  	%r727, %r725, -67108864;
	setp.ne.s32 	%p260, %r727, %r722;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r728, 1, 0, %p261;
	sub.s32 	%r729, %r728, %r726;
	shl.b32 	%r730, %r729, 26;
	add.s32 	%r731, %r730, %r722;
	mul.wide.s32 	%rd52, %r731, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r732, %r733, %r734, %r735}, [%rd53];
	selp.b32 	%r736, %r715, %r713, %p255;
	shfl.sync.bfly.b32	%r737, %r736, 4, 31, -1;
	selp.b32 	%r601, %r713, %r737, %p255;
	selp.b32 	%r606, %r737, %r715, %p255;
	selp.b32 	%r738, %r716, %r714, %p255;
	shfl.sync.bfly.b32	%r739, %r738, 4, 31, -1;
	selp.b32 	%r609, %r714, %r739, %p255;
	selp.b32 	%r614, %r739, %r716, %p255;
	selp.b32 	%r740, %r734, %r732, %p255;
	shfl.sync.bfly.b32	%r741, %r740, 4, 31, -1;
	selp.b32 	%r617, %r732, %r741, %p255;
	selp.b32 	%r622, %r741, %r734, %p255;
	selp.b32 	%r742, %r735, %r733, %p255;
	shfl.sync.bfly.b32	%r743, %r742, 4, 31, -1;
	selp.b32 	%r625, %r733, %r743, %p255;
	selp.b32 	%r630, %r743, %r735, %p255;
	shl.b32 	%r602, %r606, 4;
	mov.u32 	%r600, 252645135;
	// begin inline asm
	lop3.b32 %r632, %r600, %r601, %r602, 202;
	// end inline asm
	shr.u32 	%r605, %r601, 4;
	// begin inline asm
	lop3.b32 %r648, %r600, %r605, %r606, 202;
	// end inline asm
	shl.b32 	%r610, %r614, 4;
	// begin inline asm
	lop3.b32 %r640, %r600, %r609, %r610, 202;
	// end inline asm
	shr.u32 	%r613, %r609, 4;
	// begin inline asm
	lop3.b32 %r656, %r600, %r613, %r614, 202;
	// end inline asm
	shl.b32 	%r618, %r622, 4;
	// begin inline asm
	lop3.b32 %r633, %r600, %r617, %r618, 202;
	// end inline asm
	shr.u32 	%r621, %r617, 4;
	// begin inline asm
	lop3.b32 %r649, %r600, %r621, %r622, 202;
	// end inline asm
	shl.b32 	%r626, %r630, 4;
	// begin inline asm
	lop3.b32 %r641, %r600, %r625, %r626, 202;
	// end inline asm
	shr.u32 	%r629, %r625, 4;
	// begin inline asm
	lop3.b32 %r657, %r600, %r629, %r630, 202;
	// end inline asm
	mov.u32 	%r634, 25152;
	// begin inline asm
	prmt.b32 %r664, %r632, %r633, %r634;
	// end inline asm
	mov.u32 	%r638, 29521;
	// begin inline asm
	prmt.b32 %r680, %r632, %r633, %r638;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r640, %r641, %r634;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r640, %r641, %r638;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r648, %r649, %r634;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r648, %r649, %r638;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r656, %r657, %r634;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r656, %r657, %r638;
	// end inline asm
	mov.u32 	%r666, 21520;
	// begin inline asm
	prmt.b32 %r663, %r664, %r665, %r666;
	// end inline asm
	mov.u32 	%r670, 30258;
	// begin inline asm
	prmt.b32 %r667, %r664, %r665, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r672, %r673, %r666;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r672, %r673, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r679, %r680, %r681, %r666;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r680, %r681, %r670;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r688, %r689, %r666;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r688, %r689, %r670;
	// end inline asm
	mul.hi.s16 	%rs60, %rs48, 10923;
	shr.u16 	%rs61, %rs60, 15;
	shr.s16 	%rs62, %rs60, 2;
	add.s16 	%rs63, %rs62, %rs61;
	mul.lo.s16 	%rs64, %rs63, 24;
	sub.s16 	%rs65, %rs48, %rs64;
	cvt.s32.s16 	%r744, %rs65;
	add.s32 	%r745, %r182, %r744;
	mul.wide.s32 	%rd54, %r745, 4;
	add.s64 	%rd56, %rd40, %rd54;
	st.shared.u32 	[%rd56], %r663;
	add.s32 	%r746, %r745, 128;
	mul.wide.u32 	%rd57, %r746, 4;
	add.s64 	%rd58, %rd40, %rd57;
	st.shared.u32 	[%rd58], %r671;
	add.s32 	%r747, %r745, 64;
	mul.wide.u32 	%rd59, %r747, 4;
	add.s64 	%rd60, %rd40, %rd59;
	st.shared.u32 	[%rd60], %r667;
	add.s32 	%r748, %r745, 192;
	mul.wide.u32 	%rd61, %r748, 4;
	add.s64 	%rd62, %rd40, %rd61;
	st.shared.u32 	[%rd62], %r675;
	add.s32 	%r749, %r745, 32;
	mul.wide.u32 	%rd63, %r749, 4;
	add.s64 	%rd64, %rd40, %rd63;
	st.shared.u32 	[%rd64], %r679;
	add.s32 	%r750, %r745, 160;
	mul.wide.u32 	%rd65, %r750, 4;
	add.s64 	%rd66, %rd40, %rd65;
	st.shared.u32 	[%rd66], %r687;
	add.s32 	%r751, %r745, 96;
	mul.wide.u32 	%rd67, %r751, 4;
	add.s64 	%rd68, %rd40, %rd67;
	st.shared.u32 	[%rd68], %r683;
	add.s32 	%r752, %r745, 224;
	mul.wide.u32 	%rd69, %r752, 4;
	add.s64 	%rd70, %rd40, %rd69;
	st.shared.u32 	[%rd70], %r691;
	bar.sync 	0;
	add.s32 	%r753, %r203, %r183;
	cvt.u16.u32 	%rs66, %r753;
	mul.hi.s16 	%rs67, %rs66, 10923;
	shr.u16 	%rs68, %rs67, 15;
	shr.s16 	%rs69, %rs67, 2;
	add.s16 	%rs70, %rs69, %rs68;
	mul.lo.s16 	%rs71, %rs70, 24;
	sub.s16 	%rs72, %rs66, %rs71;
	cvt.s32.s16 	%r204, %rs72;
	add.s32 	%r754, %r4, %r204;
	mul.wide.s32 	%rd71, %r754, 4;
	add.s64 	%rd72, %rd40, %rd71;
	ld.shared.u32 	%r205, [%rd72];
	add.s32 	%r755, %r184, %r204;
	mul.wide.s32 	%rd73, %r755, 4;
	add.s64 	%rd74, %rd40, %rd73;
	ld.shared.u32 	%r206, [%rd74];
	add.s32 	%r756, %r185, %r204;
	mul.wide.u32 	%rd75, %r756, 4;
	add.s64 	%rd76, %rd40, %rd75;
	ld.shared.u32 	%r207, [%rd76];
	add.s32 	%r757, %r186, %r204;
	mul.wide.u32 	%rd77, %r757, 4;
	add.s64 	%rd78, %rd40, %rd77;
	ld.shared.u32 	%r208, [%rd78];
	add.s32 	%r758, %r187, %r204;
	mul.wide.u32 	%rd79, %r758, 4;
	add.s64 	%rd80, %rd40, %rd79;
	ld.shared.u32 	%r209, [%rd80];
	add.s32 	%r759, %r188, %r204;
	mul.wide.u32 	%rd81, %r759, 4;
	add.s64 	%rd82, %rd40, %rd81;
	ld.shared.u32 	%r210, [%rd82];
	add.s32 	%r760, %r189, %r204;
	mul.wide.u32 	%rd83, %r760, 4;
	add.s64 	%rd84, %rd40, %rd83;
	ld.shared.u32 	%r211, [%rd84];
	add.s32 	%r761, %r190, %r204;
	mul.wide.u32 	%rd85, %r761, 4;
	add.s64 	%rd86, %rd40, %rd85;
	ld.shared.u32 	%r212, [%rd86];
	add.s32 	%r762, %r191, %r204;
	mul.wide.u32 	%rd87, %r762, 4;
	add.s64 	%rd88, %rd40, %rd87;
	ld.shared.u32 	%r213, [%rd88];
	add.s32 	%r763, %r192, %r204;
	mul.wide.u32 	%rd89, %r763, 4;
	add.s64 	%rd90, %rd40, %rd89;
	ld.shared.u32 	%r214, [%rd90];
	add.s32 	%r764, %r193, %r204;
	mul.wide.s32 	%rd91, %r764, 4;
	add.s64 	%rd92, %rd40, %rd91;
	ld.shared.u32 	%r215, [%rd92];
	bar.sync 	0;
	shfl.sync.idx.b32	%r216, %r170, 0, 31, -1;
	shfl.sync.idx.b32	%r217, %r170, 1, 31, -1;
	shfl.sync.idx.b32	%r218, %r170, 2, 31, -1;
	shfl.sync.idx.b32	%r219, %r170, 3, 31, -1;
	shfl.sync.idx.b32	%r220, %r170, 4, 31, -1;
	shfl.sync.idx.b32	%r221, %r170, 5, 31, -1;
	shfl.sync.idx.b32	%r222, %r170, 6, 31, -1;
	shfl.sync.idx.b32	%r223, %r170, 7, 31, -1;
	shfl.sync.idx.b32	%r224, %r170, 8, 31, -1;
	shfl.sync.idx.b32	%r225, %r170, 9, 31, -1;
	shfl.sync.idx.b32	%r226, %r170, 10, 31, -1;
	shfl.sync.idx.b32	%r227, %r170, 11, 31, -1;
	shfl.sync.idx.b32	%r228, %r170, 12, 31, -1;
	shfl.sync.idx.b32	%r229, %r170, 13, 31, -1;
	shfl.sync.idx.b32	%r230, %r170, 14, 31, -1;
	shfl.sync.idx.b32	%r231, %r170, 15, 31, -1;
	setp.eq.s32 	%p262, %r216, 999999999;
	@%p262 bra 	$L__BB0_146;
// %bb.204:                             // %oksrem2312
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r765, %r216, %r204;
	mul.wide.s32 	%rd93, %r765, 4;
	add.s64 	%rd95, %rd40, %rd93;
	st.shared.u32 	[%rd95], %r205;
	setp.eq.s32 	%p263, %r217, 999999999;
	@%p263 bra 	$L__BB0_147;
// %bb.205:                             // %oksrem2380
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r766, %r217, %r204;
	mul.wide.s32 	%rd96, %r766, 4;
	add.s64 	%rd98, %rd40, %rd96;
	st.shared.u32 	[%rd98], %r206;
	setp.eq.s32 	%p264, %r218, 999999999;
	@%p264 bra 	$L__BB0_148;
// %bb.206:                             // %oksrem2448
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r767, %r218, %r204;
	mul.wide.s32 	%rd99, %r767, 4;
	add.s64 	%rd101, %rd40, %rd99;
	st.shared.u32 	[%rd101], %r207;
	setp.eq.s32 	%p265, %r219, 999999999;
	@%p265 bra 	$L__BB0_149;
// %bb.207:                             // %oksrem2516
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r768, %r219, %r204;
	mul.wide.s32 	%rd102, %r768, 4;
	add.s64 	%rd104, %rd40, %rd102;
	st.shared.u32 	[%rd104], %r208;
	setp.eq.s32 	%p266, %r220, 999999999;
	@%p266 bra 	$L__BB0_150;
// %bb.208:                             // %oksrem2584
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r769, %r220, %r204;
	mul.wide.s32 	%rd105, %r769, 4;
	add.s64 	%rd107, %rd40, %rd105;
	st.shared.u32 	[%rd107], %r209;
	setp.eq.s32 	%p267, %r221, 999999999;
	@%p267 bra 	$L__BB0_151;
// %bb.209:                             // %oksrem2652
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r770, %r221, %r204;
	mul.wide.s32 	%rd108, %r770, 4;
	add.s64 	%rd110, %rd40, %rd108;
	st.shared.u32 	[%rd110], %r210;
	setp.eq.s32 	%p268, %r222, 999999999;
	@%p268 bra 	$L__BB0_152;
// %bb.210:                             // %oksrem2720
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r771, %r222, %r204;
	mul.wide.s32 	%rd111, %r771, 4;
	add.s64 	%rd113, %rd40, %rd111;
	st.shared.u32 	[%rd113], %r211;
	setp.eq.s32 	%p269, %r223, 999999999;
	@%p269 bra 	$L__BB0_153;
// %bb.211:                             // %oksrem2788
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r772, %r223, %r204;
	mul.wide.s32 	%rd114, %r772, 4;
	add.s64 	%rd116, %rd40, %rd114;
	st.shared.u32 	[%rd116], %r212;
	setp.eq.s32 	%p270, %r224, 999999999;
	@%p270 bra 	$L__BB0_154;
// %bb.212:                             // %oksrem2856
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r773, %r224, %r204;
	mul.wide.s32 	%rd117, %r773, 4;
	add.s64 	%rd119, %rd40, %rd117;
	st.shared.u32 	[%rd119], %r213;
	setp.eq.s32 	%p271, %r225, 999999999;
	@%p271 bra 	$L__BB0_155;
// %bb.213:                             // %oksrem2924
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r774, %r225, %r204;
	mul.wide.s32 	%rd120, %r774, 4;
	add.s64 	%rd122, %rd40, %rd120;
	st.shared.u32 	[%rd122], %r214;
	setp.eq.s32 	%p272, %r226, 999999999;
	@%p272 bra 	$L__BB0_156;
// %bb.214:                             // %oksrem2993
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.gt.u32 	%p273, %r3, 3;
	selp.b32 	%r775, 0, %r215, %p273;
	add.s32 	%r776, %r226, %r204;
	mul.wide.s32 	%rd123, %r776, 4;
	add.s64 	%rd125, %rd40, %rd123;
	st.shared.u32 	[%rd125], %r775;
	setp.eq.s32 	%p274, %r227, 999999999;
	@%p274 bra 	$L__BB0_157;
// %bb.215:                             // %oksrem3061
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r777, %r227, %r204;
	mul.wide.s32 	%rd126, %r777, 4;
	add.s64 	%rd128, %rd40, %rd126;
	mov.u32 	%r778, 0;
	st.shared.u32 	[%rd128], %r778;
	setp.eq.s32 	%p275, %r228, 999999999;
	@%p275 bra 	$L__BB0_158;
// %bb.216:                             // %oksrem3128
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r779, %r228, %r204;
	mul.wide.s32 	%rd129, %r779, 4;
	add.s64 	%rd131, %rd40, %rd129;
	st.shared.u32 	[%rd131], %r778;
	setp.eq.s32 	%p276, %r229, 999999999;
	@%p276 bra 	$L__BB0_159;
// %bb.217:                             // %oksrem3195
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r781, %r229, %r204;
	mul.wide.s32 	%rd132, %r781, 4;
	add.s64 	%rd134, %rd40, %rd132;
	st.shared.u32 	[%rd134], %r778;
	setp.eq.s32 	%p277, %r230, 999999999;
	@%p277 bra 	$L__BB0_160;
// %bb.218:                             // %oksrem3262
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r783, %r230, %r204;
	mul.wide.s32 	%rd135, %r783, 4;
	add.s64 	%rd137, %rd40, %rd135;
	st.shared.u32 	[%rd137], %r778;
	setp.eq.s32 	%p278, %r231, 999999999;
	@%p278 bra 	$L__BB0_161;
// %bb.219:                             // %oksrem3329
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p279, %r171, 3;
	add.s32 	%r786, %r231, %r204;
	mul.wide.s32 	%rd138, %r786, 4;
	add.s64 	%rd140, %rd40, %rd138;
	st.shared.u32 	[%rd140], %r778;
	bar.sync 	0;
	mov.u32 	%r92, %r778;
	mov.u32 	%r93, %r778;
	mov.u32 	%r94, %r778;
	mov.u32 	%r95, %r778;
	mov.u32 	%r96, %r778;
	mov.u32 	%r97, %r778;
	mov.u32 	%r98, %r778;
	mov.u32 	%r99, %r778;
	mov.u32 	%r100, %r778;
	mov.u32 	%r101, %r778;
	mov.u32 	%r102, %r778;
	mov.u32 	%r103, %r778;
	mov.u32 	%r104, %r778;
	mov.u32 	%r105, %r778;
	mov.u32 	%r106, %r778;
	mov.u32 	%r107, %r778;
	@%p279 bra 	$L__BB0_162;
// %bb.220:                             // %oksrem3387
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r787, %r203, %r194;
	ld.shared.u32 	%r92, [%rd8];
	ld.shared.u32 	%r93, [%rd9];
	ld.shared.u32 	%r94, [%rd10+12];
	ld.shared.u32 	%r95, [%rd11+12];
	ld.shared.u32 	%r96, [%rd10+24];
	ld.shared.u32 	%r97, [%rd11+24];
	ld.shared.u32 	%r98, [%rd10+36];
	ld.shared.u32 	%r99, [%rd11+36];
	add.s32 	%r788, %r787, 12;
	mul.hi.u32 	%r789, %r788, -1431655765;
	shr.u32 	%r790, %r789, 4;
	mul.lo.s32 	%r791, %r790, 24;
	sub.s32 	%r792, %r788, %r791;
	add.s32 	%r793, %r195, %r792;
	mul.wide.u32 	%rd141, %r793, 4;
	add.s64 	%rd143, %rd40, %rd141;
	ld.shared.u32 	%r100, [%rd143];
	add.s32 	%r794, %r196, %r792;
	mul.wide.u32 	%rd144, %r794, 4;
	add.s64 	%rd145, %rd40, %rd144;
	ld.shared.u32 	%r101, [%rd145];
	ld.shared.u32 	%r102, [%rd10+60];
	ld.shared.u32 	%r103, [%rd11+60];
	cvt.u16.u32 	%rs73, %r787;
	add.s16 	%rs74, %rs73, 18;
	mul.hi.s16 	%rs75, %rs74, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs74, %rs79;
	cvt.s32.s16 	%r795, %rs80;
	add.s32 	%r796, %r195, %r795;
	mul.wide.s32 	%rd146, %r796, 4;
	add.s64 	%rd147, %rd40, %rd146;
	ld.shared.u32 	%r104, [%rd147];
	add.s32 	%r797, %r196, %r795;
	mul.wide.u32 	%rd148, %r797, 4;
	add.s64 	%rd149, %rd40, %rd148;
	ld.shared.u32 	%r105, [%rd149];
	add.s16 	%rs81, %rs73, 21;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r798, %rs87;
	add.s32 	%r799, %r195, %r798;
	mul.wide.s32 	%rd150, %r799, 4;
	add.s64 	%rd151, %rd40, %rd150;
	ld.shared.u32 	%r106, [%rd151];
	add.s32 	%r800, %r196, %r798;
	mul.wide.u32 	%rd152, %r800, 4;
	add.s64 	%rd153, %rd40, %rd152;
	ld.shared.u32 	%r107, [%rd153];
$L__BB0_162:                            // %L10606
                                        //   in Loop: Header=BB0_202 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r778;
	bra.uni 	$L__BB0_163;
$L__BB0_165:                            // %L17495
                                        //   in Loop: Header=BB0_163 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p297, %r111, 24;
	@%p297 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_166;
$L__BB0_163:                            // %L10624
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p280, %r111, 0;
	selp.b32 	%r1194, %r92, 0, %p280;
	setp.eq.s32 	%p281, %r111, 6;
	selp.b32 	%r1195, %r96, %r1194, %p281;
	setp.eq.s32 	%p282, %r111, 12;
	selp.b32 	%r1196, %r100, %r1195, %p282;
	setp.eq.s32 	%p283, %r111, 18;
	selp.b32 	%r1197, %r104, %r1196, %p283;
	selp.b32 	%r1198, %r93, 0, %p280;
	selp.b32 	%r1199, %r97, %r1198, %p281;
	selp.b32 	%r1200, %r101, %r1199, %p282;
	selp.b32 	%r1201, %r105, %r1200, %p283;
	selp.b32 	%r1202, %r94, 0, %p280;
	selp.b32 	%r1203, %r98, %r1202, %p281;
	selp.b32 	%r1204, %r102, %r1203, %p282;
	selp.b32 	%r1205, %r106, %r1204, %p283;
	selp.b32 	%r1206, %r95, 0, %p280;
	selp.b32 	%r1207, %r99, %r1206, %p281;
	selp.b32 	%r1208, %r103, %r1207, %p282;
	selp.b32 	%r1209, %r107, %r1208, %p283;
	mov.u16 	%rs125, 25600;
	// begin inline asm
	mov.b32 %r807, {%rs125, %rs125};
	// end inline asm
	mov.u16 	%rs127, 21504;
	// begin inline asm
	mov.b32 %r818, {%rs127, %rs127};
	// end inline asm
	xor.b32  	%r806, %r1197, -2004318072;
	mov.u32 	%r943, 983055;
	// begin inline asm
	lop3.b32 %r804, %r943, %r806, %r807, 202;
	// end inline asm
	mov.u16 	%rs131, 18432;
	// begin inline asm
	mov.b32 %r808, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r809, %r807, %r808;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r812, %r804, %r809;
	// end inline asm
	mov.u32 	%r954, 15728880;
	// begin inline asm
	lop3.b32 %r815, %r954, %r806, %r818, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r819, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r820, %r818, %r819;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r823, %r815, %r820;
	// end inline asm
	// begin inline asm
	mov.b32 %r853, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r864, {%rs127, %rs127};
	// end inline asm
	xor.b32  	%r852, %r1201, -2004318072;
	// begin inline asm
	lop3.b32 %r850, %r943, %r852, %r853, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r854, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r855, %r853, %r854;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r858, %r850, %r855;
	// end inline asm
	// begin inline asm
	lop3.b32 %r861, %r954, %r852, %r864, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r865, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r866, %r864, %r865;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r869, %r861, %r866;
	// end inline asm
	// begin inline asm
	mov.b32 %r899, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r910, {%rs127, %rs127};
	// end inline asm
	xor.b32  	%r898, %r1205, -2004318072;
	// begin inline asm
	lop3.b32 %r896, %r943, %r898, %r899, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r900, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r901, %r899, %r900;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r904, %r896, %r901;
	// end inline asm
	// begin inline asm
	lop3.b32 %r907, %r954, %r898, %r910, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r911, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r912, %r910, %r911;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r915, %r907, %r912;
	// end inline asm
	// begin inline asm
	mov.b32 %r945, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r956, {%rs127, %rs127};
	// end inline asm
	xor.b32  	%r944, %r1209, -2004318072;
	// begin inline asm
	lop3.b32 %r942, %r943, %r944, %r945, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r946, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r947, %r945, %r946;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r950, %r942, %r947;
	// end inline asm
	// begin inline asm
	lop3.b32 %r953, %r954, %r944, %r956, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r957, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r958, %r956, %r957;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r961, %r953, %r958;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r812;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r986, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r858;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r989, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r823;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r992, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r869;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r995, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r904;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r998, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r950;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1001, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r915;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1004, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r961;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1007, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1010, %r1011}, {%r315, %r318}, {%r986}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1017, %r1018}, {%r315, %r318}, {%r989}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1024, %r1025}, {%r315, %r318}, {%r992}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1031, %r1032}, {%r315, %r318}, {%r995}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1038, %r1039}, {%r315, %r318}, {%r998}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1045, %r1046}, {%r315, %r318}, {%r1001}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1052, %r1053}, {%r315, %r318}, {%r1004}, {%r778, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1059, %r1060}, {%r315, %r318}, {%r1007}, {%r778, %r778};
	// end inline asm
	@%p1 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_164;
$L__BB0_221:                            // %pass4747
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1066, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1068, %r1066, %r1011;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1071, %r367, %r1010, %r1068;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1075, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1077, %r1075, %r1018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1080, %r367, %r1017, %r1077;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1084, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1086, %r1084, %r1025;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1089, %r367, %r1024, %r1086;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1093, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1095, %r1093, %r1032;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1098, %r367, %r1031, %r1095;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1102, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1104, %r1102, %r1039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1107, %r367, %r1038, %r1104;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1111, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1113, %r1111, %r1046;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1116, %r367, %r1045, %r1113;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1120, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1122, %r1120, %r1053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1125, %r367, %r1052, %r1122;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1129, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1131, %r1129, %r1060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1134, %r367, %r1059, %r1131;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1138, %r370, %r1010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1141, %r367, %r1011, %r1138;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1145, %r370, %r1017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1148, %r367, %r1018, %r1145;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1152, %r370, %r1024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1155, %r367, %r1025, %r1152;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1159, %r370, %r1031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1162, %r367, %r1032, %r1159;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1166, %r370, %r1038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1169, %r367, %r1039, %r1166;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1173, %r370, %r1045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1176, %r367, %r1046, %r1173;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1180, %r370, %r1052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1183, %r367, %r1053, %r1180;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1187, %r370, %r1059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1190, %r367, %r1060, %r1187;
	// end inline asm
	mov.u32 	%r1359, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1210, %r1211}, {%r411, %r414}, {%r1071, %r1141}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1219, %r1220}, {%r411, %r414}, {%r1080, %r1148}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1228, %r1229}, {%r411, %r414}, {%r1089, %r1155}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1237, %r1238}, {%r411, %r414}, {%r1098, %r1162}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1246, %r1247}, {%r411, %r414}, {%r1107, %r1169}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1255, %r1256}, {%r411, %r414}, {%r1116, %r1176}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1264, %r1265}, {%r411, %r414}, {%r1125, %r1183}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1273, %r1274}, {%r411, %r414}, {%r1134, %r1190}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs136, %rs3, 10923;
	shr.u16 	%rs137, %rs136, 15;
	add.s16 	%rs138, %rs136, %rs137;
	mul.lo.s16 	%rs139, %rs138, 6;
	sub.s16 	%rs140, %rs3, %rs139;
	mul.wide.s16 	%r1392, %rs140, 16;
	add.s32 	%r1393, %r197, %r1392;
	mul.wide.s32 	%rd156, %r1393, 4;
	add.s64 	%rd158, %rd40, %rd156;
	ld.shared.u32 	%r1350, [%rd158];
	add.s32 	%r1394, %r198, %r1392;
	mul.wide.s32 	%rd159, %r1394, 4;
	add.s64 	%rd160, %rd40, %rd159;
	ld.shared.u32 	%r1357, [%rd160];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1346, %r1347}, {%r423, %r426}, {%r1350}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1353, %r1354}, {%r423, %r426}, {%r1357}, {%r1359, %r1359};
	// end inline asm
	@%p284 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_222;
$L__BB0_223:                            // %pass5243
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1360, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1362, %r1360, %r1347;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1365, %r461, %r1346, %r1362;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1369, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1371, %r1369, %r1354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1374, %r461, %r1353, %r1371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1378, %r464, %r1346;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1381, %r461, %r1347, %r1378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1385, %r464, %r1353;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1388, %r461, %r1354, %r1385;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1414, %r1417}, {%r507, %r510}, {%r1365, %r1381}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1421, %r1425}, {%r507, %r510}, {%r1374, %r1388}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1413, %r1414, %r1414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1416, %r1417, %r1417, %r1413;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1420, %r1421, %r1421, %r1416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1424, %r1425, %r1425, %r1420;
	// end inline asm
	mov.u32 	%r1512, 536879104;
	// begin inline asm
	fma.rn.f16x2 %r1428, %r1512, %r1424, %r110;
	// end inline asm
	add.s32 	%r253, %r88, %r111;
	add.s32 	%r1515, %r253, 1;
	mul.hi.u32 	%r1516, %r1515, -1431655765;
	shr.u32 	%r1517, %r1516, 2;
	mul.lo.s32 	%r1518, %r1517, 6;
	sub.s32 	%r1519, %r1515, %r1518;
	shl.b32 	%r1520, %r1519, 4;
	add.s32 	%r1521, %r197, %r1520;
	mul.wide.u32 	%rd163, %r1521, 4;
	add.s64 	%rd165, %rd40, %rd163;
	ld.shared.u32 	%r1436, [%rd165];
	add.s32 	%r1522, %r198, %r1520;
	mul.wide.u32 	%rd166, %r1522, 4;
	add.s64 	%rd167, %rd40, %rd166;
	ld.shared.u32 	%r1443, [%rd167];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1453, %r1450}, {%r423, %r426}, {%r1436}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1462, %r1459}, {%r423, %r426}, {%r1443}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1446, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1448, %r1446, %r1450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1451, %r461, %r1453, %r1448;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1455, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1457, %r1455, %r1459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1460, %r461, %r1462, %r1457;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1464, %r464, %r1453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1467, %r461, %r1450, %r1464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1471, %r464, %r1462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1474, %r461, %r1459, %r1471;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1497, %r1500}, {%r507, %r510}, {%r1451, %r1467}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1504, %r1508}, {%r507, %r510}, {%r1460, %r1474}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1496, %r1497, %r1497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1499, %r1500, %r1500, %r1496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r1504, %r1504, %r1499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1507, %r1508, %r1508, %r1503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3065, %r1512, %r1507, %r1428;
	// end inline asm
	add.s32 	%r3063, %r108, 2;
	setp.ne.s32 	%p285, %r3063, 16;
	@%p285 bra 	$L__BB0_225;
// %bb.224:                             // %pass5691
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1524, %r109, 786432, %r199;
	cvt.u64.u32 	%rd168, %r1524;
	add.s64 	%rd169, %rd168, %rd7;
	mul.hi.s64 	%rd170, %rd169, 3074457345618258603;
	shr.u64 	%rd171, %rd170, 63;
	shr.s64 	%rd172, %rd170, 26;
	add.s64 	%rd173, %rd172, %rd171;
	setp.lt.s64 	%p286, %rd169, 0;
	mul.lo.s64 	%rd174, %rd173, 402653184;
	setp.ne.s64 	%p287, %rd174, %rd169;
	and.pred  	%p288, %p286, %p287;
	selp.s64 	%rd175, -1, 0, %p288;
	add.s64 	%rd176, %rd173, %rd175;
	mul.lo.s64 	%rd177, %rd176, -402653184;
	add.s64 	%rd178, %rd177, %rd169;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd180, %rd4, %rd179;
	st.global.u32 	[%rd180], %r3065;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3063, 0;
	mov.u32 	%r3065, %r3063;
$L__BB0_225:                            // %oksrem5775
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1691, %r253, 2;
	mul.hi.u32 	%r1692, %r1691, -1431655765;
	shr.u32 	%r1693, %r1692, 2;
	mul.lo.s32 	%r1694, %r1693, 6;
	sub.s32 	%r1695, %r1691, %r1694;
	shl.b32 	%r1696, %r1695, 4;
	add.s32 	%r1697, %r197, %r1696;
	mul.wide.u32 	%rd181, %r1697, 4;
	add.s64 	%rd183, %rd40, %rd181;
	ld.shared.u32 	%r1529, [%rd183];
	add.s32 	%r1698, %r198, %r1696;
	mul.wide.u32 	%rd184, %r1698, 4;
	add.s64 	%rd185, %rd40, %rd184;
	ld.shared.u32 	%r1536, [%rd185];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1546, %r1543}, {%r423, %r426}, {%r1529}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1555, %r1552}, {%r423, %r426}, {%r1536}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1539, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1541, %r1539, %r1543;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1544, %r461, %r1546, %r1541;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1548, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1550, %r1548, %r1552;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1553, %r461, %r1555, %r1550;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1557, %r464, %r1546;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1560, %r461, %r1543, %r1557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1564, %r464, %r1555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r461, %r1552, %r1564;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1590, %r1593}, {%r507, %r510}, {%r1544, %r1560}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1597, %r1601}, {%r507, %r510}, {%r1553, %r1567}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1589, %r1590, %r1590;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1592, %r1593, %r1593, %r1589;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1596, %r1597, %r1597, %r1592;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1600, %r1601, %r1601, %r1596;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1604, %r1512, %r1600, %r3065;
	// end inline asm
	add.s32 	%r1699, %r253, 3;
	mul.hi.u32 	%r1700, %r1699, -1431655765;
	shr.u32 	%r1701, %r1700, 2;
	mul.lo.s32 	%r1702, %r1701, 6;
	sub.s32 	%r1703, %r1699, %r1702;
	shl.b32 	%r1704, %r1703, 4;
	add.s32 	%r1705, %r197, %r1704;
	mul.wide.u32 	%rd186, %r1705, 4;
	add.s64 	%rd187, %rd40, %rd186;
	ld.shared.u32 	%r1612, [%rd187];
	add.s32 	%r1706, %r198, %r1704;
	mul.wide.u32 	%rd188, %r1706, 4;
	add.s64 	%rd189, %rd40, %rd188;
	ld.shared.u32 	%r1619, [%rd189];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1629, %r1626}, {%r423, %r426}, {%r1612}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1638, %r1635}, {%r423, %r426}, {%r1619}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1622, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1624, %r1622, %r1626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1627, %r461, %r1629, %r1624;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1631, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1633, %r1631, %r1635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1636, %r461, %r1638, %r1633;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1640, %r464, %r1629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1643, %r461, %r1626, %r1640;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1647, %r464, %r1638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1650, %r461, %r1635, %r1647;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1673, %r1676}, {%r507, %r510}, {%r1627, %r1643}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1680, %r1684}, {%r507, %r510}, {%r1636, %r1650}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1672, %r1673, %r1673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1675, %r1676, %r1676, %r1672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1679, %r1680, %r1680, %r1675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1683, %r1684, %r1684, %r1679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3068, %r1512, %r1683, %r1604;
	// end inline asm
	add.s32 	%r3066, %r3063, 2;
	setp.ne.s32 	%p289, %r3066, 16;
	@%p289 bra 	$L__BB0_227;
// %bb.226:                             // %pass6571
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1708, %r109, 786432, %r199;
	cvt.u64.u32 	%rd190, %r1708;
	add.s64 	%rd191, %rd190, %rd7;
	mul.hi.s64 	%rd192, %rd191, 3074457345618258603;
	shr.u64 	%rd193, %rd192, 63;
	shr.s64 	%rd194, %rd192, 26;
	add.s64 	%rd195, %rd194, %rd193;
	setp.lt.s64 	%p290, %rd191, 0;
	mul.lo.s64 	%rd196, %rd195, 402653184;
	setp.ne.s64 	%p291, %rd196, %rd191;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd197, -1, 0, %p292;
	add.s64 	%rd198, %rd195, %rd197;
	mul.lo.s64 	%rd199, %rd198, -402653184;
	add.s64 	%rd200, %rd199, %rd191;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd202, %rd4, %rd201;
	st.global.u32 	[%rd202], %r3068;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3066, 0;
	mov.u32 	%r3068, %r3066;
$L__BB0_227:                            // %oksrem6655
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1875, %r253, 4;
	mul.hi.u32 	%r1876, %r1875, -1431655765;
	shr.u32 	%r1877, %r1876, 2;
	mul.lo.s32 	%r1878, %r1877, 6;
	sub.s32 	%r1879, %r1875, %r1878;
	shl.b32 	%r1880, %r1879, 4;
	add.s32 	%r1881, %r197, %r1880;
	mul.wide.u32 	%rd203, %r1881, 4;
	add.s64 	%rd205, %rd40, %rd203;
	ld.shared.u32 	%r1713, [%rd205];
	add.s32 	%r1882, %r198, %r1880;
	mul.wide.u32 	%rd206, %r1882, 4;
	add.s64 	%rd207, %rd40, %rd206;
	ld.shared.u32 	%r1720, [%rd207];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1730, %r1727}, {%r423, %r426}, {%r1713}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1739, %r1736}, {%r423, %r426}, {%r1720}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1723, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1725, %r1723, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1728, %r461, %r1730, %r1725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1732, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1734, %r1732, %r1736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1737, %r461, %r1739, %r1734;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1741, %r464, %r1730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r461, %r1727, %r1741;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1748, %r464, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1751, %r461, %r1736, %r1748;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1774, %r1777}, {%r507, %r510}, {%r1728, %r1744}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1781, %r1785}, {%r507, %r510}, {%r1737, %r1751}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1773, %r1774, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r1777, %r1777, %r1773;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r1781, %r1781, %r1776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r1785, %r1785, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r1512, %r1784, %r3068;
	// end inline asm
	add.s32 	%r1883, %r253, 5;
	mul.hi.u32 	%r1884, %r1883, -1431655765;
	shr.u32 	%r1885, %r1884, 2;
	mul.lo.s32 	%r1886, %r1885, 6;
	sub.s32 	%r1887, %r1883, %r1886;
	shl.b32 	%r1888, %r1887, 4;
	add.s32 	%r1889, %r197, %r1888;
	mul.wide.u32 	%rd208, %r1889, 4;
	add.s64 	%rd209, %rd40, %rd208;
	ld.shared.u32 	%r1796, [%rd209];
	add.s32 	%r1890, %r198, %r1888;
	mul.wide.u32 	%rd210, %r1890, 4;
	add.s64 	%rd211, %rd40, %rd210;
	ld.shared.u32 	%r1803, [%rd211];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1813, %r1810}, {%r423, %r426}, {%r1796}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1822, %r1819}, {%r423, %r426}, {%r1803}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1806, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1808, %r1806, %r1810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1811, %r461, %r1813, %r1808;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1815, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1817, %r1815, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1820, %r461, %r1822, %r1817;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1824, %r464, %r1813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r461, %r1810, %r1824;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1831, %r464, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1834, %r461, %r1819, %r1831;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1857, %r1860}, {%r507, %r510}, {%r1811, %r1827}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1864, %r1868}, {%r507, %r510}, {%r1820, %r1834}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1856, %r1857, %r1857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r1860, %r1860, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1863, %r1864, %r1864, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1867, %r1868, %r1868, %r1863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1512, %r1867, %r1788;
	// end inline asm
	add.s32 	%r108, %r3066, 2;
	setp.ne.s32 	%p293, %r108, 16;
	@%p293 bra 	$L__BB0_165;
// %bb.228:                             // %pass7451
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1892, %r109, 786432, %r199;
	cvt.u64.u32 	%rd212, %r1892;
	add.s64 	%rd213, %rd212, %rd7;
	mul.hi.s64 	%rd214, %rd213, 3074457345618258603;
	shr.u64 	%rd215, %rd214, 63;
	shr.s64 	%rd216, %rd214, 26;
	add.s64 	%rd217, %rd216, %rd215;
	setp.lt.s64 	%p294, %rd213, 0;
	mul.lo.s64 	%rd218, %rd217, 402653184;
	setp.ne.s64 	%p295, %rd218, %rd213;
	and.pred  	%p296, %p294, %p295;
	selp.s64 	%rd219, -1, 0, %p296;
	add.s64 	%rd220, %rd217, %rd219;
	mul.lo.s64 	%rd221, %rd220, -402653184;
	add.s64 	%rd222, %rd221, %rd213;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_165;
$L__BB0_166:                            // %L17516.preheader
                                        //   in Loop: Header=BB0_202 Depth=1
	mov.u16 	%rs197, %rs1;
	mov.u32 	%r3054, %r1359;
	bra.uni 	$L__BB0_167;
$L__BB0_172:                            // %L24387
                                        //   in Loop: Header=BB0_167 Depth=2
	bar.sync 	0;
	add.s32 	%r3054, %r3054, 6;
	add.s16 	%rs197, %rs197, 6;
	setp.ne.s32 	%p314, %r3054, 24;
	@%p314 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_173;
$L__BB0_167:                            // %L17516
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p298, %r3054, 0;
	selp.b32 	%r2588, %r92, 0, %p298;
	setp.eq.s32 	%p299, %r3054, 6;
	selp.b32 	%r2589, %r96, %r2588, %p299;
	setp.eq.s32 	%p300, %r3054, 12;
	selp.b32 	%r2590, %r100, %r2589, %p300;
	setp.eq.s32 	%p301, %r3054, 18;
	selp.b32 	%r2591, %r104, %r2590, %p301;
	selp.b32 	%r2592, %r93, 0, %p298;
	selp.b32 	%r2593, %r97, %r2592, %p299;
	selp.b32 	%r2594, %r101, %r2593, %p300;
	selp.b32 	%r2595, %r105, %r2594, %p301;
	selp.b32 	%r2596, %r94, 0, %p298;
	selp.b32 	%r2597, %r98, %r2596, %p299;
	selp.b32 	%r2598, %r102, %r2597, %p300;
	selp.b32 	%r2599, %r106, %r2598, %p301;
	selp.b32 	%r2600, %r95, 0, %p298;
	selp.b32 	%r2601, %r99, %r2600, %p299;
	selp.b32 	%r2602, %r103, %r2601, %p300;
	selp.b32 	%r2603, %r107, %r2602, %p301;
	// begin inline asm
	mov.b32 %r1921, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r1932, {%rs127, %rs127};
	// end inline asm
	shr.u32 	%r2604, %r2591, 8;
	xor.b32  	%r1931, %r2604, 8947848;
	// begin inline asm
	lop3.b32 %r1918, %r943, %r1931, %r1921, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1922, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1923, %r1921, %r1922;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1926, %r1918, %r1923;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1929, %r954, %r1931, %r1932, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1933, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1934, %r1932, %r1933;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1937, %r1929, %r1934;
	// end inline asm
	// begin inline asm
	mov.b32 %r1967, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r1978, {%rs127, %rs127};
	// end inline asm
	shr.u32 	%r2605, %r2595, 8;
	xor.b32  	%r1977, %r2605, 8947848;
	// begin inline asm
	lop3.b32 %r1964, %r943, %r1977, %r1967, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1968, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1969, %r1967, %r1968;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1972, %r1964, %r1969;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1975, %r954, %r1977, %r1978, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1979, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1980, %r1978, %r1979;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1983, %r1975, %r1980;
	// end inline asm
	// begin inline asm
	mov.b32 %r2013, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r2024, {%rs127, %rs127};
	// end inline asm
	shr.u32 	%r2606, %r2599, 8;
	xor.b32  	%r2023, %r2606, 8947848;
	// begin inline asm
	lop3.b32 %r2010, %r943, %r2023, %r2013, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2014, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2015, %r2013, %r2014;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2018, %r2010, %r2015;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2021, %r954, %r2023, %r2024, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2025, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2026, %r2024, %r2025;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2029, %r2021, %r2026;
	// end inline asm
	// begin inline asm
	mov.b32 %r2059, {%rs125, %rs125};
	// end inline asm
	// begin inline asm
	mov.b32 %r2070, {%rs127, %rs127};
	// end inline asm
	shr.u32 	%r2607, %r2603, 8;
	xor.b32  	%r2069, %r2607, 8947848;
	// begin inline asm
	lop3.b32 %r2056, %r943, %r2069, %r2059, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2060, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2061, %r2059, %r2060;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2064, %r2056, %r2061;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2067, %r954, %r2069, %r2070, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2071, {%rs131, %rs131};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2072, %r2070, %r2071;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2075, %r2067, %r2072;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1926;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2078, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1972;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2081, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1937;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2084, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r1983;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2087, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2018;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2090, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2064;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2093, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2029;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r2075;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2165, %r2162}, {%r315, %r318}, {%r2078}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2174, %r2171}, {%r315, %r318}, {%r2081}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2183, %r2180}, {%r315, %r318}, {%r2084}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2192, %r2189}, {%r315, %r318}, {%r2087}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2201, %r2198}, {%r315, %r318}, {%r2090}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2210, %r2207}, {%r315, %r318}, {%r2093}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2219, %r2216}, {%r315, %r318}, {%r2096}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2228, %r2225}, {%r315, %r318}, {%r2099}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2158, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2160, %r2158, %r2162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r367, %r2165, %r2160;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2167, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2169, %r2167, %r2171;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2172, %r367, %r2174, %r2169;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2176, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2178, %r2176, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2181, %r367, %r2183, %r2178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2185, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2187, %r2185, %r2189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r367, %r2192, %r2187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2194, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2196, %r2194, %r2198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2199, %r367, %r2201, %r2196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2203, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2205, %r2203, %r2207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2208, %r367, %r2210, %r2205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2212, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2214, %r2212, %r2216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2217, %r367, %r2219, %r2214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2221, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r2221, %r2225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r367, %r2228, %r2223;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r370, %r2165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r367, %r2162, %r2230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2237, %r370, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2240, %r367, %r2171, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r370, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r367, %r2180, %r2244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2251, %r370, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2254, %r367, %r2189, %r2251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2258, %r370, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2261, %r367, %r2198, %r2258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r370, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2268, %r367, %r2207, %r2265;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r370, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2275, %r367, %r2216, %r2272;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2279, %r370, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2282, %r367, %r2225, %r2279;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2286, %r2287}, {%r411, %r414}, {%r2163, %r2233}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2295, %r2296}, {%r411, %r414}, {%r2172, %r2240}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2304, %r2305}, {%r411, %r414}, {%r2181, %r2247}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2313, %r2314}, {%r411, %r414}, {%r2190, %r2254}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2322, %r2323}, {%r411, %r414}, {%r2199, %r2261}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2331, %r2332}, {%r411, %r414}, {%r2208, %r2268}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2340, %r2341}, {%r411, %r414}, {%r2217, %r2275}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2349, %r2350}, {%r411, %r414}, {%r2226, %r2282}, {%r1359, %r1359}, %r200, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs189, %rs197, 10923;
	shr.u16 	%rs190, %rs189, 15;
	add.s16 	%rs191, %rs189, %rs190;
	mul.lo.s16 	%rs192, %rs191, 6;
	sub.s16 	%rs193, %rs197, %rs192;
	mul.wide.s16 	%r2608, %rs193, 16;
	add.s32 	%r2609, %r197, %r2608;
	mul.wide.s32 	%rd225, %r2609, 4;
	add.s64 	%rd227, %rd40, %rd225;
	ld.shared.u32 	%r2426, [%rd227];
	add.s32 	%r2610, %r198, %r2608;
	mul.wide.s32 	%rd228, %r2610, 4;
	add.s64 	%rd229, %rd40, %rd228;
	ld.shared.u32 	%r2433, [%rd229];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2443, %r2440}, {%r423, %r426}, {%r2426}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2452, %r2449}, {%r423, %r426}, {%r2433}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2436, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r2436, %r2440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r461, %r2443, %r2438;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2445, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2447, %r2445, %r2449;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2450, %r461, %r2452, %r2447;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2454, %r464, %r2443;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2457, %r461, %r2440, %r2454;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2461, %r464, %r2452;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2464, %r461, %r2449, %r2461;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2487, %r2490}, {%r507, %r510}, {%r2441, %r2457}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2494, %r2498}, {%r507, %r510}, {%r2450, %r2464}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2486, %r2487, %r2487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2489, %r2490, %r2490, %r2486;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2493, %r2494, %r2494, %r2489;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2497, %r2498, %r2498, %r2493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2501, %r1512, %r2497, %r110;
	// end inline asm
	add.s32 	%r136, %r88, %r3054;
	add.s32 	%r2611, %r136, 25;
	mul.hi.u32 	%r2612, %r2611, -1431655765;
	shr.u32 	%r2613, %r2612, 2;
	mul.lo.s32 	%r2614, %r2613, 6;
	sub.s32 	%r2615, %r2611, %r2614;
	shl.b32 	%r2616, %r2615, 4;
	add.s32 	%r2617, %r197, %r2616;
	mul.wide.u32 	%rd230, %r2617, 4;
	add.s64 	%rd231, %rd40, %rd230;
	ld.shared.u32 	%r2509, [%rd231];
	add.s32 	%r2618, %r198, %r2616;
	mul.wide.u32 	%rd232, %r2618, 4;
	add.s64 	%rd233, %rd40, %rd232;
	ld.shared.u32 	%r2516, [%rd233];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2526, %r2523}, {%r423, %r426}, {%r2509}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2535, %r2532}, {%r423, %r426}, {%r2516}, {%r1359, %r1359};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2519, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2521, %r2519, %r2523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2524, %r461, %r2526, %r2521;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2528, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2530, %r2528, %r2532;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2533, %r461, %r2535, %r2530;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2537, %r464, %r2526;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2540, %r461, %r2523, %r2537;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2544, %r464, %r2535;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r461, %r2532, %r2544;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2570, %r2573}, {%r507, %r510}, {%r2524, %r2540}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2577, %r2581}, {%r507, %r510}, {%r2533, %r2547}, {%r1359, %r1359}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2569, %r2570, %r2570;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2572, %r2573, %r2573, %r2569;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2576, %r2577, %r2577, %r2572;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2580, %r2581, %r2581, %r2576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3071, %r1512, %r2580, %r2501;
	// end inline asm
	add.s32 	%r3069, %r108, 2;
	setp.eq.s32 	%p302, %r3069, 16;
	@%p302 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_169;
$L__BB0_168:                            // %pass8516
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2620, %r109, 786432, %r199;
	cvt.u64.u32 	%rd234, %r2620;
	add.s64 	%rd235, %rd234, %rd7;
	mul.hi.s64 	%rd236, %rd235, 3074457345618258603;
	shr.u64 	%rd237, %rd236, 63;
	shr.s64 	%rd238, %rd236, 26;
	add.s64 	%rd239, %rd238, %rd237;
	setp.lt.s64 	%p303, %rd235, 0;
	mul.lo.s64 	%rd240, %rd239, 402653184;
	setp.ne.s64 	%p304, %rd240, %rd235;
	and.pred  	%p305, %p303, %p304;
	selp.s64 	%rd241, -1, 0, %p305;
	add.s64 	%rd242, %rd239, %rd241;
	mul.lo.s64 	%rd243, %rd242, -402653184;
	add.s64 	%rd244, %rd243, %rd235;
	shl.b64 	%rd245, %rd244, 2;
	add.s64 	%rd246, %rd4, %rd245;
	st.global.u32 	[%rd246], %r3071;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3069, 0;
	mov.u32 	%r3071, %r3069;
$L__BB0_169:                            // %oksrem8600
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s32 	%r2787, %r136, 26;
	mul.hi.u32 	%r2788, %r2787, -1431655765;
	shr.u32 	%r2789, %r2788, 2;
	mul.lo.s32 	%r2790, %r2789, 6;
	sub.s32 	%r2791, %r2787, %r2790;
	shl.b32 	%r2792, %r2791, 4;
	add.s32 	%r2793, %r197, %r2792;
	mul.wide.u32 	%rd247, %r2793, 4;
	add.s64 	%rd249, %rd40, %rd247;
	ld.shared.u32 	%r2625, [%rd249];
	add.s32 	%r2794, %r198, %r2792;
	mul.wide.u32 	%rd250, %r2794, 4;
	add.s64 	%rd251, %rd40, %rd250;
	ld.shared.u32 	%r2632, [%rd251];
	mov.u32 	%r2810, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2642, %r2639}, {%r423, %r426}, {%r2625}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2651, %r2648}, {%r423, %r426}, {%r2632}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2635, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2637, %r2635, %r2639;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2640, %r461, %r2642, %r2637;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2644, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2646, %r2644, %r2648;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2649, %r461, %r2651, %r2646;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r464, %r2642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r461, %r2639, %r2653;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2660, %r464, %r2651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2663, %r461, %r2648, %r2660;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2686, %r2689}, {%r507, %r510}, {%r2640, %r2656}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2693, %r2697}, {%r507, %r510}, {%r2649, %r2663}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2685, %r2686, %r2686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2688, %r2689, %r2689, %r2685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2692, %r2693, %r2693, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2696, %r2697, %r2697, %r2692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2700, %r1512, %r2696, %r3071;
	// end inline asm
	add.s32 	%r2795, %r136, 27;
	mul.hi.u32 	%r2796, %r2795, -1431655765;
	shr.u32 	%r2797, %r2796, 2;
	mul.lo.s32 	%r2798, %r2797, 6;
	sub.s32 	%r2799, %r2795, %r2798;
	shl.b32 	%r2800, %r2799, 4;
	add.s32 	%r2801, %r197, %r2800;
	mul.wide.u32 	%rd252, %r2801, 4;
	add.s64 	%rd253, %rd40, %rd252;
	ld.shared.u32 	%r2708, [%rd253];
	add.s32 	%r2802, %r198, %r2800;
	mul.wide.u32 	%rd254, %r2802, 4;
	add.s64 	%rd255, %rd40, %rd254;
	ld.shared.u32 	%r2715, [%rd255];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2725, %r2722}, {%r423, %r426}, {%r2708}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2734, %r2731}, {%r423, %r426}, {%r2715}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2718, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2720, %r2718, %r2722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r461, %r2725, %r2720;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2727, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2729, %r2727, %r2731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2732, %r461, %r2734, %r2729;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r464, %r2725;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r461, %r2722, %r2736;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2743, %r464, %r2734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2746, %r461, %r2731, %r2743;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2769, %r2772}, {%r507, %r510}, {%r2723, %r2739}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2776, %r2780}, {%r507, %r510}, {%r2732, %r2746}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2768, %r2769, %r2769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2771, %r2772, %r2772, %r2768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2775, %r2776, %r2776, %r2771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2779, %r2780, %r2780, %r2775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3074, %r1512, %r2779, %r2700;
	// end inline asm
	add.s32 	%r3072, %r3069, 2;
	setp.ne.s32 	%p306, %r3072, 16;
	@%p306 bra 	$L__BB0_171;
// %bb.170:                             // %pass9396
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2804, %r109, 786432, %r199;
	cvt.u64.u32 	%rd256, %r2804;
	add.s64 	%rd257, %rd256, %rd7;
	mul.hi.s64 	%rd258, %rd257, 3074457345618258603;
	shr.u64 	%rd259, %rd258, 63;
	shr.s64 	%rd260, %rd258, 26;
	add.s64 	%rd261, %rd260, %rd259;
	setp.lt.s64 	%p307, %rd257, 0;
	mul.lo.s64 	%rd262, %rd261, 402653184;
	setp.ne.s64 	%p308, %rd262, %rd257;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd263, -1, 0, %p309;
	add.s64 	%rd264, %rd261, %rd263;
	mul.lo.s64 	%rd265, %rd264, -402653184;
	add.s64 	%rd266, %rd265, %rd257;
	shl.b64 	%rd267, %rd266, 2;
	add.s64 	%rd268, %rd4, %rd267;
	st.global.u32 	[%rd268], %r3074;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3072, 0;
	mov.u32 	%r3074, %r3072;
$L__BB0_171:                            // %oksrem9480
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s32 	%r2971, %r136, 28;
	mul.hi.u32 	%r2972, %r2971, -1431655765;
	shr.u32 	%r2973, %r2972, 2;
	mul.lo.s32 	%r2974, %r2973, 6;
	sub.s32 	%r2975, %r2971, %r2974;
	shl.b32 	%r2976, %r2975, 4;
	add.s32 	%r2977, %r197, %r2976;
	mul.wide.u32 	%rd269, %r2977, 4;
	add.s64 	%rd271, %rd40, %rd269;
	ld.shared.u32 	%r2809, [%rd271];
	add.s32 	%r2978, %r198, %r2976;
	mul.wide.u32 	%rd272, %r2978, 4;
	add.s64 	%rd273, %rd40, %rd272;
	ld.shared.u32 	%r2816, [%rd273];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2826, %r2823}, {%r423, %r426}, {%r2809}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2835, %r2832}, {%r423, %r426}, {%r2816}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2819, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2821, %r2819, %r2823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2824, %r461, %r2826, %r2821;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2828, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2830, %r2828, %r2832;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2833, %r461, %r2835, %r2830;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2837, %r464, %r2826;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2840, %r461, %r2823, %r2837;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2844, %r464, %r2835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2847, %r461, %r2832, %r2844;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2870, %r2873}, {%r507, %r510}, {%r2824, %r2840}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2877, %r2881}, {%r507, %r510}, {%r2833, %r2847}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2869, %r2870, %r2870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2872, %r2873, %r2873, %r2869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2876, %r2877, %r2877, %r2872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2880, %r2881, %r2881, %r2876;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2884, %r1512, %r2880, %r3074;
	// end inline asm
	add.s32 	%r2979, %r136, 29;
	mul.hi.u32 	%r2980, %r2979, -1431655765;
	shr.u32 	%r2981, %r2980, 2;
	mul.lo.s32 	%r2982, %r2981, 6;
	sub.s32 	%r2983, %r2979, %r2982;
	shl.b32 	%r2984, %r2983, 4;
	add.s32 	%r2985, %r197, %r2984;
	mul.wide.u32 	%rd274, %r2985, 4;
	add.s64 	%rd275, %rd40, %rd274;
	ld.shared.u32 	%r2892, [%rd275];
	add.s32 	%r2986, %r198, %r2984;
	mul.wide.u32 	%rd276, %r2986, 4;
	add.s64 	%rd277, %rd40, %rd276;
	ld.shared.u32 	%r2899, [%rd277];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2909, %r2906}, {%r423, %r426}, {%r2892}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2918, %r2915}, {%r423, %r426}, {%r2899}, {%r2810, %r2810};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2902, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2904, %r2902, %r2906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2907, %r461, %r2909, %r2904;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2911, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2913, %r2911, %r2915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2916, %r461, %r2918, %r2913;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2920, %r464, %r2909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2923, %r461, %r2906, %r2920;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2927, %r464, %r2918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2930, %r461, %r2915, %r2927;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2953, %r2956}, {%r507, %r510}, {%r2907, %r2923}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2960, %r2964}, {%r507, %r510}, {%r2916, %r2930}, {%r2810, %r2810}, %r252, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2952, %r2953, %r2953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2955, %r2956, %r2956, %r2952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2959, %r2960, %r2960, %r2955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2963, %r2964, %r2964, %r2959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1512, %r2963, %r2884;
	// end inline asm
	add.s32 	%r108, %r3072, 2;
	setp.ne.s32 	%p310, %r108, 16;
	@%p310 bra 	$L__BB0_172;
// %bb.229:                             // %pass10276
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2988, %r109, 786432, %r199;
	cvt.u64.u32 	%rd278, %r2988;
	add.s64 	%rd279, %rd278, %rd7;
	mul.hi.s64 	%rd280, %rd279, 3074457345618258603;
	shr.u64 	%rd281, %rd280, 63;
	shr.s64 	%rd282, %rd280, 26;
	add.s64 	%rd283, %rd282, %rd281;
	setp.lt.s64 	%p311, %rd279, 0;
	mul.lo.s64 	%rd284, %rd283, 402653184;
	setp.ne.s64 	%p312, %rd284, %rd279;
	and.pred  	%p313, %p311, %p312;
	selp.s64 	%rd285, -1, 0, %p313;
	add.s64 	%rd286, %rd283, %rd285;
	mul.lo.s64 	%rd287, %rd286, -402653184;
	add.s64 	%rd288, %rd287, %rd279;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, %r2810;
	mov.u32 	%r110, %r2810;
	bra.uni 	$L__BB0_172;
$L__BB0_174:                            // %L24418
	mov.u32 	%r2989, 0;
	st.global.u32 	[%rd6], %r2989;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd154, exception1951;
	cvta.global.u64 	%rd155, %rd154;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd155;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_222:                            // %post_box_union5238
	mov.u64 	%rd161, exception1951;
	cvta.global.u64 	%rd162, %rd161;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd162;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5122
	mov.u32 	%r3005, 5;
	st.global.u32 	[%rd6], %r3005;
	mov.u64 	%rd321, exception1911;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5282
	mov.u32 	%r3004, 5;
	st.global.u32 	[%rd6], %r3004;
	mov.u64 	%rd319, exception1911;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5442
	mov.u32 	%r3003, 5;
	st.global.u32 	[%rd6], %r3003;
	mov.u64 	%rd317, exception1911;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5602
	mov.u32 	%r3002, 5;
	st.global.u32 	[%rd6], %r3002;
	mov.u64 	%rd315, exception1911;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5762
	mov.u32 	%r3001, 5;
	st.global.u32 	[%rd6], %r3001;
	mov.u64 	%rd313, exception1911;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5922
	mov.u32 	%r3000, 5;
	st.global.u32 	[%rd6], %r3000;
	mov.u64 	%rd311, exception1911;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6082
	mov.u32 	%r2999, 5;
	st.global.u32 	[%rd6], %r2999;
	mov.u64 	%rd309, exception1911;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6242
	mov.u32 	%r2998, 5;
	st.global.u32 	[%rd6], %r2998;
	mov.u64 	%rd307, exception1911;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6402
	mov.u32 	%r2997, 5;
	st.global.u32 	[%rd6], %r2997;
	mov.u64 	%rd305, exception1911;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6562
	mov.u32 	%r2996, 5;
	st.global.u32 	[%rd6], %r2996;
	mov.u64 	%rd303, exception1911;
	cvta.global.u64 	%rd304, %rd303;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd304;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6748
	mov.u32 	%r2995, 5;
	st.global.u32 	[%rd6], %r2995;
	mov.u64 	%rd301, exception1911;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd302;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6908
	mov.u32 	%r2994, 5;
	st.global.u32 	[%rd6], %r2994;
	mov.u64 	%rd299, exception1911;
	cvta.global.u64 	%rd300, %rd299;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7068
	mov.u32 	%r2993, 5;
	st.global.u32 	[%rd6], %r2993;
	mov.u64 	%rd297, exception1911;
	cvta.global.u64 	%rd298, %rd297;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd298;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7228
	mov.u32 	%r2992, 5;
	st.global.u32 	[%rd6], %r2992;
	mov.u64 	%rd295, exception1911;
	cvta.global.u64 	%rd296, %rd295;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd296;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7388
	mov.u32 	%r2991, 5;
	st.global.u32 	[%rd6], %r2991;
	mov.u64 	%rd293, exception1911;
	cvta.global.u64 	%rd294, %rd293;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd294;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7548
	mov.u32 	%r2990, 5;
	st.global.u32 	[%rd6], %r2990;
	mov.u64 	%rd291, exception1911;
	cvta.global.u64 	%rd292, %rd291;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd292;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3007, 2;
	st.global.u32 	[%rd6], %r3007;
	mov.u64 	%rd325, exception1911;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3006, 3;
	st.global.u32 	[%rd6], %r3006;
	mov.u64 	%rd323, exception1911;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r292, %r3};
	st.local.v2.u32 	[%rd5+8], {%r1, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r520, [retval0+0];
	} // callseq 49
	mov.u32 	%r522, 4;
	st.global.u32 	[%rd6], %r522;
	mov.u64 	%rd26, exception1911;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r282;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
