INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFsim
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:57]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:64]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:71]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:78]
WARNING: [VRFC 10-8497] literal value 'hABCD1234 truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:85]
WARNING: [VRFC 10-8497] literal value 'h4321DCBA truncated to fit in 8 bits [C:/Users/Ethan/OneDrive/Documents/CPE233/HW 3/project_1/project_1.srcs/sim_1/new/RFsim.sv:92]
