Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/gpgpu-sim-builds/gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/debug:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/release::/usr/lib/x86_64-linux-gnu/slurm-wlm/:/usr/lib/x86_64-linux-gnu/slurm-wlm/
doing: cd /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/backprop-rodinia-3.1/65536/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_CURRENT_TEST_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/backprop-rodinia-3.1/65536/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/home/htran197/anaconda3/envs/python2/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/home/htran197/.vscode-server/bin/1ad8d514439d5077d2b0b7ee64d2ce82a9308e5a/bin/remote-cli:/home/htran197/anaconda3/condabin:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/local/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/htran197/accel-sim-framework/gpu-simulator/../util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1 65536


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       6 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
2f6fece686db8e035cac53fd69803868  /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1
Extracting PTX file and ptxas options    1: backprop-rodinia-3.1.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    2: backprop-rodinia-3.2.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    3: backprop-rodinia-3.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: backprop-rodinia-3.4.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1
Running md5sum using "md5sum /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1 "
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/backprop-rodinia-3.1
Extracting specific PTX file named backprop-rodinia-3.1.sm_60.ptx 
Extracting specific PTX file named backprop-rodinia-3.2.sm_61.ptx 
Extracting specific PTX file named backprop-rodinia-3.3.sm_70.ptx 
Extracting specific PTX file named backprop-rodinia-3.4.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x556f6aa3b3e0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.2.sm_61.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-3.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-3.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.2.sm_61.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-3.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-3.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-3.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-3.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_60.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_60.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.2.sm_61.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=27, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=22, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=28, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x556f6aa3b2a0, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe161d1ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe161d1a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6aa3b2a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf68 (backprop-rodinia-3.4.sm_75.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (backprop-rodinia-3.4.sm_75.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1050 (backprop-rodinia-3.4.sm_75.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1128 (backprop-rodinia-3.4.sm_75.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10a0 (backprop-rodinia-3.4.sm_75.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (backprop-rodinia-3.4.sm_75.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1120 (backprop-rodinia-3.4.sm_75.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1128 (backprop-rodinia-3.4.sm_75.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1148 (backprop-rodinia-3.4.sm_75.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (backprop-rodinia-3.4.sm_75.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1150 (backprop-rodinia-3.4.sm_75.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (backprop-rodinia-3.4.sm_75.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 233160
gpu_sim_insn = 104923136
gpu_ipc =     450.0049
gpu_tot_sim_cycle = 233160
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =     450.0049
gpu_tot_issued_cta = 4096
gpu_occupancy = 99.1650% 
gpu_tot_occupancy = 99.1650% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7216
partiton_level_parallism_total  =       1.7216
partiton_level_parallism_util =       2.0126
partiton_level_parallism_util_total  =       2.0126
L2_BW  =      78.0642 GB/Sec
L2_BW_total  =      78.0642 GB/Sec
gpu_total_sim_rate=145121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
14043, 10375, 11476, 10380, 12595, 10369, 11484, 10366, 14056, 10381, 11491, 10375, 12599, 10382, 11487, 10368, 14012, 10368, 11488, 10365, 12583, 10350, 11472, 10361, 14064, 10386, 11499, 10388, 12608, 10376, 11492, 10380, 13879, 10262, 11349, 10252, 12458, 10252, 11361, 10242, 13890, 10252, 11359, 10259, 12458, 10250, 11354, 10251, 13883, 10253, 11347, 10247, 12426, 10256, 11355, 10248, 13893, 10264, 11353, 10268, 12459, 10264, 11363, 10258, 
gpgpu_n_tot_thrd_icount = 104923136
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 270336
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204800
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 270336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291114	W0_Idle:5382	W0_Scoreboard:1282098	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:989092	WS1:874688	WS2:933716	WS3:875076	
dual_issue_nums: WS0:93230	WS1:37792	WS2:53334	WS3:37598	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1638400 {8:204800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8192000 {40:204800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 397 
max_icnt2mem_latency = 39 
maxmrqlatency = 98 
max_icnt2sh_latency = 123 
averagemflatency = 199 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 15 
mrq_lat_table:123337 	11379 	5379 	6410 	8163 	1339 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303744 	97664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	279413 	120095 	1848 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134853 	131067 	90853 	41812 	2823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	453 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        76        76        80        80       100        76        76        88        76       104        96        96        88        76        84 
dram[1]:        76        84        76        92        68        88       112        84        80        84       100       100        88        72       100        92 
dram[2]:        84        88        88        92        88        80       104        76        72        92        84        72        92        80        92       100 
dram[3]:        84        92        80        88        92        88        88        88        76        88        76        72        84        88        80        72 
dram[4]:        76        80        92        84        88        72       100        92        96        88        84        80        88        84        80        92 
dram[5]:        88        84        92        68        80        88        84       104        80        76        80        84        88        84        72       108 
dram[6]:        80        92        76       104        72        68        88        96       112        80        76        80       100        76        84        84 
dram[7]:        80        80        80        76        88        68        76        96        76        72        76        80        72        92       100        76 
dram[8]:        84        80        72        92        92        72        72       100        72        96        88       100        72        84        72       100 
dram[9]:        96        80        96        80       104        80        80        72        76        80        92       100        80        76        80       104 
dram[10]:        76        80        92        96        72        84        92        88        80        88        68        80        80        88        88        72 
dram[11]:       100        88        72        80        96        80        72        84       108        88        88        92       100        96       104       104 
maximum service time to same row:
dram[0]:     19874     20033     20016     20050     20265     20229     20231     20202     21653     21435     23989     23844     26636     26497     29084     29003 
dram[1]:     20004     20145     20335     20576     20184     20156     20473     20553     21524     21677     23963     24131     26458     26458     28986     29000 
dram[2]:     20064     19824     20120     20339     20280     20005     20093     20576     21562     21413     24008     24203     26475     26496     29046     29255 
dram[3]:     20334     19949     20342     20365     20080     20129     20390     20038     21658     21551     23868     24201     26509     26506     29052     29075 
dram[4]:     19829     19949     20007     20362     20396     20048     20057     20200     21422     21456     23885     24001     26467     26496     29003     29039 
dram[5]:     20151     20038     20230     20107     20125     20431     20052     20249     21466     21655     24267     23950     26484     26516     29037     29440 
dram[6]:     19898     19706     19975     20564     20162     20511     20039     20039     21454     21471     24133     23946     26566     26547     29072     28982 
dram[7]:     20259     20023     20113     20336     20123     20674     20208     20421     21501     21678     24233     24227     26475     26481     29188     29076 
dram[8]:     19904     20220     20260     19942     20359     20606     20314     20710     21638     21508     23846     23880     26486     26517     29065     29186 
dram[9]:     20059     19931     19708     19979     20143     20215     20114     20322     21512     21575     23884     23864     26492     26484     29075     29078 
dram[10]:     19804     20024     20344     19997     20548     20174     20245     20098     21978     21503     23948     23876     26742     26557     28963     29082 
dram[11]:     20107     20196     20351     20070     20302     20240     20341     20026     21460     21498     23942     23970     26497     26600     29058     28976 
average row accesses per activate:
dram[0]: 11.878378 10.025641 11.235294 10.947369 10.841463 12.361111  9.146341  8.679611 11.831169 10.880000 13.085714  9.703704 13.866667 12.147058 11.612904 12.136987 
dram[1]: 10.386666 10.658228 12.718750 11.815385 10.939394 11.853333 10.764706 11.436620 11.268657 14.882353  9.303798 15.071428 11.909091 12.758620 11.783784 13.854546 
dram[2]: 11.202703 12.636364 11.923077 12.218750 13.918033 13.689655  9.762500 11.098361 10.324325 13.492064 13.940298 11.967742 12.953846 13.245902 12.521739 12.553846 
dram[3]: 11.233767 11.743243 11.394366 10.535714 14.254237 11.324325 11.842105 11.157143 11.485294 11.867647 11.316667 11.104478 12.596774 13.719298 14.576923 11.338710 
dram[4]: 10.666667 12.223881 10.961538 10.684211 11.590909 10.513889 11.414634 10.906667 10.538462 10.947369 11.761194 11.450705 12.904762 14.018182 12.985294 13.571428 
dram[5]: 10.097561 10.142858 12.666667  9.756411  9.317647 10.620689 10.791667 11.259740 11.671875 10.739130 12.606558 11.943662 13.368421 12.647887 11.085714 13.363636 
dram[6]: 10.530864 11.342465 11.073529 11.186666  9.552631 11.358209 10.238095 10.934211 11.687500 10.920000 13.032787 12.102942 10.987804 14.482142 11.135135 12.180327 
dram[7]: 11.529411 11.603174 11.013699  9.024692 11.092105 10.725806 11.768116 10.164706 11.557143  8.888889 11.103896 12.966666 13.806452 11.285714 13.765625 13.183333 
dram[8]: 11.791667 10.633802 11.468750 10.936708 11.038961 11.369231  9.666667 10.867647 11.253968 13.238095 14.000000 10.859155 15.062500 12.562500 12.131147 13.593750 
dram[9]: 11.526316 11.469697 12.279411  8.816326 13.875000 10.454545 12.236111 11.179105 12.232142 12.274194 11.579710 12.687500 12.426471 13.166667 15.614035 13.343284 
dram[10]: 10.472973 11.101449 11.557143 14.339286 11.242857 12.260870 10.636364  9.761905 12.015625 11.764706 12.233334 13.844828 14.298245 15.509091 12.881356 11.384615 
dram[11]: 11.584415 10.837210 11.397058 13.142858 10.433735 10.325000 11.750000 12.136987 11.760000  9.274725 10.333333 11.188235 12.880597 12.813334 14.915255 12.724638 
average row locality = 156097/13395 = 11.653378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       800       708       688       748       816       804       688       812       848       756       832       712       760       752       660       804 
dram[1]:       700       768       736       692       664       812       832       748       700       716       664       768       720       684       792       704 
dram[2]:       752       764       852       716       788       732       696       628       704       792       856       684       768       732       784       728 
dram[3]:       772       780       720       792       768       764       628       728       720       748       624       684       716       716       696       636 
dram[4]:       600       744       768       732       704       692       860       744       760       768       724       744       736       708       804       776 
dram[5]:       736       816       724       692       720       840       720       800       696       692       712       772       692       816       700       804 
dram[6]:       768       744       680       756       652       700       788       764       856       764       736       756       800       744       740       680 
dram[7]:       708       668       728       652       768       612       752       784       760       664       784       712       780       708       804       728 
dram[8]:       772       676       656       776       780       680       664       688       660       784       760       700       664       736       672       800 
dram[9]:       795       684       768       776       824       740       808       688       640       708       720       740       768       720       816       812 
dram[10]:       696       676       740       736       716       772       848       752       712       728       676       744       748       780       696       668 
dram[11]:       800       844       712       756       784       748       656       816       816       768       799       868       788       868       796       800 
total dram reads = 142474
bank skew: 868/600 = 1.45
chip skew: 12619/11468 = 1.10
number of total write accesses:
dram[0]:       316       296       304       336       292       344       248       328       252       240       336       296       288       296       240       328 
dram[1]:       316       296       312       304       232       308       332       256       220       172       284       304       264       224       320       232 
dram[2]:       308       280       312       264       244       248       340       196       240       232       312       232       296       304       320       352 
dram[3]:       372       356       356       372       292       296       188       212       244       236       220       240       260       264       248       268 
dram[4]:       288       300       348       320       244       260       304       296       248       256       256       276       308       252       316       316 
dram[5]:       368       428       296       276       288       336       228       268       204       196       228       304       280       328       304       312 
dram[6]:       340       336       292       332       296       244       288       268       316       220       236       268       404       268       336       252 
dram[7]:       304       252       304       316       300       212       240       320       196       224       284       264       304       328       308       252 
dram[8]:       308       316       312       352       280       236       244       204       196       200       264       284       236       272       272       280 
dram[9]:       324       292       268       352       256       260       292       244       180       212       316       288       308       280       296       328 
dram[10]:       316       360       276       268       284       296       352       272       228       288       232       236       268       292       256       288 
dram[11]:       368       352       252       288       328       312       196       280       264       304       274       332       300       372       336       312 
total dram writes = 54490
bank skew: 428/172 = 2.49
chip skew: 4870/4256 = 1.14
average mf latency per bank:
dram[0]:        418       422       408       420       429       398       444       449       466       442       363       382       357       345       353       344
dram[1]:        403       424       419       419       443       424       413       441       468       478       371       375       360       376       345       366
dram[2]:        424       447       437       462       435       422       390       466       452       443       366       393       352       342       342       326
dram[3]:        384       411       416       398       431       435       449       469       463       460       393       419       365       356       374       350
dram[4]:        409       417       422       433       441       424       440       431       459       456       405       388       348       366       344       339
dram[5]:        390       403       428       435       424       438       466       434       489       497       410       374       343       351       335       351
dram[6]:        410       384       440       392       410       439       433       439       424       499       395       398       324       360       333       351
dram[7]:        433       431       416       404       451       441       467       416       468       463       389       392       355       339       356       360
dram[8]:        433       390       413       424       445       461       452       469       462       468       385       369       355       354       346       365
dram[9]:        412       419       445       414       443       429       411       436       481       462       362       365       344       352       353       340
dram[10]:        414       411       424       443       435       457       423       431       457       411       385       390       359       356       352       351
dram[11]:        398       412       440       394       404       436       463       430       439       427       418       370       353       333       334       342
maximum mf latency per bank:
dram[0]:        341       342       313       328       344       319       337       376       369       338       329       340       349       349       330       333
dram[1]:        329       328       342       343       319       352       353       371       358       347       335       338       351       354       319       356
dram[2]:        313       317       331       363       324       344       330       322       325       335       331       338       369       366       315       346
dram[3]:        323       339       325       328       333       323       323       324       325       318       313       357       341       344       343       335
dram[4]:        308       313       337       362       325       320       328       338       335       349       336       331       348       340       335       344
dram[5]:        340       322       327       322       323       331       334       333       333       321       325       328       330       351       322       333
dram[6]:        325       318       337       318       306       314       341       335       363       342       339       334       360       346       325       328
dram[7]:        312       328       318       321       332       336       331       326       326       333       340       319       374       354       339       332
dram[8]:        333       316       315       324       342       322       319       319       314       326       322       316       344       370       329       339
dram[9]:        314       324       330       361       314       332       387       362       337       316       318       340       356       350       334       332
dram[10]:        312       332       335       321       329       340       331       322       308       344       333       328       342       362       316       327
dram[11]:        362       355       322       328       315       326       397       327       322       366       343       323       359       372       320       322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392060 n_act=1209 n_pre=1193 n_ref_event=4554854588603069129 n_req=13373 n_rd=12188 n_rd_L2_A=0 n_write=0 n_wr_bk=4740 bw_util=0.0823
n_activity=124457 dram_eff=0.272
bk0: 800a 405289i bk1: 708a 405250i bk2: 688a 405517i bk3: 748a 405316i bk4: 816a 405074i bk5: 804a 405006i bk6: 688a 405379i bk7: 812a 404062i bk8: 848a 404915i bk9: 756a 405586i bk10: 832a 405036i bk11: 712a 405341i bk12: 760a 405715i bk13: 752a 405495i bk14: 660a 406408i bk15: 804a 405053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910192
Row_Buffer_Locality_read = 0.970709
Row_Buffer_Locality_write = 0.287764
Bank_Level_Parallism = 1.427962
Bank_Level_Parallism_Col = 1.321376
Bank_Level_Parallism_Ready = 1.043837
write_to_read_ratio_blp_rw_average = 0.415678
GrpLevelPara = 1.250476 

BW Util details:
bwutil = 0.082302 
total_CMD = 411361 
util_bw = 33856 
Wasted_Col = 38151 
Wasted_Row = 9803 
Idle = 329551 

BW Util Bottlenecks: 
RCDc_limit = 5447 
RCDWRc_limit = 6122 
WTRc_limit = 7270 
RTWc_limit = 14729 
CCDLc_limit = 19432 
rwq = 0 
CCDLc_limit_alone = 18295 
WTRc_limit_alone = 6924 
RTWc_limit_alone = 13938 

Commands details: 
total_CMD = 411361 
n_nop = 392060 
Read = 12188 
Write = 0 
L2_Alloc = 0 
L2_WB = 4740 
n_act = 1209 
n_pre = 1193 
n_ref = 4554854588603069129 
n_req = 13373 
total_req = 16928 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 16928 
Row_Bus_Util =  0.005839 
CoL_Bus_Util = 0.041151 
Either_Row_CoL_Bus_Util = 0.046920 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001503 
queue_avg = 0.137918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.137918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=393144 n_act=1094 n_pre=1078 n_ref_event=93937022450608 n_req=12794 n_rd=11700 n_rd_L2_A=0 n_write=0 n_wr_bk=4376 bw_util=0.07816
n_activity=116245 dram_eff=0.2766
bk0: 700a 405256i bk1: 768a 405411i bk2: 736a 405438i bk3: 692a 405779i bk4: 664a 406517i bk5: 812a 404997i bk6: 832a 404646i bk7: 748a 405653i bk8: 700a 405975i bk9: 716a 407011i bk10: 664a 405785i bk11: 768a 405575i bk12: 720a 406223i bk13: 684a 406063i bk14: 792a 405251i bk15: 704a 406446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915116
Row_Buffer_Locality_read = 0.974786
Row_Buffer_Locality_write = 0.276965
Bank_Level_Parallism = 1.426199
Bank_Level_Parallism_Col = 1.317942
Bank_Level_Parallism_Ready = 1.043114
write_to_read_ratio_blp_rw_average = 0.416047
GrpLevelPara = 1.249827 

BW Util details:
bwutil = 0.078160 
total_CMD = 411361 
util_bw = 32152 
Wasted_Col = 34993 
Wasted_Row = 8839 
Idle = 335377 

BW Util Bottlenecks: 
RCDc_limit = 4318 
RCDWRc_limit = 5668 
WTRc_limit = 6013 
RTWc_limit = 13614 
CCDLc_limit = 18689 
rwq = 0 
CCDLc_limit_alone = 17669 
WTRc_limit_alone = 5736 
RTWc_limit_alone = 12871 

Commands details: 
total_CMD = 411361 
n_nop = 393144 
Read = 11700 
Write = 0 
L2_Alloc = 0 
L2_WB = 4376 
n_act = 1094 
n_pre = 1078 
n_ref = 93937022450608 
n_req = 12794 
total_req = 16076 

Dual Bus Interface Util: 
issued_total_row = 2172 
issued_total_col = 16076 
Row_Bus_Util =  0.005280 
CoL_Bus_Util = 0.039080 
Either_Row_CoL_Bus_Util = 0.044285 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001702 
queue_avg = 0.133530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392792 n_act=1076 n_pre=1060 n_ref_event=0 n_req=13096 n_rd=11976 n_rd_L2_A=0 n_write=0 n_wr_bk=4480 bw_util=0.08001
n_activity=119819 dram_eff=0.2747
bk0: 752a 405111i bk1: 764a 405989i bk2: 852a 405238i bk3: 716a 406020i bk4: 788a 406385i bk5: 732a 406577i bk6: 696a 405367i bk7: 628a 406797i bk8: 704a 405626i bk9: 792a 405660i bk10: 856a 405349i bk11: 684a 406273i bk12: 768a 405720i bk13: 732a 405719i bk14: 784a 405206i bk15: 728a 405065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918448
Row_Buffer_Locality_read = 0.974783
Row_Buffer_Locality_write = 0.316071
Bank_Level_Parallism = 1.393398
Bank_Level_Parallism_Col = 1.289204
Bank_Level_Parallism_Ready = 1.036130
write_to_read_ratio_blp_rw_average = 0.417701
GrpLevelPara = 1.231609 

BW Util details:
bwutil = 0.080008 
total_CMD = 411361 
util_bw = 32912 
Wasted_Col = 36413 
Wasted_Row = 8693 
Idle = 333343 

BW Util Bottlenecks: 
RCDc_limit = 4614 
RCDWRc_limit = 5591 
WTRc_limit = 6291 
RTWc_limit = 13660 
CCDLc_limit = 18919 
rwq = 0 
CCDLc_limit_alone = 17965 
WTRc_limit_alone = 5988 
RTWc_limit_alone = 13009 

Commands details: 
total_CMD = 411361 
n_nop = 392792 
Read = 11976 
Write = 0 
L2_Alloc = 0 
L2_WB = 4480 
n_act = 1076 
n_pre = 1060 
n_ref = 0 
n_req = 13096 
total_req = 16456 

Dual Bus Interface Util: 
issued_total_row = 2136 
issued_total_col = 16456 
Row_Bus_Util =  0.005193 
CoL_Bus_Util = 0.040004 
Either_Row_CoL_Bus_Util = 0.045140 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001239 
queue_avg = 0.127997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.127997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=393342 n_act=1070 n_pre=1054 n_ref_event=0 n_req=12598 n_rd=11492 n_rd_L2_A=0 n_write=0 n_wr_bk=4424 bw_util=0.07738
n_activity=115234 dram_eff=0.2762
bk0: 772a 404841i bk1: 780a 405016i bk2: 720a 405130i bk3: 792a 404376i bk4: 768a 405959i bk5: 764a 405375i bk6: 628a 406815i bk7: 728a 406317i bk8: 720a 405454i bk9: 748a 405790i bk10: 624a 406528i bk11: 684a 406040i bk12: 716a 406137i bk13: 716a 406252i bk14: 696a 406581i bk15: 636a 406646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915701
Row_Buffer_Locality_read = 0.975287
Row_Buffer_Locality_write = 0.296564
Bank_Level_Parallism = 1.431344
Bank_Level_Parallism_Col = 1.316501
Bank_Level_Parallism_Ready = 1.037847
write_to_read_ratio_blp_rw_average = 0.423576
GrpLevelPara = 1.253777 

BW Util details:
bwutil = 0.077382 
total_CMD = 411361 
util_bw = 31832 
Wasted_Col = 35064 
Wasted_Row = 7881 
Idle = 336584 

BW Util Bottlenecks: 
RCDc_limit = 4176 
RCDWRc_limit = 5656 
WTRc_limit = 6619 
RTWc_limit = 14143 
CCDLc_limit = 18020 
rwq = 0 
CCDLc_limit_alone = 16949 
WTRc_limit_alone = 6226 
RTWc_limit_alone = 13465 

Commands details: 
total_CMD = 411361 
n_nop = 393342 
Read = 11492 
Write = 0 
L2_Alloc = 0 
L2_WB = 4424 
n_act = 1070 
n_pre = 1054 
n_ref = 0 
n_req = 12598 
total_req = 15916 

Dual Bus Interface Util: 
issued_total_row = 2124 
issued_total_col = 15916 
Row_Bus_Util =  0.005163 
CoL_Bus_Util = 0.038691 
Either_Row_CoL_Bus_Util = 0.043803 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001165 
queue_avg = 0.117420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.11742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392697 n_act=1128 n_pre=1112 n_ref_event=0 n_req=13011 n_rd=11864 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.07999
n_activity=120648 dram_eff=0.2727
bk0: 600a 406004i bk1: 744a 405542i bk2: 768a 404986i bk3: 732a 405417i bk4: 704a 406358i bk5: 692a 406178i bk6: 860a 405132i bk7: 744a 405301i bk8: 760a 405246i bk9: 768a 405569i bk10: 724a 405656i bk11: 744a 405543i bk12: 736a 405543i bk13: 708a 406346i bk14: 804a 405126i bk15: 776a 405392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913919
Row_Buffer_Locality_read = 0.973618
Row_Buffer_Locality_write = 0.296425
Bank_Level_Parallism = 1.416570
Bank_Level_Parallism_Col = 1.307413
Bank_Level_Parallism_Ready = 1.042922
write_to_read_ratio_blp_rw_average = 0.436099
GrpLevelPara = 1.240219 

BW Util details:
bwutil = 0.079988 
total_CMD = 411361 
util_bw = 32904 
Wasted_Col = 36967 
Wasted_Row = 8888 
Idle = 332602 

BW Util Bottlenecks: 
RCDc_limit = 4723 
RCDWRc_limit = 5785 
WTRc_limit = 6239 
RTWc_limit = 14665 
CCDLc_limit = 19088 
rwq = 0 
CCDLc_limit_alone = 18006 
WTRc_limit_alone = 5878 
RTWc_limit_alone = 13944 

Commands details: 
total_CMD = 411361 
n_nop = 392697 
Read = 11864 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 1128 
n_pre = 1112 
n_ref = 0 
n_req = 13011 
total_req = 16452 

Dual Bus Interface Util: 
issued_total_row = 2240 
issued_total_col = 16452 
Row_Bus_Util =  0.005445 
CoL_Bus_Util = 0.039994 
Either_Row_CoL_Bus_Util = 0.045371 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001500 
queue_avg = 0.122066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.122066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392486 n_act=1172 n_pre=1156 n_ref_event=0 n_req=13093 n_rd=11932 n_rd_L2_A=0 n_write=0 n_wr_bk=4644 bw_util=0.08059
n_activity=121550 dram_eff=0.2727
bk0: 736a 404288i bk1: 816a 403592i bk2: 724a 406089i bk3: 692a 405727i bk4: 720a 405425i bk5: 840a 404920i bk6: 720a 405936i bk7: 800a 405178i bk8: 696a 406176i bk9: 692a 406068i bk10: 712a 406199i bk11: 772a 405307i bk12: 692a 406243i bk13: 816a 405452i bk14: 700a 405624i bk15: 804a 405472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911098
Row_Buffer_Locality_read = 0.971840
Row_Buffer_Locality_write = 0.286822
Bank_Level_Parallism = 1.428606
Bank_Level_Parallism_Col = 1.320555
Bank_Level_Parallism_Ready = 1.044623
write_to_read_ratio_blp_rw_average = 0.421133
GrpLevelPara = 1.256872 

BW Util details:
bwutil = 0.080591 
total_CMD = 411361 
util_bw = 33152 
Wasted_Col = 36693 
Wasted_Row = 9395 
Idle = 332121 

BW Util Bottlenecks: 
RCDc_limit = 5070 
RCDWRc_limit = 5991 
WTRc_limit = 6747 
RTWc_limit = 14171 
CCDLc_limit = 18647 
rwq = 0 
CCDLc_limit_alone = 17663 
WTRc_limit_alone = 6463 
RTWc_limit_alone = 13471 

Commands details: 
total_CMD = 411361 
n_nop = 392486 
Read = 11932 
Write = 0 
L2_Alloc = 0 
L2_WB = 4644 
n_act = 1172 
n_pre = 1156 
n_ref = 0 
n_req = 13093 
total_req = 16576 

Dual Bus Interface Util: 
issued_total_row = 2328 
issued_total_col = 16576 
Row_Bus_Util =  0.005659 
CoL_Bus_Util = 0.040296 
Either_Row_CoL_Bus_Util = 0.045884 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001536 
queue_avg = 0.130703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130703
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392451 n_act=1164 n_pre=1148 n_ref_event=0 n_req=13102 n_rd=11928 n_rd_L2_A=0 n_write=0 n_wr_bk=4696 bw_util=0.08082
n_activity=119987 dram_eff=0.2771
bk0: 768a 404460i bk1: 744a 404871i bk2: 680a 405732i bk3: 756a 405230i bk4: 652a 405663i bk5: 700a 406339i bk6: 788a 404908i bk7: 764a 405584i bk8: 856a 404771i bk9: 764a 405500i bk10: 736a 406217i bk11: 756a 405784i bk12: 800a 404277i bk13: 744a 406046i bk14: 740a 405477i bk15: 680a 406258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911693
Row_Buffer_Locality_read = 0.972753
Row_Buffer_Locality_write = 0.291312
Bank_Level_Parallism = 1.423069
Bank_Level_Parallism_Col = 1.315788
Bank_Level_Parallism_Ready = 1.040550
write_to_read_ratio_blp_rw_average = 0.423231
GrpLevelPara = 1.253735 

BW Util details:
bwutil = 0.080824 
total_CMD = 411361 
util_bw = 33248 
Wasted_Col = 37044 
Wasted_Row = 9487 
Idle = 331582 

BW Util Bottlenecks: 
RCDc_limit = 4849 
RCDWRc_limit = 5927 
WTRc_limit = 6627 
RTWc_limit = 14768 
CCDLc_limit = 18812 
rwq = 0 
CCDLc_limit_alone = 17874 
WTRc_limit_alone = 6354 
RTWc_limit_alone = 14103 

Commands details: 
total_CMD = 411361 
n_nop = 392451 
Read = 11928 
Write = 0 
L2_Alloc = 0 
L2_WB = 4696 
n_act = 1164 
n_pre = 1148 
n_ref = 0 
n_req = 13102 
total_req = 16624 

Dual Bus Interface Util: 
issued_total_row = 2312 
issued_total_col = 16624 
Row_Bus_Util =  0.005620 
CoL_Bus_Util = 0.040412 
Either_Row_CoL_Bus_Util = 0.045969 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001375 
queue_avg = 0.130314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.130314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=393120 n_act=1129 n_pre=1113 n_ref_event=0 n_req=12714 n_rd=11612 n_rd_L2_A=0 n_write=0 n_wr_bk=4408 bw_util=0.07789
n_activity=116999 dram_eff=0.2738
bk0: 708a 406015i bk1: 668a 406314i bk2: 728a 405777i bk3: 652a 405675i bk4: 768a 405673i bk5: 612a 406969i bk6: 752a 406058i bk7: 784a 404872i bk8: 760a 406103i bk9: 664a 405718i bk10: 784a 405591i bk11: 712a 405947i bk12: 780a 405119i bk13: 708a 405484i bk14: 804a 405265i bk15: 728a 406057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911829
Row_Buffer_Locality_read = 0.972356
Row_Buffer_Locality_write = 0.274047
Bank_Level_Parallism = 1.409930
Bank_Level_Parallism_Col = 1.298194
Bank_Level_Parallism_Ready = 1.037614
write_to_read_ratio_blp_rw_average = 0.415454
GrpLevelPara = 1.241087 

BW Util details:
bwutil = 0.077888 
total_CMD = 411361 
util_bw = 32040 
Wasted_Col = 35179 
Wasted_Row = 9088 
Idle = 335054 

BW Util Bottlenecks: 
RCDc_limit = 4853 
RCDWRc_limit = 5812 
WTRc_limit = 6280 
RTWc_limit = 13087 
CCDLc_limit = 18111 
rwq = 0 
CCDLc_limit_alone = 17278 
WTRc_limit_alone = 5966 
RTWc_limit_alone = 12568 

Commands details: 
total_CMD = 411361 
n_nop = 393120 
Read = 11612 
Write = 0 
L2_Alloc = 0 
L2_WB = 4408 
n_act = 1129 
n_pre = 1113 
n_ref = 0 
n_req = 12714 
total_req = 16020 

Dual Bus Interface Util: 
issued_total_row = 2242 
issued_total_col = 16020 
Row_Bus_Util =  0.005450 
CoL_Bus_Util = 0.038944 
Either_Row_CoL_Bus_Util = 0.044343 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001151 
queue_avg = 0.119117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.119117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=393540 n_act=1071 n_pre=1055 n_ref_event=0 n_req=12532 n_rd=11468 n_rd_L2_A=0 n_write=0 n_wr_bk=4256 bw_util=0.07645
n_activity=114897 dram_eff=0.2737
bk0: 772a 405620i bk1: 676a 405704i bk2: 656a 405866i bk3: 776a 405011i bk4: 780a 405387i bk5: 680a 406605i bk6: 664a 405741i bk7: 688a 406252i bk8: 660a 406432i bk9: 784a 406254i bk10: 760a 405697i bk11: 700a 405496i bk12: 664a 406709i bk13: 736a 406090i bk14: 672a 405944i bk15: 800a 405575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915097
Row_Buffer_Locality_read = 0.973666
Row_Buffer_Locality_write = 0.283835
Bank_Level_Parallism = 1.415610
Bank_Level_Parallism_Col = 1.306980
Bank_Level_Parallism_Ready = 1.040599
write_to_read_ratio_blp_rw_average = 0.418728
GrpLevelPara = 1.240533 

BW Util details:
bwutil = 0.076449 
total_CMD = 411361 
util_bw = 31448 
Wasted_Col = 34915 
Wasted_Row = 8308 
Idle = 336690 

BW Util Bottlenecks: 
RCDc_limit = 4568 
RCDWRc_limit = 5478 
WTRc_limit = 5844 
RTWc_limit = 13771 
CCDLc_limit = 18261 
rwq = 0 
CCDLc_limit_alone = 17209 
WTRc_limit_alone = 5500 
RTWc_limit_alone = 13063 

Commands details: 
total_CMD = 411361 
n_nop = 393540 
Read = 11468 
Write = 0 
L2_Alloc = 0 
L2_WB = 4256 
n_act = 1071 
n_pre = 1055 
n_ref = 0 
n_req = 12532 
total_req = 15724 

Dual Bus Interface Util: 
issued_total_row = 2126 
issued_total_col = 15724 
Row_Bus_Util =  0.005168 
CoL_Bus_Util = 0.038224 
Either_Row_CoL_Bus_Util = 0.043322 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001627 
queue_avg = 0.121866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.121866
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=392697 n_act=1099 n_pre=1083 n_ref_event=0 n_req=13131 n_rd=12007 n_rd_L2_A=0 n_write=0 n_wr_bk=4496 bw_util=0.08024
n_activity=120588 dram_eff=0.2737
bk0: 795a 405391i bk1: 684a 405834i bk2: 768a 405782i bk3: 776a 403976i bk4: 824a 406060i bk5: 740a 406026i bk6: 808a 405434i bk7: 688a 406099i bk8: 640a 406685i bk9: 708a 406117i bk10: 720a 405631i bk11: 740a 405777i bk12: 768a 405543i bk13: 720a 406100i bk14: 816a 405563i bk15: 812a 405078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916914
Row_Buffer_Locality_read = 0.975431
Row_Buffer_Locality_write = 0.291815
Bank_Level_Parallism = 1.409471
Bank_Level_Parallism_Col = 1.313115
Bank_Level_Parallism_Ready = 1.039364
write_to_read_ratio_blp_rw_average = 0.422326
GrpLevelPara = 1.255554 

BW Util details:
bwutil = 0.080236 
total_CMD = 411361 
util_bw = 33006 
Wasted_Col = 35793 
Wasted_Row = 9169 
Idle = 333393 

BW Util Bottlenecks: 
RCDc_limit = 4455 
RCDWRc_limit = 5858 
WTRc_limit = 6068 
RTWc_limit = 14324 
CCDLc_limit = 18314 
rwq = 0 
CCDLc_limit_alone = 17374 
WTRc_limit_alone = 5779 
RTWc_limit_alone = 13673 

Commands details: 
total_CMD = 411361 
n_nop = 392697 
Read = 12007 
Write = 0 
L2_Alloc = 0 
L2_WB = 4496 
n_act = 1099 
n_pre = 1083 
n_ref = 0 
n_req = 13131 
total_req = 16503 

Dual Bus Interface Util: 
issued_total_row = 2182 
issued_total_col = 16503 
Row_Bus_Util =  0.005304 
CoL_Bus_Util = 0.040118 
Either_Row_CoL_Bus_Util = 0.045371 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001125 
queue_avg = 0.127105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.127105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=393050 n_act=1074 n_pre=1058 n_ref_event=0 n_req=12816 n_rd=11688 n_rd_L2_A=0 n_write=0 n_wr_bk=4512 bw_util=0.07876
n_activity=117224 dram_eff=0.2764
bk0: 696a 405713i bk1: 676a 405133i bk2: 740a 405261i bk3: 736a 406035i bk4: 716a 405694i bk5: 772a 405798i bk6: 848a 404122i bk7: 752a 404884i bk8: 712a 406088i bk9: 728a 405478i bk10: 676a 406121i bk11: 744a 406236i bk12: 748a 406178i bk13: 780a 406050i bk14: 696a 406393i bk15: 668a 406053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916823
Row_Buffer_Locality_read = 0.973905
Row_Buffer_Locality_write = 0.325355
Bank_Level_Parallism = 1.421929
Bank_Level_Parallism_Col = 1.313851
Bank_Level_Parallism_Ready = 1.037078
write_to_read_ratio_blp_rw_average = 0.426697
GrpLevelPara = 1.249687 

BW Util details:
bwutil = 0.078763 
total_CMD = 411361 
util_bw = 32400 
Wasted_Col = 36226 
Wasted_Row = 8095 
Idle = 334640 

BW Util Bottlenecks: 
RCDc_limit = 4591 
RCDWRc_limit = 5451 
WTRc_limit = 6431 
RTWc_limit = 14774 
CCDLc_limit = 18764 
rwq = 0 
CCDLc_limit_alone = 17686 
WTRc_limit_alone = 6119 
RTWc_limit_alone = 14008 

Commands details: 
total_CMD = 411361 
n_nop = 393050 
Read = 11688 
Write = 0 
L2_Alloc = 0 
L2_WB = 4512 
n_act = 1074 
n_pre = 1058 
n_ref = 0 
n_req = 12816 
total_req = 16200 

Dual Bus Interface Util: 
issued_total_row = 2132 
issued_total_col = 16200 
Row_Bus_Util =  0.005183 
CoL_Bus_Util = 0.039381 
Either_Row_CoL_Bus_Util = 0.044513 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001147 
queue_avg = 0.124273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.124273
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 233218 -   mf: uid=2618680, sid4294967295:w4294967295, part=11, addr=0xc01cbe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (233118), 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=411361 n_nop=391512 n_act=1203 n_pre=1187 n_ref_event=0 n_req=13837 n_rd=12619 n_rd_L2_A=0 n_write=0 n_wr_bk=4870 bw_util=0.08503
n_activity=126921 dram_eff=0.2756
bk0: 800a 404893i bk1: 844a 404241i bk2: 712a 406191i bk3: 756a 405848i bk4: 784a 405175i bk5: 748a 404962i bk6: 656a 406666i bk7: 816a 405157i bk8: 816a 405306i bk9: 768a 404662i bk10: 799a 404730i bk11: 868a 404511i bk12: 788a 405600i bk13: 868a 404813i bk14: 796a 405246i bk15: 800a 405405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913637
Row_Buffer_Locality_read = 0.971789
Row_Buffer_Locality_write = 0.311166
Bank_Level_Parallism = 1.430012
Bank_Level_Parallism_Col = 1.319977
Bank_Level_Parallism_Ready = 1.041916
write_to_read_ratio_blp_rw_average = 0.422397
GrpLevelPara = 1.254516 

BW Util details:
bwutil = 0.085030 
total_CMD = 411361 
util_bw = 34978 
Wasted_Col = 38558 
Wasted_Row = 9402 
Idle = 328423 

BW Util Bottlenecks: 
RCDc_limit = 5240 
RCDWRc_limit = 6023 
WTRc_limit = 6852 
RTWc_limit = 15419 
CCDLc_limit = 19863 
rwq = 0 
CCDLc_limit_alone = 18790 
WTRc_limit_alone = 6448 
RTWc_limit_alone = 14750 

Commands details: 
total_CMD = 411361 
n_nop = 391512 
Read = 12619 
Write = 0 
L2_Alloc = 0 
L2_WB = 4870 
n_act = 1203 
n_pre = 1187 
n_ref = 0 
n_req = 13837 
total_req = 17489 

Dual Bus Interface Util: 
issued_total_row = 2390 
issued_total_col = 17489 
Row_Bus_Util =  0.005810 
CoL_Bus_Util = 0.042515 
Either_Row_CoL_Bus_Util = 0.048252 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001511 
queue_avg = 0.134619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.134619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16826, Miss = 7268, Miss_rate = 0.432, Pending_hits = 2433, Reservation_fails = 0
L2_cache_bank[1]: Access = 17210, Miss = 7560, Miss_rate = 0.439, Pending_hits = 2298, Reservation_fails = 0
L2_cache_bank[2]: Access = 16082, Miss = 6876, Miss_rate = 0.428, Pending_hits = 2023, Reservation_fails = 0
L2_cache_bank[3]: Access = 16836, Miss = 7416, Miss_rate = 0.440, Pending_hits = 2232, Reservation_fails = 0
L2_cache_bank[4]: Access = 16404, Miss = 7348, Miss_rate = 0.448, Pending_hits = 2080, Reservation_fails = 0
L2_cache_bank[5]: Access = 17054, Miss = 7524, Miss_rate = 0.441, Pending_hits = 2222, Reservation_fails = 0
L2_cache_bank[6]: Access = 16142, Miss = 6772, Miss_rate = 0.420, Pending_hits = 2151, Reservation_fails = 0
L2_cache_bank[7]: Access = 16912, Miss = 7456, Miss_rate = 0.441, Pending_hits = 2253, Reservation_fails = 0
L2_cache_bank[8]: Access = 16450, Miss = 7064, Miss_rate = 0.429, Pending_hits = 2143, Reservation_fails = 0
L2_cache_bank[9]: Access = 17244, Miss = 7376, Miss_rate = 0.428, Pending_hits = 2439, Reservation_fails = 0
L2_cache_bank[10]: Access = 17016, Miss = 7364, Miss_rate = 0.433, Pending_hits = 2307, Reservation_fails = 0
L2_cache_bank[11]: Access = 17048, Miss = 7608, Miss_rate = 0.446, Pending_hits = 2427, Reservation_fails = 0
L2_cache_bank[12]: Access = 16434, Miss = 7196, Miss_rate = 0.438, Pending_hits = 2022, Reservation_fails = 0
L2_cache_bank[13]: Access = 17140, Miss = 7852, Miss_rate = 0.458, Pending_hits = 2100, Reservation_fails = 0
L2_cache_bank[14]: Access = 16346, Miss = 7072, Miss_rate = 0.433, Pending_hits = 2179, Reservation_fails = 0
L2_cache_bank[15]: Access = 16748, Miss = 7404, Miss_rate = 0.442, Pending_hits = 2203, Reservation_fails = 0
L2_cache_bank[16]: Access = 16199, Miss = 6904, Miss_rate = 0.426, Pending_hits = 2166, Reservation_fails = 0
L2_cache_bank[17]: Access = 16394, Miss = 7156, Miss_rate = 0.437, Pending_hits = 2101, Reservation_fails = 0
L2_cache_bank[18]: Access = 16766, Miss = 7315, Miss_rate = 0.436, Pending_hits = 2279, Reservation_fails = 0
L2_cache_bank[19]: Access = 16410, Miss = 7108, Miss_rate = 0.433, Pending_hits = 2244, Reservation_fails = 0
L2_cache_bank[20]: Access = 16520, Miss = 7168, Miss_rate = 0.434, Pending_hits = 2062, Reservation_fails = 0
L2_cache_bank[21]: Access = 16744, Miss = 7160, Miss_rate = 0.428, Pending_hits = 2244, Reservation_fails = 0
L2_cache_bank[22]: Access = 17239, Miss = 7587, Miss_rate = 0.440, Pending_hits = 2488, Reservation_fails = 0
L2_cache_bank[23]: Access = 17244, Miss = 7688, Miss_rate = 0.446, Pending_hits = 2428, Reservation_fails = 0
L2_total_cache_accesses = 401408
L2_total_cache_misses = 175242
L2_total_cache_miss_rate = 0.4366
L2_total_cache_pending_hits = 53524
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 106854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53524
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 258324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=401408
icnt_total_pkts_simt_to_mem=401408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.11302
	minimum = 5
	maximum = 121
Network latency average = 8.11302
	minimum = 5
	maximum = 121
Slowest packet = 614178
Flit latency average = 8.11302
	minimum = 5
	maximum = 121
Slowest flit = 614178
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0662153
	minimum = 0 (at node 30)
	maximum = 0.287494 (at node 0)
Accepted packet rate average = 0.0662153
	minimum = 0 (at node 30)
	maximum = 0.287494 (at node 0)
Injected flit rate average = 0.0662153
	minimum = 0 (at node 30)
	maximum = 0.287494 (at node 0)
Accepted flit rate average= 0.0662153
	minimum = 0 (at node 30)
	maximum = 0.287494 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.11302 (1 samples)
	minimum = 5 (1 samples)
	maximum = 121 (1 samples)
Network latency average = 8.11302 (1 samples)
	minimum = 5 (1 samples)
	maximum = 121 (1 samples)
Flit latency average = 8.11302 (1 samples)
	minimum = 5 (1 samples)
	maximum = 121 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0662153 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.287494 (1 samples)
Accepted packet rate average = 0.0662153 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.287494 (1 samples)
Injected flit rate average = 0.0662153 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.287494 (1 samples)
Accepted flit rate average = 0.0662153 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.287494 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 3 sec (723 sec)
gpgpu_simulation_rate = 145121 (inst/sec)
gpgpu_simulation_rate = 322 (cycle/sec)
gpgpu_silicon_slowdown = 4400621x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe161d1c4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe161d1c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe161d1a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6aa3b3e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1338 (backprop-rodinia-3.4.sm_75.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (backprop-rodinia-3.4.sm_75.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 363437
gpu_sim_insn = 56623456
gpu_ipc =     155.7999
gpu_tot_sim_cycle = 596597
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =     270.7801
gpu_tot_issued_cta = 8192
gpu_occupancy = 93.5030% 
gpu_tot_occupancy = 95.7050% 
max_total_param_size = 0
gpu_stall_dramfull = 96089
gpu_stall_icnt2sh    = 95699
partiton_level_parallism =       3.0205
partiton_level_parallism_total  =       2.5128
partiton_level_parallism_util =       3.1616
partiton_level_parallism_util_total  =       2.7424
L2_BW  =     136.9600 GB/Sec
L2_BW_total  =     113.9425 GB/Sec
gpu_total_sim_rate=109820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 8192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
18818, 15142, 16248, 15160, 17368, 15144, 16259, 15137, 18772, 15100, 16211, 15092, 17313, 15096, 16199, 15090, 18900, 15258, 16380, 15256, 17472, 15245, 16363, 15248, 19129, 15442, 16562, 15446, 17659, 15436, 16549, 15440, 18658, 15042, 16127, 15023, 17233, 15032, 16132, 15014, 18719, 15087, 16191, 15089, 17293, 15079, 16184, 15077, 18664, 15031, 16123, 15026, 17204, 15037, 16133, 15026, 18898, 15260, 16350, 15270, 17463, 15261, 16361, 15254, 
gpgpu_n_tot_thrd_icount = 161546592
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 1073177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 974863
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:706509	W0_Idle:9557	W0_Scoreboard:7786348	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1384675	WS1:1270226	WS2:1329196	WS3:1270692	
dual_issue_nums: WS0:116634	WS1:61207	WS2:76778	WS3:60974	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7798904 {8:974863,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38994520 {40:974863,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
maxmflatency = 1534 
max_icnt2mem_latency = 915 
maxmrqlatency = 169 
max_icnt2sh_latency = 733 
averagemflatency = 299 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 85 
mrq_lat_table:305161 	23403 	16738 	31133 	78338 	28477 	4654 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	868933 	397313 	228030 	4881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	534620 	378732 	167051 	148136 	128982 	110667 	28873 	2096 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	463819 	522290 	205580 	69727 	6188 	1349 	164483 	65721 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	457 	712 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        76        76        80        80       100        76        76        88        76       104        96        96        88        76        84 
dram[1]:        76        84        76        92        68        88       112        84        80        84       100       100        88        72       100        92 
dram[2]:        84        88        88        92        88        80       104        76        72        92        84        72        92        80        92       100 
dram[3]:        84        92        80        88        92        88        88        88        76        88        76        72        84        88        80        72 
dram[4]:        76        80        92        84        88        72       100        92        96        88        84        80        88        84        80        92 
dram[5]:        88        84        92        68        80        88        84       104        80        76        80        84        88        84        72       108 
dram[6]:        80        92        76       104        72        68        88        96       112        80        76        80       100        88        84        84 
dram[7]:        80        80        80        76        88        68        76        96        76        72        76        80        76        92       100        76 
dram[8]:        84        80        72        92        92        72        72       100        72        96        88       100        72        84        72       100 
dram[9]:        96        80        96        80       104        80        80        72        76        80        92       100        80        76        80       104 
dram[10]:        76        80        92        96        72        84        92        88        80        88        68        80        80        88        88        72 
dram[11]:       100        88        72        80        96        80        72        84       108        88        88        92       100        96       104       104 
maximum service time to same row:
dram[0]:     26218     24488     28471     28296     28940     28803     27735     28821     31640     28396     27924     27993     28407     28018     29084     29003 
dram[1]:     27546     27879     28139     27487     27534     27826     27737     28012     28430     27980     29361     28854     27803     27890     28986     29000 
dram[2]:     25702     27078     27979     28448     28615     28089     27689     27944     28619     28443     27880     27741     28238     27730     29046     29255 
dram[3]:     23715     28087     27967     28307     28638     28497     27724     28103     28753     28446     27835     27784     27693     28057     29052     29075 
dram[4]:     21951     25318     28314     28497     28753     28542     27889     28235     28594     28842     27733     28032     27750     27761     29003     29039 
dram[5]:     26178     23711     28213     27715     28346     28550     27714     28391     28463     28564     28395     28483     28016     27614     29037     29440 
dram[6]:     25323     22854     28059     28484     28211     28242     29429     28543     28643     29371     27823     28038     28145     27828     29072     28982 
dram[7]:     25756     26258     27659     28293     27770     28298     27589     28935     28536     28202     28001     28791     27906     27789     29240     29076 
dram[8]:     27296     25909     28196     27875     28211     28299     28827     27590     29211     28406     28266     28788     27781     27810     29065     29186 
dram[9]:     24319     25966     27458     27883     28518     28196     27844     27697     29581     28706     27827     27721     28153     27871     29075     29078 
dram[10]:     26464     20024     28641     28103     29079     28393     28325     27561     28399     28689     28282     27448     27751     27694     28963     29082 
dram[11]:     26744     21223     27693     28033     28102     28360     28808     27833     28441     28994     28207     27548     27796     27619     29058     28976 
average row accesses per activate:
dram[0]:  5.509356  5.450893  5.743468  5.709677  5.368738  5.671642  5.252174  5.322134  6.140476  5.746544  6.265589  5.315335  6.169491  5.465065  5.328948  6.195067 
dram[1]:  5.583133  5.662946  5.710648  5.886978  5.474452  5.559499  5.438597  5.643326  5.411135  5.796690  5.581731  6.159353  5.656180  5.947489  5.919101  5.553776 
dram[2]:  5.614699  6.047859  5.995565  5.502326  5.916100  5.758373  5.545244  5.546798  5.713580  6.049645  5.861771  5.814988  6.416465  6.130332  5.818182  5.930233 
dram[3]:  5.875000  5.482617  5.784897  5.817797  5.794989  5.940898  5.861809  5.617257  5.605991  5.666667  5.605700  5.723356  5.909091  5.879630  5.662921  5.432624 
dram[4]:  5.483790  5.914692  5.723991  5.671946  5.718447  5.483796  5.619543  5.591518  5.424431  5.484407  5.573913  5.885714  5.507246  5.873508  5.838202  6.161663 
dram[5]:  5.659955  5.773707  5.660674  5.342612  5.563877  5.598425  5.465324  5.549145  5.881313  5.650118  5.800000  5.655022  5.466200  5.870130  5.632184  6.150224 
dram[6]:  5.728700  5.923256  5.513954  5.671171  5.324211  5.219207  5.627494  5.545064  5.594705  5.493617  5.529158  5.928899  5.504016  5.935123  5.522105  5.543624 
dram[7]:  5.660333  5.904762  5.726862  5.394366  5.049310  5.680000  5.393617  5.878652  5.766055  5.293706  5.875000  5.630232  6.236324  5.789237  6.148649  5.547975 
dram[8]:  5.426854  5.587699  5.265217  5.331349  5.489362  5.742647  5.199541  5.378378  5.477218  5.898005  6.013954  5.467949  6.021635  5.802752  5.675991  5.860215 
dram[9]:  5.914989  5.692307  5.532609  5.580376  5.927602  5.620454  5.657506  5.472813  5.844961  5.390805  5.618421  5.538462  6.065116  5.860465  6.416667  5.836957 
dram[10]:  5.483871  5.837647  5.547297  5.785882  5.351770  5.471075  5.538160  5.227557  5.575824  6.061069  5.933002  5.922717  6.002267  5.956818  5.742729  5.273885 
dram[11]:  6.341920  5.739669  5.837772  6.013954  5.426196  5.507830  5.644444  5.701717  6.307512  5.281690  5.437376  5.895833  5.780220  5.659656  5.914163  5.952790 
average row locality = 487944/85741 = 5.690907
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2316      2144      2116      2176      2356      2324      2120      2356      2320      2212      2376      2148      2248      2200      2132      2416 
dram[1]:      2028      2232      2164      2096      1992      2332      2444      2268      2244      2184      2032      2324      2216      2288      2316      2136 
dram[2]:      2223      2124      2380      2100      2316      2112      2072      1992      2060      2276      2388      2192      2328      2248      2408      2216 
dram[3]:      2288      2332      2192      2392      2228      2208      2072      2232      2160      2204      2076      2228      2228      2220      2212      2008 
dram[4]:      1916      2184      2360      2188      2084      2080      2380      2204      2320      2340      2260      2176      2312      2152      2280      2344 
dram[5]:      2196      2336      2200      2184      2216      2500      2164      2288      2072      2120      2224      2284      2052      2376      2140      2404 
dram[6]:      2228      2220      2068      2204      2196      2204      2228      2272      2420      2288      2264      2288      2368      2336      2268      2180 
dram[7]:      2080      2080      2224      1996      2240      2000      2244      2296      2244      2016      2359      2132      2492      2248      2392      2272 
dram[8]:      2360      2128      2104      2348      2276      2072      1992      2112      2024      2376      2296      2232      2180      2228      2140      2392 
dram[9]:      2326      2132      2252      2332      2324      2184      2356      2040      2016      2092      2232      2264      2280      2200      2432      2352 
dram[10]:      2220      2152      2164      2176      2116      2332      2460      2208      2248      2104      2108      2240      2316      2300      2252      2156 
dram[11]:      2368      2436      2136      2260      2284      2156      2020      2332      2388      2304      2400      2484      2296      2584      2396      2436 
total dram reads = 428560
bank skew: 2584/1916 = 1.35
chip skew: 37280/35260 = 1.06
number of total write accesses:
dram[0]:      1336      1192      1208      1208      1292      1344      1184      1348      1036      1128      1348      1252      1200      1212      1192      1388 
dram[1]:      1156      1220      1212      1200      1032      1324      1384      1244      1132      1072      1160      1372      1204      1268      1272      1164 
dram[2]:      1192      1108      1296      1064      1172      1180      1272      1040      1016      1132      1304      1164      1288      1356      1376      1336 
dram[3]:      1376      1396      1344      1416      1264      1220      1044      1228      1092      1044      1136      1184      1228      1280      1232      1160 
dram[4]:      1132      1248      1344      1276      1088      1156      1292      1204      1200      1192      1216      1184      1392      1236      1272      1296 
dram[5]:      1336      1372      1276      1244      1240      1376      1116      1236      1028      1080      1196      1224      1172      1344      1240      1356 
dram[6]:      1308      1308      1212      1256      1332      1184      1240      1248      1308      1176      1184      1188      1492      1268      1420      1192 
dram[7]:      1212      1104      1252      1208      1280      1088      1164      1280      1080      1020      1280      1156      1432      1336      1352      1320 
dram[8]:      1392      1300      1272      1356      1216      1084      1100      1104      1040      1136      1160      1308      1300      1208      1180      1332 
dram[9]:      1272      1240      1172      1364      1184      1156      1280      1100       984      1012      1320      1312      1312      1280      1360      1332 
dram[10]:      1320      1316      1196      1132      1212      1264      1480      1184      1156      1112      1132      1156      1324      1284      1260      1312 
dram[11]:      1360      1368      1100      1304      1304      1224      1064      1300      1196      1284      1338      1384      1336      1504      1440      1352 
total dram writes = 237534
bank skew: 1504/984 = 1.53
chip skew: 20858/19296 = 1.08
average mf latency per bank:
dram[0]:        424       435       408       425       423       399       427       432       457       426       369       387       389       372       376       368
dram[1]:        413       439       423       411       433       407       409       419       444       443       386       378       388       395       374       377
dram[2]:        439       451       421       460       418       396       397       439       441       422       378       402       387       375       372       363
dram[3]:        409       414       418       403       408       417       425       423       443       449       400       420       387       378       381       369
dram[4]:        418       421       425       426       421       412       422       428       431       445       412       395       377       379       367       374
dram[5]:        400       424       425       430       409       436       443       419       454       446       404       393       373       377       368       371
dram[6]:        404       394       417       399       400       430       418       420       419       456       400       408       373       393       360       382
dram[7]:        872       897       845       818       847       871       903       844       909       904     43188       781       769       735       722       733
dram[8]:        433       386       404       425       425       432       436       433       439       446       401       381       379       388       379       376
dram[9]:        420       423       437       418       435       416       409       427       458       447       378       381       378       380       370       367
dram[10]:        431       430       413       434       420       438       415       418       436       421       399       395       377       382       383       377
dram[11]:        419       430       432       397       408       422       434       414       439       433       411       383       380       377       366       378
maximum mf latency per bank:
dram[0]:        623       997       511       511       567       598       468       464       575       502       726       647       792       864       621       605
dram[1]:        600       730       535       439       490       543       486       458       467       572       521       701       870       859       541       610
dram[2]:        753      1021       494       493       470       559       532       570       502       524       704       725       837       806       590       618
dram[3]:        918       598       513       565       560       532       548       488       510       531       573       523       862       794       554       565
dram[4]:        601       562       523       541       557       525       478       429       494       578       551       707       841       712       571       585
dram[5]:        573      1021       499       525       563       535       458       486       598       598       486       691       828       869       550       571
dram[6]:        532       628       518       542       528       537       551       549       594       603       606       707       842       842       534       601
dram[7]:       1357      1534      1199      1233      1172      1198      1354      1341      1308      1277      1367      1175      1356      1301      1237      1246
dram[8]:       1001       573       524       491       493       488       505       483       530       469       630       615       761       819       521       573
dram[9]:        653       767       555       513       531       482       461       495       498       518       657       581       839       811       545       599
dram[10]:        953       909       499       519       538       509       509       476       557       485       710       657       854       807       606       578
dram[11]:        584       589       527       522       490       491       463       456       532       483       567       589       866       870       577       555

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=982444 n_act=7249 n_pre=7233 n_ref_event=4554854588603069129 n_req=40927 n_rd=35960 n_rd_L2_A=0 n_write=0 n_wr_bk=19868 bw_util=0.1061
n_activity=433894 dram_eff=0.2573
bk0: 2316a 1021214i bk1: 2144a 1024116i bk2: 2116a 1024222i bk3: 2176a 1024415i bk4: 2356a 1020750i bk5: 2324a 1021248i bk6: 2120a 1022682i bk7: 2356a 1019581i bk8: 2320a 1024354i bk9: 2212a 1024311i bk10: 2376a 1022858i bk11: 2148a 1022857i bk12: 2248a 1024150i bk13: 2200a 1023335i bk14: 2132a 1023191i bk15: 2416a 1022277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823075
Row_Buffer_Locality_read = 0.895189
Row_Buffer_Locality_write = 0.300986
Bank_Level_Parallism = 1.617961
Bank_Level_Parallism_Col = 1.417097
Bank_Level_Parallism_Ready = 1.056077
write_to_read_ratio_blp_rw_average = 0.425821
GrpLevelPara = 1.319248 

BW Util details:
bwutil = 0.106080 
total_CMD = 1052568 
util_bw = 111656 
Wasted_Col = 160715 
Wasted_Row = 53013 
Idle = 727184 

BW Util Bottlenecks: 
RCDc_limit = 52551 
RCDWRc_limit = 24224 
WTRc_limit = 36023 
RTWc_limit = 58364 
CCDLc_limit = 69216 
rwq = 0 
CCDLc_limit_alone = 62307 
WTRc_limit_alone = 33656 
RTWc_limit_alone = 53822 

Commands details: 
total_CMD = 1052568 
n_nop = 982444 
Read = 35960 
Write = 0 
L2_Alloc = 0 
L2_WB = 19868 
n_act = 7249 
n_pre = 7233 
n_ref = 4554854588603069129 
n_req = 40927 
total_req = 55828 

Dual Bus Interface Util: 
issued_total_row = 14482 
issued_total_col = 55828 
Row_Bus_Util =  0.013759 
CoL_Bus_Util = 0.053040 
Either_Row_CoL_Bus_Util = 0.066622 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.002652 
queue_avg = 0.493190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.49319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983948 n_act=7074 n_pre=7058 n_ref_event=93937022450608 n_req=40150 n_rd=35296 n_rd_L2_A=0 n_write=0 n_wr_bk=19416 bw_util=0.104
n_activity=417631 dram_eff=0.262
bk0: 2028a 1025683i bk1: 2232a 1024053i bk2: 2164a 1023767i bk3: 2096a 1025899i bk4: 1992a 1026766i bk5: 2332a 1021475i bk6: 2444a 1018524i bk7: 2268a 1022557i bk8: 2244a 1022623i bk9: 2184a 1024416i bk10: 2032a 1025128i bk11: 2324a 1022487i bk12: 2216a 1024012i bk13: 2288a 1022844i bk14: 2316a 1023227i bk15: 2136a 1024217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824010
Row_Buffer_Locality_read = 0.898884
Row_Buffer_Locality_write = 0.279563
Bank_Level_Parallism = 1.639412
Bank_Level_Parallism_Col = 1.426285
Bank_Level_Parallism_Ready = 1.057985
write_to_read_ratio_blp_rw_average = 0.423308
GrpLevelPara = 1.326627 

BW Util details:
bwutil = 0.103959 
total_CMD = 1052568 
util_bw = 109424 
Wasted_Col = 153908 
Wasted_Row = 49873 
Idle = 739363 

BW Util Bottlenecks: 
RCDc_limit = 49312 
RCDWRc_limit = 24250 
WTRc_limit = 34941 
RTWc_limit = 56229 
CCDLc_limit = 67681 
rwq = 0 
CCDLc_limit_alone = 60890 
WTRc_limit_alone = 32329 
RTWc_limit_alone = 52050 

Commands details: 
total_CMD = 1052568 
n_nop = 983948 
Read = 35296 
Write = 0 
L2_Alloc = 0 
L2_WB = 19416 
n_act = 7074 
n_pre = 7058 
n_ref = 93937022450608 
n_req = 40150 
total_req = 54712 

Dual Bus Interface Util: 
issued_total_row = 14132 
issued_total_col = 54712 
Row_Bus_Util =  0.013426 
CoL_Bus_Util = 0.051980 
Either_Row_CoL_Bus_Util = 0.065193 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.003264 
queue_avg = 0.495741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.495741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=984273 n_act=6887 n_pre=6871 n_ref_event=0 n_req=40259 n_rd=35435 n_rd_L2_A=0 n_write=0 n_wr_bk=19296 bw_util=0.104
n_activity=420546 dram_eff=0.2603
bk0: 2223a 1023713i bk1: 2124a 1026718i bk2: 2380a 1023159i bk3: 2100a 1025167i bk4: 2316a 1023763i bk5: 2112a 1025648i bk6: 2072a 1024228i bk7: 1992a 1025940i bk8: 2060a 1026134i bk9: 2276a 1024254i bk10: 2388a 1021834i bk11: 2192a 1024321i bk12: 2328a 1023538i bk13: 2248a 1023336i bk14: 2408a 1020625i bk15: 2216a 1023189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829131
Row_Buffer_Locality_read = 0.900240
Row_Buffer_Locality_write = 0.306799
Bank_Level_Parallism = 1.609830
Bank_Level_Parallism_Col = 1.410428
Bank_Level_Parallism_Ready = 1.057122
write_to_read_ratio_blp_rw_average = 0.425773
GrpLevelPara = 1.313277 

BW Util details:
bwutil = 0.103995 
total_CMD = 1052568 
util_bw = 109462 
Wasted_Col = 154729 
Wasted_Row = 50221 
Idle = 738156 

BW Util Bottlenecks: 
RCDc_limit = 49391 
RCDWRc_limit = 23428 
WTRc_limit = 34315 
RTWc_limit = 56244 
CCDLc_limit = 68075 
rwq = 0 
CCDLc_limit_alone = 61326 
WTRc_limit_alone = 31795 
RTWc_limit_alone = 52015 

Commands details: 
total_CMD = 1052568 
n_nop = 984273 
Read = 35435 
Write = 0 
L2_Alloc = 0 
L2_WB = 19296 
n_act = 6887 
n_pre = 6871 
n_ref = 0 
n_req = 40259 
total_req = 54731 

Dual Bus Interface Util: 
issued_total_row = 13758 
issued_total_col = 54731 
Row_Bus_Util =  0.013071 
CoL_Bus_Util = 0.051998 
Either_Row_CoL_Bus_Util = 0.064884 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.002841 
queue_avg = 0.481331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.481331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983795 n_act=7026 n_pre=7010 n_ref_event=0 n_req=40191 n_rd=35280 n_rd_L2_A=0 n_write=0 n_wr_bk=19644 bw_util=0.1044
n_activity=419022 dram_eff=0.2622
bk0: 2288a 1022087i bk1: 2332a 1021059i bk2: 2192a 1023880i bk3: 2392a 1020817i bk4: 2228a 1023310i bk5: 2208a 1024247i bk6: 2072a 1026094i bk7: 2232a 1023194i bk8: 2160a 1023775i bk9: 2204a 1024681i bk10: 2076a 1025270i bk11: 2228a 1023895i bk12: 2228a 1023745i bk13: 2220a 1023269i bk14: 2212a 1022840i bk15: 2008a 1025482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825384
Row_Buffer_Locality_read = 0.896910
Row_Buffer_Locality_write = 0.311546
Bank_Level_Parallism = 1.629367
Bank_Level_Parallism_Col = 1.426379
Bank_Level_Parallism_Ready = 1.057793
write_to_read_ratio_blp_rw_average = 0.420567
GrpLevelPara = 1.326577 

BW Util details:
bwutil = 0.104362 
total_CMD = 1052568 
util_bw = 109848 
Wasted_Col = 155095 
Wasted_Row = 50141 
Idle = 737484 

BW Util Bottlenecks: 
RCDc_limit = 50132 
RCDWRc_limit = 23494 
WTRc_limit = 36635 
RTWc_limit = 55752 
CCDLc_limit = 67821 
rwq = 0 
CCDLc_limit_alone = 60782 
WTRc_limit_alone = 34018 
RTWc_limit_alone = 51330 

Commands details: 
total_CMD = 1052568 
n_nop = 983795 
Read = 35280 
Write = 0 
L2_Alloc = 0 
L2_WB = 19644 
n_act = 7026 
n_pre = 7010 
n_ref = 0 
n_req = 40191 
total_req = 54924 

Dual Bus Interface Util: 
issued_total_row = 14036 
issued_total_col = 54924 
Row_Bus_Util =  0.013335 
CoL_Bus_Util = 0.052181 
Either_Row_CoL_Bus_Util = 0.065338 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.002719 
queue_avg = 0.520383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.520383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983195 n_act=7141 n_pre=7125 n_ref_event=0 n_req=40512 n_rd=35580 n_rd_L2_A=0 n_write=0 n_wr_bk=19728 bw_util=0.1051
n_activity=426039 dram_eff=0.2596
bk0: 1916a 1026544i bk1: 2184a 1023825i bk2: 2360a 1021656i bk3: 2188a 1023920i bk4: 2084a 1025478i bk5: 2080a 1025208i bk6: 2380a 1021603i bk7: 2204a 1023114i bk8: 2320a 1021284i bk9: 2340a 1021699i bk10: 2260a 1022027i bk11: 2176a 1024366i bk12: 2312a 1020158i bk13: 2152a 1023661i bk14: 2280a 1022441i bk15: 2344a 1022896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823929
Row_Buffer_Locality_read = 0.898482
Row_Buffer_Locality_write = 0.286091
Bank_Level_Parallism = 1.632033
Bank_Level_Parallism_Col = 1.424606
Bank_Level_Parallism_Ready = 1.058792
write_to_read_ratio_blp_rw_average = 0.432370
GrpLevelPara = 1.319790 

BW Util details:
bwutil = 0.105092 
total_CMD = 1052568 
util_bw = 110616 
Wasted_Col = 157893 
Wasted_Row = 51482 
Idle = 732577 

BW Util Bottlenecks: 
RCDc_limit = 49966 
RCDWRc_limit = 24342 
WTRc_limit = 35441 
RTWc_limit = 58283 
CCDLc_limit = 69502 
rwq = 0 
CCDLc_limit_alone = 62277 
WTRc_limit_alone = 32736 
RTWc_limit_alone = 53763 

Commands details: 
total_CMD = 1052568 
n_nop = 983195 
Read = 35580 
Write = 0 
L2_Alloc = 0 
L2_WB = 19728 
n_act = 7141 
n_pre = 7125 
n_ref = 0 
n_req = 40512 
total_req = 55308 

Dual Bus Interface Util: 
issued_total_row = 14266 
issued_total_col = 55308 
Row_Bus_Util =  0.013554 
CoL_Bus_Util = 0.052546 
Either_Row_CoL_Bus_Util = 0.065908 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.002897 
queue_avg = 0.499279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.499279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=982821 n_act=7192 n_pre=7176 n_ref_event=0 n_req=40715 n_rd=35756 n_rd_L2_A=0 n_write=0 n_wr_bk=19836 bw_util=0.1056
n_activity=426930 dram_eff=0.2604
bk0: 2196a 1022354i bk1: 2336a 1021570i bk2: 2200a 1023197i bk3: 2184a 1022592i bk4: 2216a 1022817i bk5: 2500a 1019246i bk6: 2164a 1023433i bk7: 2288a 1022150i bk8: 2072a 1026163i bk9: 2120a 1025204i bk10: 2224a 1023165i bk11: 2284a 1022924i bk12: 2052a 1024506i bk13: 2376a 1021466i bk14: 2140a 1023597i bk15: 2404a 1021916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823554
Row_Buffer_Locality_read = 0.896381
Row_Buffer_Locality_write = 0.298447
Bank_Level_Parallism = 1.635707
Bank_Level_Parallism_Col = 1.434467
Bank_Level_Parallism_Ready = 1.059072
write_to_read_ratio_blp_rw_average = 0.423925
GrpLevelPara = 1.336137 

BW Util details:
bwutil = 0.105631 
total_CMD = 1052568 
util_bw = 111184 
Wasted_Col = 157302 
Wasted_Row = 52773 
Idle = 731309 

BW Util Bottlenecks: 
RCDc_limit = 51467 
RCDWRc_limit = 24150 
WTRc_limit = 36136 
RTWc_limit = 57579 
CCDLc_limit = 68278 
rwq = 0 
CCDLc_limit_alone = 61347 
WTRc_limit_alone = 33612 
RTWc_limit_alone = 53172 

Commands details: 
total_CMD = 1052568 
n_nop = 982821 
Read = 35756 
Write = 0 
L2_Alloc = 0 
L2_WB = 19836 
n_act = 7192 
n_pre = 7176 
n_ref = 0 
n_req = 40715 
total_req = 55592 

Dual Bus Interface Util: 
issued_total_row = 14368 
issued_total_col = 55592 
Row_Bus_Util =  0.013650 
CoL_Bus_Util = 0.052816 
Either_Row_CoL_Bus_Util = 0.066264 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.003054 
queue_avg = 0.516936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.516936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=981718 n_act=7355 n_pre=7339 n_ref_event=0 n_req=41111 n_rd=36032 n_rd_L2_A=0 n_write=0 n_wr_bk=20316 bw_util=0.1071
n_activity=429604 dram_eff=0.2623
bk0: 2228a 1021926i bk1: 2220a 1022853i bk2: 2068a 1024199i bk3: 2204a 1023283i bk4: 2196a 1022112i bk5: 2204a 1022319i bk6: 2228a 1022717i bk7: 2272a 1022422i bk8: 2420a 1019627i bk9: 2288a 1022071i bk10: 2264a 1022667i bk11: 2288a 1023394i bk12: 2368a 1019353i bk13: 2336a 1022425i bk14: 2268a 1021467i bk15: 2180a 1023461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821264
Row_Buffer_Locality_read = 0.894816
Row_Buffer_Locality_write = 0.299468
Bank_Level_Parallism = 1.634682
Bank_Level_Parallism_Col = 1.427125
Bank_Level_Parallism_Ready = 1.057645
write_to_read_ratio_blp_rw_average = 0.424720
GrpLevelPara = 1.328180 

BW Util details:
bwutil = 0.107068 
total_CMD = 1052568 
util_bw = 112696 
Wasted_Col = 161397 
Wasted_Row = 53268 
Idle = 725207 

BW Util Bottlenecks: 
RCDc_limit = 52142 
RCDWRc_limit = 24653 
WTRc_limit = 36891 
RTWc_limit = 58673 
CCDLc_limit = 70246 
rwq = 0 
CCDLc_limit_alone = 63189 
WTRc_limit_alone = 34109 
RTWc_limit_alone = 54398 

Commands details: 
total_CMD = 1052568 
n_nop = 981718 
Read = 36032 
Write = 0 
L2_Alloc = 0 
L2_WB = 20316 
n_act = 7355 
n_pre = 7339 
n_ref = 0 
n_req = 41111 
total_req = 56348 

Dual Bus Interface Util: 
issued_total_row = 14694 
issued_total_col = 56348 
Row_Bus_Util =  0.013960 
CoL_Bus_Util = 0.053534 
Either_Row_CoL_Bus_Util = 0.067312 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.002710 
queue_avg = 0.542914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.542914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983718 n_act=7086 n_pre=7070 n_ref_event=0 n_req=40206 n_rd=35315 n_rd_L2_A=0 n_write=0 n_wr_bk=19564 bw_util=0.1043
n_activity=426343 dram_eff=0.2574
bk0: 2080a 1024910i bk1: 2080a 1026417i bk2: 2224a 1024535i bk3: 1996a 1025913i bk4: 2240a 1021654i bk5: 2000a 1026326i bk6: 2244a 1022666i bk7: 2296a 1022778i bk8: 2244a 1024216i bk9: 2016a 1025340i bk10: 2359a 1022939i bk11: 2132a 1024817i bk12: 2492a 1020127i bk13: 2248a 1022534i bk14: 2392a 1022174i bk15: 2272a 1021844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823957
Row_Buffer_Locality_read = 0.894464
Row_Buffer_Locality_write = 0.314864
Bank_Level_Parallism = 1.612219
Bank_Level_Parallism_Col = 1.409121
Bank_Level_Parallism_Ready = 1.054458
write_to_read_ratio_blp_rw_average = 0.427148
GrpLevelPara = 1.317163 

BW Util details:
bwutil = 0.104276 
total_CMD = 1052568 
util_bw = 109758 
Wasted_Col = 156216 
Wasted_Row = 52094 
Idle = 734500 

BW Util Bottlenecks: 
RCDc_limit = 51821 
RCDWRc_limit = 23437 
WTRc_limit = 36402 
RTWc_limit = 55879 
CCDLc_limit = 66111 
rwq = 0 
CCDLc_limit_alone = 59318 
WTRc_limit_alone = 33712 
RTWc_limit_alone = 51776 

Commands details: 
total_CMD = 1052568 
n_nop = 983718 
Read = 35315 
Write = 0 
L2_Alloc = 0 
L2_WB = 19564 
n_act = 7086 
n_pre = 7070 
n_ref = 0 
n_req = 40206 
total_req = 54879 

Dual Bus Interface Util: 
issued_total_row = 14156 
issued_total_col = 54879 
Row_Bus_Util =  0.013449 
CoL_Bus_Util = 0.052138 
Either_Row_CoL_Bus_Util = 0.065411 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.002687 
queue_avg = 0.496848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.496848
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983677 n_act=7179 n_pre=7163 n_ref_event=0 n_req=40132 n_rd=35260 n_rd_L2_A=0 n_write=0 n_wr_bk=19488 bw_util=0.104
n_activity=423259 dram_eff=0.2587
bk0: 2360a 1020397i bk1: 2128a 1023138i bk2: 2104a 1023141i bk3: 2348a 1020606i bk4: 2276a 1022242i bk5: 2072a 1025563i bk6: 1992a 1024877i bk7: 2112a 1024125i bk8: 2024a 1025287i bk9: 2376a 1023007i bk10: 2296a 1023275i bk11: 2232a 1022462i bk12: 2180a 1024041i bk13: 2228a 1023830i bk14: 2140a 1024096i bk15: 2392a 1021483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821290
Row_Buffer_Locality_read = 0.893959
Row_Buffer_Locality_write = 0.295361
Bank_Level_Parallism = 1.626733
Bank_Level_Parallism_Col = 1.422000
Bank_Level_Parallism_Ready = 1.059347
write_to_read_ratio_blp_rw_average = 0.419856
GrpLevelPara = 1.322308 

BW Util details:
bwutil = 0.104027 
total_CMD = 1052568 
util_bw = 109496 
Wasted_Col = 156985 
Wasted_Row = 52802 
Idle = 733285 

BW Util Bottlenecks: 
RCDc_limit = 51587 
RCDWRc_limit = 23953 
WTRc_limit = 36319 
RTWc_limit = 55780 
CCDLc_limit = 68500 
rwq = 0 
CCDLc_limit_alone = 61637 
WTRc_limit_alone = 33703 
RTWc_limit_alone = 51533 

Commands details: 
total_CMD = 1052568 
n_nop = 983677 
Read = 35260 
Write = 0 
L2_Alloc = 0 
L2_WB = 19488 
n_act = 7179 
n_pre = 7163 
n_ref = 0 
n_req = 40132 
total_req = 54748 

Dual Bus Interface Util: 
issued_total_row = 14342 
issued_total_col = 54748 
Row_Bus_Util =  0.013626 
CoL_Bus_Util = 0.052014 
Either_Row_CoL_Bus_Util = 0.065450 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.002889 
queue_avg = 0.513740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.51374
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983099 n_act=7099 n_pre=7083 n_ref_event=0 n_req=40734 n_rd=35814 n_rd_L2_A=0 n_write=0 n_wr_bk=19680 bw_util=0.1054
n_activity=427240 dram_eff=0.2598
bk0: 2326a 1022800i bk1: 2132a 1024467i bk2: 2252a 1022864i bk3: 2332a 1021480i bk4: 2324a 1023411i bk5: 2184a 1024427i bk6: 2356a 1021659i bk7: 2040a 1025303i bk8: 2016a 1026576i bk9: 2092a 1024827i bk10: 2232a 1023109i bk11: 2264a 1022297i bk12: 2280a 1022859i bk13: 2200a 1023924i bk14: 2432a 1022407i bk15: 2352a 1021028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825919
Row_Buffer_Locality_read = 0.897554
Row_Buffer_Locality_write = 0.304472
Bank_Level_Parallism = 1.621921
Bank_Level_Parallism_Col = 1.421011
Bank_Level_Parallism_Ready = 1.057510
write_to_read_ratio_blp_rw_average = 0.419394
GrpLevelPara = 1.325972 

BW Util details:
bwutil = 0.105445 
total_CMD = 1052568 
util_bw = 110988 
Wasted_Col = 156748 
Wasted_Row = 52046 
Idle = 732786 

BW Util Bottlenecks: 
RCDc_limit = 50754 
RCDWRc_limit = 23981 
WTRc_limit = 37037 
RTWc_limit = 55589 
CCDLc_limit = 67969 
rwq = 0 
CCDLc_limit_alone = 61441 
WTRc_limit_alone = 34565 
RTWc_limit_alone = 51533 

Commands details: 
total_CMD = 1052568 
n_nop = 983099 
Read = 35814 
Write = 0 
L2_Alloc = 0 
L2_WB = 19680 
n_act = 7099 
n_pre = 7083 
n_ref = 0 
n_req = 40734 
total_req = 55494 

Dual Bus Interface Util: 
issued_total_row = 14182 
issued_total_col = 55494 
Row_Bus_Util =  0.013474 
CoL_Bus_Util = 0.052722 
Either_Row_CoL_Bus_Util = 0.066000 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.002980 
queue_avg = 0.515043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.515043
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=983045 n_act=7170 n_pre=7154 n_ref_event=0 n_req=40512 n_rd=35552 n_rd_L2_A=0 n_write=0 n_wr_bk=19840 bw_util=0.1053
n_activity=425326 dram_eff=0.2605
bk0: 2220a 1022655i bk1: 2152a 1023448i bk2: 2164a 1023121i bk3: 2176a 1024843i bk4: 2116a 1023452i bk5: 2332a 1022022i bk6: 2460a 1018160i bk7: 2208a 1020974i bk8: 2248a 1022655i bk9: 2104a 1025508i bk10: 2108a 1025062i bk11: 2240a 1024500i bk12: 2316a 1022877i bk13: 2300a 1022837i bk14: 2252a 1022493i bk15: 2156a 1022139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823213
Row_Buffer_Locality_read = 0.897305
Row_Buffer_Locality_write = 0.292137
Bank_Level_Parallism = 1.632138
Bank_Level_Parallism_Col = 1.425074
Bank_Level_Parallism_Ready = 1.058536
write_to_read_ratio_blp_rw_average = 0.435050
GrpLevelPara = 1.324430 

BW Util details:
bwutil = 0.105251 
total_CMD = 1052568 
util_bw = 110784 
Wasted_Col = 158860 
Wasted_Row = 51636 
Idle = 731288 

BW Util Bottlenecks: 
RCDc_limit = 50632 
RCDWRc_limit = 24381 
WTRc_limit = 35012 
RTWc_limit = 59961 
CCDLc_limit = 69426 
rwq = 0 
CCDLc_limit_alone = 62066 
WTRc_limit_alone = 32597 
RTWc_limit_alone = 55016 

Commands details: 
total_CMD = 1052568 
n_nop = 983045 
Read = 35552 
Write = 0 
L2_Alloc = 0 
L2_WB = 19840 
n_act = 7170 
n_pre = 7154 
n_ref = 0 
n_req = 40512 
total_req = 55392 

Dual Bus Interface Util: 
issued_total_row = 14324 
issued_total_col = 55392 
Row_Bus_Util =  0.013609 
CoL_Bus_Util = 0.052626 
Either_Row_CoL_Bus_Util = 0.066051 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.002776 
queue_avg = 0.501476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.501476
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1052568 n_nop=979909 n_act=7377 n_pre=7361 n_ref_event=0 n_req=42495 n_rd=37280 n_rd_L2_A=0 n_write=0 n_wr_bk=20858 bw_util=0.1105
n_activity=440044 dram_eff=0.2642
bk0: 2368a 1022368i bk1: 2436a 1019994i bk2: 2136a 1025890i bk3: 2260a 1023650i bk4: 2284a 1021809i bk5: 2156a 1022724i bk6: 2020a 1026579i bk7: 2332a 1021533i bk8: 2388a 1022883i bk9: 2304a 1021041i bk10: 2400a 1019922i bk11: 2484a 1020702i bk12: 2296a 1021867i bk13: 2584a 1017840i bk14: 2396a 1019990i bk15: 2436a 1020616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826591
Row_Buffer_Locality_read = 0.899142
Row_Buffer_Locality_write = 0.307958
Bank_Level_Parallism = 1.640943
Bank_Level_Parallism_Col = 1.432989
Bank_Level_Parallism_Ready = 1.057651
write_to_read_ratio_blp_rw_average = 0.425379
GrpLevelPara = 1.332574 

BW Util details:
bwutil = 0.110469 
total_CMD = 1052568 
util_bw = 116276 
Wasted_Col = 163183 
Wasted_Row = 52561 
Idle = 720548 

BW Util Bottlenecks: 
RCDc_limit = 51605 
RCDWRc_limit = 24768 
WTRc_limit = 38221 
RTWc_limit = 60033 
CCDLc_limit = 71557 
rwq = 0 
CCDLc_limit_alone = 64229 
WTRc_limit_alone = 35324 
RTWc_limit_alone = 55602 

Commands details: 
total_CMD = 1052568 
n_nop = 979909 
Read = 37280 
Write = 0 
L2_Alloc = 0 
L2_WB = 20858 
n_act = 7377 
n_pre = 7361 
n_ref = 0 
n_req = 42495 
total_req = 58138 

Dual Bus Interface Util: 
issued_total_row = 14738 
issued_total_col = 58138 
Row_Bus_Util =  0.014002 
CoL_Bus_Util = 0.055234 
Either_Row_CoL_Bus_Util = 0.069030 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.002987 
queue_avg = 0.539916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.539916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53972, Miss = 18996, Miss_rate = 0.352, Pending_hits = 5596, Reservation_fails = 0
L2_cache_bank[1]: Access = 54850, Miss = 19604, Miss_rate = 0.357, Pending_hits = 5298, Reservation_fails = 0
L2_cache_bank[2]: Access = 52460, Miss = 18468, Miss_rate = 0.352, Pending_hits = 4895, Reservation_fails = 0
L2_cache_bank[3]: Access = 54708, Miss = 19420, Miss_rate = 0.355, Pending_hits = 5353, Reservation_fails = 0
L2_cache_bank[4]: Access = 52982, Miss = 19040, Miss_rate = 0.359, Pending_hits = 4934, Reservation_fails = 0
L2_cache_bank[5]: Access = 53793, Miss = 19291, Miss_rate = 0.359, Pending_hits = 5262, Reservation_fails = 0
L2_cache_bank[6]: Access = 53418, Miss = 18504, Miss_rate = 0.346, Pending_hits = 5219, Reservation_fails = 0
L2_cache_bank[7]: Access = 54754, Miss = 19512, Miss_rate = 0.356, Pending_hits = 5278, Reservation_fails = 0
L2_cache_bank[8]: Access = 53271, Miss = 18708, Miss_rate = 0.351, Pending_hits = 5197, Reservation_fails = 0
L2_cache_bank[9]: Access = 55325, Miss = 19448, Miss_rate = 0.352, Pending_hits = 5599, Reservation_fails = 0
L2_cache_bank[10]: Access = 54698, Miss = 19296, Miss_rate = 0.353, Pending_hits = 5414, Reservation_fails = 0
L2_cache_bank[11]: Access = 54738, Miss = 19500, Miss_rate = 0.356, Pending_hits = 5585, Reservation_fails = 0
L2_cache_bank[12]: Access = 54047, Miss = 19200, Miss_rate = 0.355, Pending_hits = 4968, Reservation_fails = 0
L2_cache_bank[13]: Access = 54863, Miss = 19952, Miss_rate = 0.364, Pending_hits = 5070, Reservation_fails = 0
L2_cache_bank[14]: Access = 53361, Miss = 18760, Miss_rate = 0.352, Pending_hits = 5148, Reservation_fails = 0
L2_cache_bank[15]: Access = 251024, Miss = 19419, Miss_rate = 0.077, Pending_hits = 5279, Reservation_fails = 0
L2_cache_bank[16]: Access = 54035, Miss = 18840, Miss_rate = 0.349, Pending_hits = 5223, Reservation_fails = 0
L2_cache_bank[17]: Access = 53574, Miss = 19012, Miss_rate = 0.355, Pending_hits = 5082, Reservation_fails = 0
L2_cache_bank[18]: Access = 54686, Miss = 19354, Miss_rate = 0.354, Pending_hits = 5385, Reservation_fails = 0
L2_cache_bank[19]: Access = 53403, Miss = 18876, Miss_rate = 0.353, Pending_hits = 5255, Reservation_fails = 0
L2_cache_bank[20]: Access = 54165, Miss = 19116, Miss_rate = 0.353, Pending_hits = 5058, Reservation_fails = 0
L2_cache_bank[21]: Access = 54504, Miss = 19076, Miss_rate = 0.350, Pending_hits = 5349, Reservation_fails = 0
L2_cache_bank[22]: Access = 55699, Miss = 19752, Miss_rate = 0.355, Pending_hits = 5778, Reservation_fails = 0
L2_cache_bank[23]: Access = 56827, Miss = 20184, Miss_rate = 0.355, Pending_hits = 5735, Reservation_fails = 0
L2_total_cache_accesses = 1499157
L2_total_cache_misses = 461328
L2_total_cache_miss_rate = 0.3077
L2_total_cache_pending_hits = 126960
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 419343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 126960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 321417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 126960
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1101823
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=1499157
icnt_total_pkts_simt_to_mem=1499157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.9048
	minimum = 5
	maximum = 850
Network latency average = 31.1718
	minimum = 5
	maximum = 514
Slowest packet = 803425
Flit latency average = 31.1718
	minimum = 5
	maximum = 514
Slowest flit = 803425
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.116172
	minimum = 0 (at node 30)
	maximum = 0.644612 (at node 21)
Accepted packet rate average = 0.116172
	minimum = 0 (at node 30)
	maximum = 0.644612 (at node 21)
Injected flit rate average = 0.116172
	minimum = 0 (at node 30)
	maximum = 0.644612 (at node 21)
Accepted flit rate average= 0.116172
	minimum = 0 (at node 30)
	maximum = 0.644612 (at node 21)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.5089 (2 samples)
	minimum = 5 (2 samples)
	maximum = 485.5 (2 samples)
Network latency average = 19.6424 (2 samples)
	minimum = 5 (2 samples)
	maximum = 317.5 (2 samples)
Flit latency average = 19.6424 (2 samples)
	minimum = 5 (2 samples)
	maximum = 317.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0911936 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.466053 (2 samples)
Accepted packet rate average = 0.0911936 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.466053 (2 samples)
Injected flit rate average = 0.0911936 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.466053 (2 samples)
Accepted flit rate average = 0.0911936 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.466053 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 31 sec (1471 sec)
gpgpu_simulation_rate = 109820 (inst/sec)
gpgpu_simulation_rate = 405 (cycle/sec)
gpgpu_silicon_slowdown = 3498765x
Training done
GPGPU-Sim: *** exit detected ***
