INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/project_ALU8bit_v1/project_ALU8bit_v1.srcs/sources_1/new/ALU8bit_v1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU8bit_v1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/project_ALU8bit_v1/project_ALU8bit_v1.srcs/sim_1/new/ALUbit_v1_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUbit_v1_tb
