{"auto_keywords": [{"score": 0.0500785296201053, "phrase": "novel_vertical_soi_configuration"}, {"score": 0.004278807087784626, "phrase": "mosfet_scaling"}, {"score": 0.004129873531628877, "phrase": "new_structure"}, {"score": 0.0038930368103015467, "phrase": "vertical_mosfet"}, {"score": 0.0037133478610481994, "phrase": "floating_body_effect"}, {"score": 0.003584025547693836, "phrase": "usual_soi"}, {"score": 0.003338690782620756, "phrase": "asymmetric_source-drain_configuration"}, {"score": 0.0028630535573013686, "phrase": "structural_parameters"}, {"score": 0.0026986685585382347, "phrase": "gate_dielectric_constant_k"}, {"score": 0.0026045914281028473, "phrase": "concentration_n-b"}, {"score": 0.002426137929553722, "phrase": "subthreshold_characteristics"}, {"score": 0.0023415390666563177, "phrase": "output_currents"}, {"score": 0.0021049977753042253, "phrase": "elsevier_b.v."}], "paper_keywords": ["MOSFET", " vertical device", " SOI", " simulation"], "paper_abstract": "A novel vertical SOI configuration has been simulated to improve the MOSFET scaling. The new structure combines the advantages of vertical MOSFET and SOL The floating body effect of a usual SOI can be suppressed by an asymmetric source-drain configuration by connecting the source and the substrate. The optimizations on some structural parameters including silicon film thickness t(si), gate dielectric constant k and channel concentration N-b are done to improve the subthreshold characteristics and the output currents of the drain. (c) 2005 Elsevier B.V. All rights reserved.", "paper_title": "Simulation for a novel vertical SOI configuration", "paper_id": "WOS:000237767800003"}