#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002151f76fda0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002151f7f2040_0 .net "PC", 31 0, v000002151f7e8d70_0;  1 drivers
v000002151f7f2b80_0 .var "clk", 0 0;
v000002151f7f1280_0 .net "clkout", 0 0, L_000002151f7ec650;  1 drivers
v000002151f7f2180_0 .net "cycles_consumed", 31 0, v000002151f7f1a00_0;  1 drivers
v000002151f7f1500_0 .var "rst", 0 0;
S_000002151f7700c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002151f76fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002151f78fca0 .param/l "RType" 0 4 2, C4<000000>;
P_000002151f78fcd8 .param/l "add" 0 4 5, C4<100000>;
P_000002151f78fd10 .param/l "addi" 0 4 8, C4<001000>;
P_000002151f78fd48 .param/l "addu" 0 4 5, C4<100001>;
P_000002151f78fd80 .param/l "and_" 0 4 5, C4<100100>;
P_000002151f78fdb8 .param/l "andi" 0 4 8, C4<001100>;
P_000002151f78fdf0 .param/l "beq" 0 4 10, C4<000100>;
P_000002151f78fe28 .param/l "bne" 0 4 10, C4<000101>;
P_000002151f78fe60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151f78fe98 .param/l "j" 0 4 12, C4<000010>;
P_000002151f78fed0 .param/l "jal" 0 4 12, C4<000011>;
P_000002151f78ff08 .param/l "jr" 0 4 6, C4<001000>;
P_000002151f78ff40 .param/l "lw" 0 4 8, C4<100011>;
P_000002151f78ff78 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151f78ffb0 .param/l "or_" 0 4 5, C4<100101>;
P_000002151f78ffe8 .param/l "ori" 0 4 8, C4<001101>;
P_000002151f790020 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151f790058 .param/l "sll" 0 4 6, C4<000000>;
P_000002151f790090 .param/l "slt" 0 4 5, C4<101010>;
P_000002151f7900c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002151f790100 .param/l "srl" 0 4 6, C4<000010>;
P_000002151f790138 .param/l "sub" 0 4 5, C4<100010>;
P_000002151f790170 .param/l "subu" 0 4 5, C4<100011>;
P_000002151f7901a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002151f7901e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151f790218 .param/l "xori" 0 4 8, C4<001110>;
L_000002151f7ec960 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec110 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ecce0 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec8f0 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec880 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec5e0 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec570 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec9d0 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ec650 .functor OR 1, v000002151f7f2b80_0, v000002151f7779c0_0, C4<0>, C4<0>;
L_000002151f7ecc00 .functor OR 1, L_000002151f83c5f0, L_000002151f83d590, C4<0>, C4<0>;
L_000002151f7eca40 .functor AND 1, L_000002151f83c7d0, L_000002151f83d6d0, C4<1>, C4<1>;
L_000002151f7ec7a0 .functor NOT 1, v000002151f7f1500_0, C4<0>, C4<0>, C4<0>;
L_000002151f7ecb20 .functor OR 1, L_000002151f83c230, L_000002151f83d810, C4<0>, C4<0>;
L_000002151f7ecff0 .functor OR 1, L_000002151f7ecb20, L_000002151f83bd30, C4<0>, C4<0>;
L_000002151f7ece30 .functor OR 1, L_000002151f83d3b0, L_000002151f851d60, C4<0>, C4<0>;
L_000002151f7ec420 .functor AND 1, L_000002151f83d310, L_000002151f7ece30, C4<1>, C4<1>;
L_000002151f7ec180 .functor OR 1, L_000002151f853520, L_000002151f851f40, C4<0>, C4<0>;
L_000002151f7ec730 .functor AND 1, L_000002151f852bc0, L_000002151f7ec180, C4<1>, C4<1>;
L_000002151f7ec340 .functor NOT 1, L_000002151f7ec650, C4<0>, C4<0>, C4<0>;
v000002151f7e9310_0 .net "ALUOp", 3 0, v000002151f776e80_0;  1 drivers
v000002151f7e9950_0 .net "ALUResult", 31 0, v000002151f7e8af0_0;  1 drivers
v000002151f7e99f0_0 .net "ALUSrc", 0 0, v000002151f778780_0;  1 drivers
v000002151f7ed260_0 .net "ALUin2", 31 0, L_000002151f853700;  1 drivers
v000002151f7ed620_0 .net "MemReadEn", 0 0, v000002151f778320_0;  1 drivers
v000002151f7ee7a0_0 .net "MemWriteEn", 0 0, v000002151f777920_0;  1 drivers
v000002151f7eda80_0 .net "MemtoReg", 0 0, v000002151f778000_0;  1 drivers
v000002151f7eef20_0 .net "PC", 31 0, v000002151f7e8d70_0;  alias, 1 drivers
v000002151f7ed6c0_0 .net "PCPlus1", 31 0, L_000002151f83ceb0;  1 drivers
v000002151f7ed120_0 .net "PCsrc", 0 0, v000002151f7e89b0_0;  1 drivers
v000002151f7eefc0_0 .net "RegDst", 0 0, v000002151f7776a0_0;  1 drivers
v000002151f7eede0_0 .net "RegWriteEn", 0 0, v000002151f778960_0;  1 drivers
v000002151f7edc60_0 .net "WriteRegister", 4 0, L_000002151f83bb50;  1 drivers
v000002151f7ee200_0 .net *"_ivl_0", 0 0, L_000002151f7ec960;  1 drivers
L_000002151f7f3960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151f7ed8a0_0 .net/2u *"_ivl_10", 4 0, L_000002151f7f3960;  1 drivers
L_000002151f7f3d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ee8e0_0 .net *"_ivl_101", 15 0, L_000002151f7f3d50;  1 drivers
v000002151f7ed760_0 .net *"_ivl_102", 31 0, L_000002151f83c4b0;  1 drivers
L_000002151f7f3d98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7eeca0_0 .net *"_ivl_105", 25 0, L_000002151f7f3d98;  1 drivers
L_000002151f7f3de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7edd00_0 .net/2u *"_ivl_106", 31 0, L_000002151f7f3de0;  1 drivers
v000002151f7ee520_0 .net *"_ivl_108", 0 0, L_000002151f83c7d0;  1 drivers
L_000002151f7f3e28 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002151f7eeac0_0 .net/2u *"_ivl_110", 5 0, L_000002151f7f3e28;  1 drivers
v000002151f7edda0_0 .net *"_ivl_112", 0 0, L_000002151f83d6d0;  1 drivers
v000002151f7ed300_0 .net *"_ivl_115", 0 0, L_000002151f7eca40;  1 drivers
v000002151f7ede40_0 .net *"_ivl_116", 47 0, L_000002151f83c550;  1 drivers
L_000002151f7f3e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ed800_0 .net *"_ivl_119", 15 0, L_000002151f7f3e70;  1 drivers
L_000002151f7f39a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151f7edee0_0 .net/2u *"_ivl_12", 5 0, L_000002151f7f39a8;  1 drivers
v000002151f7ed3a0_0 .net *"_ivl_120", 47 0, L_000002151f83c910;  1 drivers
L_000002151f7f3eb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7eea20_0 .net *"_ivl_123", 15 0, L_000002151f7f3eb8;  1 drivers
v000002151f7ee840_0 .net *"_ivl_125", 0 0, L_000002151f83d130;  1 drivers
v000002151f7ee020_0 .net *"_ivl_126", 31 0, L_000002151f83d1d0;  1 drivers
v000002151f7eeb60_0 .net *"_ivl_128", 47 0, L_000002151f83c690;  1 drivers
v000002151f7ed440_0 .net *"_ivl_130", 47 0, L_000002151f83c870;  1 drivers
v000002151f7ed4e0_0 .net *"_ivl_132", 47 0, L_000002151f83c9b0;  1 drivers
v000002151f7ed940_0 .net *"_ivl_134", 47 0, L_000002151f83cd70;  1 drivers
v000002151f7ed9e0_0 .net *"_ivl_14", 0 0, L_000002151f7f2360;  1 drivers
v000002151f7eed40_0 .net *"_ivl_140", 0 0, L_000002151f7ec7a0;  1 drivers
L_000002151f7f3f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ed580_0 .net/2u *"_ivl_142", 31 0, L_000002151f7f3f48;  1 drivers
L_000002151f7f4020 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002151f7ee980_0 .net/2u *"_ivl_146", 5 0, L_000002151f7f4020;  1 drivers
v000002151f7ee0c0_0 .net *"_ivl_148", 0 0, L_000002151f83c230;  1 drivers
L_000002151f7f4068 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002151f7eec00_0 .net/2u *"_ivl_150", 5 0, L_000002151f7f4068;  1 drivers
v000002151f7eee80_0 .net *"_ivl_152", 0 0, L_000002151f83d810;  1 drivers
v000002151f7edb20_0 .net *"_ivl_155", 0 0, L_000002151f7ecb20;  1 drivers
L_000002151f7f40b0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002151f7ed1c0_0 .net/2u *"_ivl_156", 5 0, L_000002151f7f40b0;  1 drivers
v000002151f7edbc0_0 .net *"_ivl_158", 0 0, L_000002151f83bd30;  1 drivers
L_000002151f7f39f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002151f7ee160_0 .net/2u *"_ivl_16", 4 0, L_000002151f7f39f0;  1 drivers
v000002151f7edf80_0 .net *"_ivl_161", 0 0, L_000002151f7ecff0;  1 drivers
L_000002151f7f40f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ee2a0_0 .net/2u *"_ivl_162", 15 0, L_000002151f7f40f8;  1 drivers
v000002151f7ee5c0_0 .net *"_ivl_164", 31 0, L_000002151f83bab0;  1 drivers
v000002151f7ee340_0 .net *"_ivl_167", 0 0, L_000002151f83cff0;  1 drivers
v000002151f7ee3e0_0 .net *"_ivl_168", 15 0, L_000002151f83bbf0;  1 drivers
v000002151f7ee480_0 .net *"_ivl_170", 31 0, L_000002151f83bc90;  1 drivers
v000002151f7ee660_0 .net *"_ivl_174", 31 0, L_000002151f83c2d0;  1 drivers
L_000002151f7f4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ee700_0 .net *"_ivl_177", 25 0, L_000002151f7f4140;  1 drivers
L_000002151f7f4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef450_0 .net/2u *"_ivl_178", 31 0, L_000002151f7f4188;  1 drivers
v000002151f7f05d0_0 .net *"_ivl_180", 0 0, L_000002151f83d310;  1 drivers
L_000002151f7f41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0350_0 .net/2u *"_ivl_182", 5 0, L_000002151f7f41d0;  1 drivers
v000002151f7ef6d0_0 .net *"_ivl_184", 0 0, L_000002151f83d3b0;  1 drivers
L_000002151f7f4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151f7f0e90_0 .net/2u *"_ivl_186", 5 0, L_000002151f7f4218;  1 drivers
v000002151f7f0f30_0 .net *"_ivl_188", 0 0, L_000002151f851d60;  1 drivers
v000002151f7efbd0_0 .net *"_ivl_19", 4 0, L_000002151f7f2680;  1 drivers
v000002151f7ef8b0_0 .net *"_ivl_191", 0 0, L_000002151f7ece30;  1 drivers
v000002151f7eff90_0 .net *"_ivl_193", 0 0, L_000002151f7ec420;  1 drivers
L_000002151f7f4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151f7f0210_0 .net/2u *"_ivl_194", 5 0, L_000002151f7f4260;  1 drivers
v000002151f7f02b0_0 .net *"_ivl_196", 0 0, L_000002151f852d00;  1 drivers
L_000002151f7f42a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002151f7f0fd0_0 .net/2u *"_ivl_198", 31 0, L_000002151f7f42a8;  1 drivers
L_000002151f7f3918 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef770_0 .net/2u *"_ivl_2", 5 0, L_000002151f7f3918;  1 drivers
v000002151f7ef810_0 .net *"_ivl_20", 4 0, L_000002151f7f2720;  1 drivers
v000002151f7ef130_0 .net *"_ivl_200", 31 0, L_000002151f852c60;  1 drivers
v000002151f7efb30_0 .net *"_ivl_204", 31 0, L_000002151f852440;  1 drivers
L_000002151f7f42f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef1d0_0 .net *"_ivl_207", 25 0, L_000002151f7f42f0;  1 drivers
L_000002151f7f4338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef950_0 .net/2u *"_ivl_208", 31 0, L_000002151f7f4338;  1 drivers
v000002151f7f0030_0 .net *"_ivl_210", 0 0, L_000002151f852bc0;  1 drivers
L_000002151f7f4380 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef9f0_0 .net/2u *"_ivl_212", 5 0, L_000002151f7f4380;  1 drivers
v000002151f7f0670_0 .net *"_ivl_214", 0 0, L_000002151f853520;  1 drivers
L_000002151f7f43c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151f7ef4f0_0 .net/2u *"_ivl_216", 5 0, L_000002151f7f43c8;  1 drivers
v000002151f7efa90_0 .net *"_ivl_218", 0 0, L_000002151f851f40;  1 drivers
v000002151f7efc70_0 .net *"_ivl_221", 0 0, L_000002151f7ec180;  1 drivers
v000002151f7f03f0_0 .net *"_ivl_223", 0 0, L_000002151f7ec730;  1 drivers
L_000002151f7f4410 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151f7ef310_0 .net/2u *"_ivl_224", 5 0, L_000002151f7f4410;  1 drivers
v000002151f7f0530_0 .net *"_ivl_226", 0 0, L_000002151f852800;  1 drivers
v000002151f7efd10_0 .net *"_ivl_228", 31 0, L_000002151f852120;  1 drivers
v000002151f7ef270_0 .net *"_ivl_24", 0 0, L_000002151f7ecce0;  1 drivers
L_000002151f7f3a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0ad0_0 .net/2u *"_ivl_26", 4 0, L_000002151f7f3a38;  1 drivers
v000002151f7f0b70_0 .net *"_ivl_29", 4 0, L_000002151f7f2900;  1 drivers
v000002151f7efdb0_0 .net *"_ivl_32", 0 0, L_000002151f7ec8f0;  1 drivers
L_000002151f7f3a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002151f7ef590_0 .net/2u *"_ivl_34", 4 0, L_000002151f7f3a80;  1 drivers
v000002151f7efe50_0 .net *"_ivl_37", 4 0, L_000002151f7f2ae0;  1 drivers
v000002151f7f0df0_0 .net *"_ivl_40", 0 0, L_000002151f7ec880;  1 drivers
L_000002151f7f3ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7efef0_0 .net/2u *"_ivl_42", 15 0, L_000002151f7f3ac8;  1 drivers
v000002151f7ef3b0_0 .net *"_ivl_45", 15 0, L_000002151f83c370;  1 drivers
v000002151f7ef630_0 .net *"_ivl_48", 0 0, L_000002151f7ec5e0;  1 drivers
v000002151f7f0490_0 .net *"_ivl_5", 5 0, L_000002151f7f15a0;  1 drivers
L_000002151f7f3b10 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f00d0_0 .net/2u *"_ivl_50", 36 0, L_000002151f7f3b10;  1 drivers
L_000002151f7f3b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0710_0 .net/2u *"_ivl_52", 31 0, L_000002151f7f3b58;  1 drivers
v000002151f7f0170_0 .net *"_ivl_55", 4 0, L_000002151f83d4f0;  1 drivers
v000002151f7f07b0_0 .net *"_ivl_56", 36 0, L_000002151f83d090;  1 drivers
v000002151f7f0850_0 .net *"_ivl_58", 36 0, L_000002151f83ce10;  1 drivers
v000002151f7f08f0_0 .net *"_ivl_62", 0 0, L_000002151f7ec570;  1 drivers
L_000002151f7f3ba0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0990_0 .net/2u *"_ivl_64", 5 0, L_000002151f7f3ba0;  1 drivers
v000002151f7f0a30_0 .net *"_ivl_67", 5 0, L_000002151f83d630;  1 drivers
v000002151f7f0c10_0 .net *"_ivl_70", 0 0, L_000002151f7ec9d0;  1 drivers
L_000002151f7f3be8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0cb0_0 .net/2u *"_ivl_72", 57 0, L_000002151f7f3be8;  1 drivers
L_000002151f7f3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7f0d50_0 .net/2u *"_ivl_74", 31 0, L_000002151f7f3c30;  1 drivers
v000002151f7f1be0_0 .net *"_ivl_77", 25 0, L_000002151f83be70;  1 drivers
v000002151f7f2ea0_0 .net *"_ivl_78", 57 0, L_000002151f83bf10;  1 drivers
v000002151f7f2e00_0 .net *"_ivl_8", 0 0, L_000002151f7ec110;  1 drivers
v000002151f7f1780_0 .net *"_ivl_80", 57 0, L_000002151f83cb90;  1 drivers
L_000002151f7f3c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002151f7f2540_0 .net/2u *"_ivl_84", 31 0, L_000002151f7f3c78;  1 drivers
L_000002151f7f3cc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002151f7f2f40_0 .net/2u *"_ivl_88", 5 0, L_000002151f7f3cc0;  1 drivers
v000002151f7f2fe0_0 .net *"_ivl_90", 0 0, L_000002151f83c5f0;  1 drivers
L_000002151f7f3d08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002151f7f1c80_0 .net/2u *"_ivl_92", 5 0, L_000002151f7f3d08;  1 drivers
v000002151f7f18c0_0 .net *"_ivl_94", 0 0, L_000002151f83d590;  1 drivers
v000002151f7f1fa0_0 .net *"_ivl_97", 0 0, L_000002151f7ecc00;  1 drivers
v000002151f7f2220_0 .net *"_ivl_98", 47 0, L_000002151f83bfb0;  1 drivers
v000002151f7f22c0_0 .net "adderResult", 31 0, L_000002151f83d770;  1 drivers
v000002151f7f1820_0 .net "address", 31 0, L_000002151f83ca50;  1 drivers
v000002151f7f1960_0 .net "clk", 0 0, L_000002151f7ec650;  alias, 1 drivers
v000002151f7f1a00_0 .var "cycles_consumed", 31 0;
v000002151f7f1140_0 .net "extImm", 31 0, L_000002151f83bdd0;  1 drivers
v000002151f7f1b40_0 .net "funct", 5 0, L_000002151f83c410;  1 drivers
v000002151f7f11e0_0 .net "hlt", 0 0, v000002151f7779c0_0;  1 drivers
v000002151f7f1e60_0 .net "imm", 15 0, L_000002151f83b970;  1 drivers
v000002151f7f20e0_0 .net "immediate", 31 0, L_000002151f851ea0;  1 drivers
v000002151f7f1aa0_0 .net "input_clk", 0 0, v000002151f7f2b80_0;  1 drivers
v000002151f7f1d20_0 .net "instruction", 31 0, L_000002151f83d270;  1 drivers
v000002151f7f1460_0 .net "memoryReadData", 31 0, v000002151f7e8cd0_0;  1 drivers
v000002151f7f1dc0_0 .net "nextPC", 31 0, L_000002151f83caf0;  1 drivers
v000002151f7f13c0_0 .net "opcode", 5 0, L_000002151f7f2cc0;  1 drivers
v000002151f7f1320_0 .net "rd", 4 0, L_000002151f7f1640;  1 drivers
v000002151f7f25e0_0 .net "readData1", 31 0, L_000002151f7ecc70;  1 drivers
v000002151f7f2d60_0 .net "readData1_w", 31 0, L_000002151f852a80;  1 drivers
v000002151f7f16e0_0 .net "readData2", 31 0, L_000002151f7ecb90;  1 drivers
v000002151f7f29a0_0 .net "rs", 4 0, L_000002151f7f24a0;  1 drivers
v000002151f7f2a40_0 .net "rst", 0 0, v000002151f7f1500_0;  1 drivers
v000002151f7f1f00_0 .net "rt", 4 0, L_000002151f83d450;  1 drivers
v000002151f7f2400_0 .net "shamt", 31 0, L_000002151f83c730;  1 drivers
v000002151f7f2860_0 .net "wire_instruction", 31 0, L_000002151f7ecab0;  1 drivers
v000002151f7f2c20_0 .net "writeData", 31 0, L_000002151f851fe0;  1 drivers
v000002151f7f27c0_0 .net "zero", 0 0, L_000002151f8523a0;  1 drivers
L_000002151f7f15a0 .part L_000002151f83d270, 26, 6;
L_000002151f7f2cc0 .functor MUXZ 6, L_000002151f7f15a0, L_000002151f7f3918, L_000002151f7ec960, C4<>;
L_000002151f7f2360 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f39a8;
L_000002151f7f2680 .part L_000002151f83d270, 11, 5;
L_000002151f7f2720 .functor MUXZ 5, L_000002151f7f2680, L_000002151f7f39f0, L_000002151f7f2360, C4<>;
L_000002151f7f1640 .functor MUXZ 5, L_000002151f7f2720, L_000002151f7f3960, L_000002151f7ec110, C4<>;
L_000002151f7f2900 .part L_000002151f83d270, 21, 5;
L_000002151f7f24a0 .functor MUXZ 5, L_000002151f7f2900, L_000002151f7f3a38, L_000002151f7ecce0, C4<>;
L_000002151f7f2ae0 .part L_000002151f83d270, 16, 5;
L_000002151f83d450 .functor MUXZ 5, L_000002151f7f2ae0, L_000002151f7f3a80, L_000002151f7ec8f0, C4<>;
L_000002151f83c370 .part L_000002151f83d270, 0, 16;
L_000002151f83b970 .functor MUXZ 16, L_000002151f83c370, L_000002151f7f3ac8, L_000002151f7ec880, C4<>;
L_000002151f83d4f0 .part L_000002151f83d270, 6, 5;
L_000002151f83d090 .concat [ 5 32 0 0], L_000002151f83d4f0, L_000002151f7f3b58;
L_000002151f83ce10 .functor MUXZ 37, L_000002151f83d090, L_000002151f7f3b10, L_000002151f7ec5e0, C4<>;
L_000002151f83c730 .part L_000002151f83ce10, 0, 32;
L_000002151f83d630 .part L_000002151f83d270, 0, 6;
L_000002151f83c410 .functor MUXZ 6, L_000002151f83d630, L_000002151f7f3ba0, L_000002151f7ec570, C4<>;
L_000002151f83be70 .part L_000002151f83d270, 0, 26;
L_000002151f83bf10 .concat [ 26 32 0 0], L_000002151f83be70, L_000002151f7f3c30;
L_000002151f83cb90 .functor MUXZ 58, L_000002151f83bf10, L_000002151f7f3be8, L_000002151f7ec9d0, C4<>;
L_000002151f83ca50 .part L_000002151f83cb90, 0, 32;
L_000002151f83ceb0 .arith/sum 32, v000002151f7e8d70_0, L_000002151f7f3c78;
L_000002151f83c5f0 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f3cc0;
L_000002151f83d590 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f3d08;
L_000002151f83bfb0 .concat [ 32 16 0 0], L_000002151f83ca50, L_000002151f7f3d50;
L_000002151f83c4b0 .concat [ 6 26 0 0], L_000002151f7f2cc0, L_000002151f7f3d98;
L_000002151f83c7d0 .cmp/eq 32, L_000002151f83c4b0, L_000002151f7f3de0;
L_000002151f83d6d0 .cmp/eq 6, L_000002151f83c410, L_000002151f7f3e28;
L_000002151f83c550 .concat [ 32 16 0 0], L_000002151f7ecc70, L_000002151f7f3e70;
L_000002151f83c910 .concat [ 32 16 0 0], v000002151f7e8d70_0, L_000002151f7f3eb8;
L_000002151f83d130 .part L_000002151f83b970, 15, 1;
LS_000002151f83d1d0_0_0 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_4 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_8 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_12 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_16 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_20 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_24 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_0_28 .concat [ 1 1 1 1], L_000002151f83d130, L_000002151f83d130, L_000002151f83d130, L_000002151f83d130;
LS_000002151f83d1d0_1_0 .concat [ 4 4 4 4], LS_000002151f83d1d0_0_0, LS_000002151f83d1d0_0_4, LS_000002151f83d1d0_0_8, LS_000002151f83d1d0_0_12;
LS_000002151f83d1d0_1_4 .concat [ 4 4 4 4], LS_000002151f83d1d0_0_16, LS_000002151f83d1d0_0_20, LS_000002151f83d1d0_0_24, LS_000002151f83d1d0_0_28;
L_000002151f83d1d0 .concat [ 16 16 0 0], LS_000002151f83d1d0_1_0, LS_000002151f83d1d0_1_4;
L_000002151f83c690 .concat [ 16 32 0 0], L_000002151f83b970, L_000002151f83d1d0;
L_000002151f83c870 .arith/sum 48, L_000002151f83c910, L_000002151f83c690;
L_000002151f83c9b0 .functor MUXZ 48, L_000002151f83c870, L_000002151f83c550, L_000002151f7eca40, C4<>;
L_000002151f83cd70 .functor MUXZ 48, L_000002151f83c9b0, L_000002151f83bfb0, L_000002151f7ecc00, C4<>;
L_000002151f83d770 .part L_000002151f83cd70, 0, 32;
L_000002151f83caf0 .functor MUXZ 32, L_000002151f83ceb0, L_000002151f83d770, v000002151f7e89b0_0, C4<>;
L_000002151f83d270 .functor MUXZ 32, L_000002151f7ecab0, L_000002151f7f3f48, L_000002151f7ec7a0, C4<>;
L_000002151f83c230 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f4020;
L_000002151f83d810 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f4068;
L_000002151f83bd30 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f40b0;
L_000002151f83bab0 .concat [ 16 16 0 0], L_000002151f83b970, L_000002151f7f40f8;
L_000002151f83cff0 .part L_000002151f83b970, 15, 1;
LS_000002151f83bbf0_0_0 .concat [ 1 1 1 1], L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0;
LS_000002151f83bbf0_0_4 .concat [ 1 1 1 1], L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0;
LS_000002151f83bbf0_0_8 .concat [ 1 1 1 1], L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0;
LS_000002151f83bbf0_0_12 .concat [ 1 1 1 1], L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0, L_000002151f83cff0;
L_000002151f83bbf0 .concat [ 4 4 4 4], LS_000002151f83bbf0_0_0, LS_000002151f83bbf0_0_4, LS_000002151f83bbf0_0_8, LS_000002151f83bbf0_0_12;
L_000002151f83bc90 .concat [ 16 16 0 0], L_000002151f83b970, L_000002151f83bbf0;
L_000002151f83bdd0 .functor MUXZ 32, L_000002151f83bc90, L_000002151f83bab0, L_000002151f7ecff0, C4<>;
L_000002151f83c2d0 .concat [ 6 26 0 0], L_000002151f7f2cc0, L_000002151f7f4140;
L_000002151f83d310 .cmp/eq 32, L_000002151f83c2d0, L_000002151f7f4188;
L_000002151f83d3b0 .cmp/eq 6, L_000002151f83c410, L_000002151f7f41d0;
L_000002151f851d60 .cmp/eq 6, L_000002151f83c410, L_000002151f7f4218;
L_000002151f852d00 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f4260;
L_000002151f852c60 .functor MUXZ 32, L_000002151f83bdd0, L_000002151f7f42a8, L_000002151f852d00, C4<>;
L_000002151f851ea0 .functor MUXZ 32, L_000002151f852c60, L_000002151f83c730, L_000002151f7ec420, C4<>;
L_000002151f852440 .concat [ 6 26 0 0], L_000002151f7f2cc0, L_000002151f7f42f0;
L_000002151f852bc0 .cmp/eq 32, L_000002151f852440, L_000002151f7f4338;
L_000002151f853520 .cmp/eq 6, L_000002151f83c410, L_000002151f7f4380;
L_000002151f851f40 .cmp/eq 6, L_000002151f83c410, L_000002151f7f43c8;
L_000002151f852800 .cmp/eq 6, L_000002151f7f2cc0, L_000002151f7f4410;
L_000002151f852120 .functor MUXZ 32, L_000002151f7ecc70, v000002151f7e8d70_0, L_000002151f852800, C4<>;
L_000002151f852a80 .functor MUXZ 32, L_000002151f852120, L_000002151f7ecb90, L_000002151f7ec730, C4<>;
S_000002151f770250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002151f7845d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002151f7ec6c0 .functor NOT 1, v000002151f778780_0, C4<0>, C4<0>, C4<0>;
v000002151f777ba0_0 .net *"_ivl_0", 0 0, L_000002151f7ec6c0;  1 drivers
v000002151f777880_0 .net "in1", 31 0, L_000002151f7ecb90;  alias, 1 drivers
v000002151f7772e0_0 .net "in2", 31 0, L_000002151f851ea0;  alias, 1 drivers
v000002151f777380_0 .net "out", 31 0, L_000002151f853700;  alias, 1 drivers
v000002151f777600_0 .net "s", 0 0, v000002151f778780_0;  alias, 1 drivers
L_000002151f853700 .functor MUXZ 32, L_000002151f851ea0, L_000002151f7ecb90, L_000002151f7ec6c0, C4<>;
S_000002151f7140c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002151f7ae2e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002151f7ae318 .param/l "add" 0 4 5, C4<100000>;
P_000002151f7ae350 .param/l "addi" 0 4 8, C4<001000>;
P_000002151f7ae388 .param/l "addu" 0 4 5, C4<100001>;
P_000002151f7ae3c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002151f7ae3f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002151f7ae430 .param/l "beq" 0 4 10, C4<000100>;
P_000002151f7ae468 .param/l "bne" 0 4 10, C4<000101>;
P_000002151f7ae4a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151f7ae4d8 .param/l "j" 0 4 12, C4<000010>;
P_000002151f7ae510 .param/l "jal" 0 4 12, C4<000011>;
P_000002151f7ae548 .param/l "jr" 0 4 6, C4<001000>;
P_000002151f7ae580 .param/l "lw" 0 4 8, C4<100011>;
P_000002151f7ae5b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151f7ae5f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002151f7ae628 .param/l "ori" 0 4 8, C4<001101>;
P_000002151f7ae660 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151f7ae698 .param/l "sll" 0 4 6, C4<000000>;
P_000002151f7ae6d0 .param/l "slt" 0 4 5, C4<101010>;
P_000002151f7ae708 .param/l "slti" 0 4 8, C4<101010>;
P_000002151f7ae740 .param/l "srl" 0 4 6, C4<000010>;
P_000002151f7ae778 .param/l "sub" 0 4 5, C4<100010>;
P_000002151f7ae7b0 .param/l "subu" 0 4 5, C4<100011>;
P_000002151f7ae7e8 .param/l "sw" 0 4 8, C4<101011>;
P_000002151f7ae820 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151f7ae858 .param/l "xori" 0 4 8, C4<001110>;
v000002151f776e80_0 .var "ALUOp", 3 0;
v000002151f778780_0 .var "ALUSrc", 0 0;
v000002151f778320_0 .var "MemReadEn", 0 0;
v000002151f777920_0 .var "MemWriteEn", 0 0;
v000002151f778000_0 .var "MemtoReg", 0 0;
v000002151f7776a0_0 .var "RegDst", 0 0;
v000002151f778960_0 .var "RegWriteEn", 0 0;
v000002151f776ac0_0 .net "funct", 5 0, L_000002151f83c410;  alias, 1 drivers
v000002151f7779c0_0 .var "hlt", 0 0;
v000002151f776b60_0 .net "opcode", 5 0, L_000002151f7f2cc0;  alias, 1 drivers
v000002151f7771a0_0 .net "rst", 0 0, v000002151f7f1500_0;  alias, 1 drivers
E_000002151f784ad0 .event anyedge, v000002151f7771a0_0, v000002151f776b60_0, v000002151f776ac0_0;
S_000002151f714310 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002151f784690 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002151f7ecab0 .functor BUFZ 32, L_000002151f83ba10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002151f777b00_0 .net "Data_Out", 31 0, L_000002151f7ecab0;  alias, 1 drivers
v000002151f777ce0 .array "InstMem", 2047 0, 31 0;
v000002151f7785a0_0 .net *"_ivl_0", 31 0, L_000002151f83ba10;  1 drivers
v000002151f776ca0_0 .net *"_ivl_3", 10 0, L_000002151f83c050;  1 drivers
v000002151f777c40_0 .net *"_ivl_4", 12 0, L_000002151f83c0f0;  1 drivers
L_000002151f7f3f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151f777d80_0 .net *"_ivl_7", 1 0, L_000002151f7f3f00;  1 drivers
v000002151f777e20_0 .net "addr", 31 0, v000002151f7e8d70_0;  alias, 1 drivers
v000002151f777f60_0 .var/i "i", 31 0;
L_000002151f83ba10 .array/port v000002151f777ce0, L_000002151f83c0f0;
L_000002151f83c050 .part v000002151f7e8d70_0, 0, 11;
L_000002151f83c0f0 .concat [ 11 2 0 0], L_000002151f83c050, L_000002151f7f3f00;
S_000002151f6c29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002151f7ecc70 .functor BUFZ 32, L_000002151f83cc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002151f7ecb90 .functor BUFZ 32, L_000002151f83ccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002151f777060_0 .net *"_ivl_0", 31 0, L_000002151f83cc30;  1 drivers
v000002151f777100_0 .net *"_ivl_10", 6 0, L_000002151f83cf50;  1 drivers
L_000002151f7f3fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151f754d00_0 .net *"_ivl_13", 1 0, L_000002151f7f3fd8;  1 drivers
v000002151f756100_0 .net *"_ivl_2", 6 0, L_000002151f83c190;  1 drivers
L_000002151f7f3f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002151f7e8f50_0 .net *"_ivl_5", 1 0, L_000002151f7f3f90;  1 drivers
v000002151f7e8ff0_0 .net *"_ivl_8", 31 0, L_000002151f83ccd0;  1 drivers
v000002151f7e9b30_0 .net "clk", 0 0, L_000002151f7ec650;  alias, 1 drivers
v000002151f7e9d10_0 .var/i "i", 31 0;
v000002151f7e9770_0 .net "readData1", 31 0, L_000002151f7ecc70;  alias, 1 drivers
v000002151f7e94f0_0 .net "readData2", 31 0, L_000002151f7ecb90;  alias, 1 drivers
v000002151f7e9ef0_0 .net "readRegister1", 4 0, L_000002151f7f24a0;  alias, 1 drivers
v000002151f7e8410_0 .net "readRegister2", 4 0, L_000002151f83d450;  alias, 1 drivers
v000002151f7e9450 .array "registers", 31 0, 31 0;
v000002151f7e8690_0 .net "rst", 0 0, v000002151f7f1500_0;  alias, 1 drivers
v000002151f7e93b0_0 .net "we", 0 0, v000002151f778960_0;  alias, 1 drivers
v000002151f7e8a50_0 .net "writeData", 31 0, L_000002151f851fe0;  alias, 1 drivers
v000002151f7e9270_0 .net "writeRegister", 4 0, L_000002151f83bb50;  alias, 1 drivers
E_000002151f7846d0/0 .event negedge, v000002151f7771a0_0;
E_000002151f7846d0/1 .event posedge, v000002151f7e9b30_0;
E_000002151f7846d0 .event/or E_000002151f7846d0/0, E_000002151f7846d0/1;
L_000002151f83cc30 .array/port v000002151f7e9450, L_000002151f83c190;
L_000002151f83c190 .concat [ 5 2 0 0], L_000002151f7f24a0, L_000002151f7f3f90;
L_000002151f83ccd0 .array/port v000002151f7e9450, L_000002151f83cf50;
L_000002151f83cf50 .concat [ 5 2 0 0], L_000002151f83d450, L_000002151f7f3fd8;
S_000002151f6c2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002151f6c29c0;
 .timescale 0 0;
v000002151f776f20_0 .var/i "i", 31 0;
S_000002151f712770 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002151f784650 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002151f7ec500 .functor NOT 1, v000002151f7776a0_0, C4<0>, C4<0>, C4<0>;
v000002151f7e9810_0 .net *"_ivl_0", 0 0, L_000002151f7ec500;  1 drivers
v000002151f7e8b90_0 .net "in1", 4 0, L_000002151f83d450;  alias, 1 drivers
v000002151f7e9590_0 .net "in2", 4 0, L_000002151f7f1640;  alias, 1 drivers
v000002151f7e9bd0_0 .net "out", 4 0, L_000002151f83bb50;  alias, 1 drivers
v000002151f7e9c70_0 .net "s", 0 0, v000002151f7776a0_0;  alias, 1 drivers
L_000002151f83bb50 .functor MUXZ 5, L_000002151f7f1640, L_000002151f83d450, L_000002151f7ec500, C4<>;
S_000002151f712900 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002151f783bd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002151f7ec810 .functor NOT 1, v000002151f778000_0, C4<0>, C4<0>, C4<0>;
v000002151f7e9db0_0 .net *"_ivl_0", 0 0, L_000002151f7ec810;  1 drivers
v000002151f7e87d0_0 .net "in1", 31 0, v000002151f7e8af0_0;  alias, 1 drivers
v000002151f7e96d0_0 .net "in2", 31 0, v000002151f7e8cd0_0;  alias, 1 drivers
v000002151f7e9630_0 .net "out", 31 0, L_000002151f851fe0;  alias, 1 drivers
v000002151f7e8910_0 .net "s", 0 0, v000002151f778000_0;  alias, 1 drivers
L_000002151f851fe0 .functor MUXZ 32, v000002151f7e8cd0_0, v000002151f7e8af0_0, L_000002151f7ec810, C4<>;
S_000002151f6fe9f0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002151f6feb80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002151f6febb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002151f6febf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002151f6fec28 .param/l "OR" 0 9 12, C4<0011>;
P_000002151f6fec60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002151f6fec98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002151f6fecd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002151f6fed08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002151f6fed40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002151f6fed78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002151f6fedb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002151f6fede8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002151f7f4458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002151f7e8370_0 .net/2u *"_ivl_0", 31 0, L_000002151f7f4458;  1 drivers
v000002151f7e8870_0 .net "opSel", 3 0, v000002151f776e80_0;  alias, 1 drivers
v000002151f7e80f0_0 .net "operand1", 31 0, L_000002151f852a80;  alias, 1 drivers
v000002151f7e9e50_0 .net "operand2", 31 0, L_000002151f853700;  alias, 1 drivers
v000002151f7e8af0_0 .var "result", 31 0;
v000002151f7e8c30_0 .net "zero", 0 0, L_000002151f8523a0;  alias, 1 drivers
E_000002151f7847d0 .event anyedge, v000002151f776e80_0, v000002151f7e80f0_0, v000002151f777380_0;
L_000002151f8523a0 .cmp/eq 32, v000002151f7e8af0_0, L_000002151f7f4458;
S_000002151f72f470 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002151f7ae8a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002151f7ae8d8 .param/l "add" 0 4 5, C4<100000>;
P_000002151f7ae910 .param/l "addi" 0 4 8, C4<001000>;
P_000002151f7ae948 .param/l "addu" 0 4 5, C4<100001>;
P_000002151f7ae980 .param/l "and_" 0 4 5, C4<100100>;
P_000002151f7ae9b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002151f7ae9f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002151f7aea28 .param/l "bne" 0 4 10, C4<000101>;
P_000002151f7aea60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002151f7aea98 .param/l "j" 0 4 12, C4<000010>;
P_000002151f7aead0 .param/l "jal" 0 4 12, C4<000011>;
P_000002151f7aeb08 .param/l "jr" 0 4 6, C4<001000>;
P_000002151f7aeb40 .param/l "lw" 0 4 8, C4<100011>;
P_000002151f7aeb78 .param/l "nor_" 0 4 5, C4<100111>;
P_000002151f7aebb0 .param/l "or_" 0 4 5, C4<100101>;
P_000002151f7aebe8 .param/l "ori" 0 4 8, C4<001101>;
P_000002151f7aec20 .param/l "sgt" 0 4 6, C4<101011>;
P_000002151f7aec58 .param/l "sll" 0 4 6, C4<000000>;
P_000002151f7aec90 .param/l "slt" 0 4 5, C4<101010>;
P_000002151f7aecc8 .param/l "slti" 0 4 8, C4<101010>;
P_000002151f7aed00 .param/l "srl" 0 4 6, C4<000010>;
P_000002151f7aed38 .param/l "sub" 0 4 5, C4<100010>;
P_000002151f7aed70 .param/l "subu" 0 4 5, C4<100011>;
P_000002151f7aeda8 .param/l "sw" 0 4 8, C4<101011>;
P_000002151f7aede0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002151f7aee18 .param/l "xori" 0 4 8, C4<001110>;
v000002151f7e89b0_0 .var "PCsrc", 0 0;
v000002151f7e98b0_0 .net "funct", 5 0, L_000002151f83c410;  alias, 1 drivers
v000002151f7e9f90_0 .net "opcode", 5 0, L_000002151f7f2cc0;  alias, 1 drivers
v000002151f7e82d0_0 .net "operand1", 31 0, L_000002151f7ecc70;  alias, 1 drivers
v000002151f7e8230_0 .net "operand2", 31 0, L_000002151f853700;  alias, 1 drivers
v000002151f7e8190_0 .net "rst", 0 0, v000002151f7f1500_0;  alias, 1 drivers
E_000002151f784290/0 .event anyedge, v000002151f7771a0_0, v000002151f776b60_0, v000002151f7e9770_0, v000002151f777380_0;
E_000002151f784290/1 .event anyedge, v000002151f776ac0_0;
E_000002151f784290 .event/or E_000002151f784290/0, E_000002151f784290/1;
S_000002151f72f600 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002151f7e84b0 .array "DataMem", 2047 0, 31 0;
v000002151f7e9090_0 .net "address", 31 0, v000002151f7e8af0_0;  alias, 1 drivers
v000002151f7e9a90_0 .net "clock", 0 0, L_000002151f7ec340;  1 drivers
v000002151f7e8730_0 .net "data", 31 0, L_000002151f7ecb90;  alias, 1 drivers
v000002151f7e9130_0 .var/i "i", 31 0;
v000002151f7e8cd0_0 .var "q", 31 0;
v000002151f7e8550_0 .net "rden", 0 0, v000002151f778320_0;  alias, 1 drivers
v000002151f7e91d0_0 .net "wren", 0 0, v000002151f777920_0;  alias, 1 drivers
E_000002151f783ed0 .event posedge, v000002151f7e9a90_0;
S_000002151f6f6ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002151f7700c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002151f783f90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002151f7e85f0_0 .net "PCin", 31 0, L_000002151f83caf0;  alias, 1 drivers
v000002151f7e8d70_0 .var "PCout", 31 0;
v000002151f7e8e10_0 .net "clk", 0 0, L_000002151f7ec650;  alias, 1 drivers
v000002151f7e8eb0_0 .net "rst", 0 0, v000002151f7f1500_0;  alias, 1 drivers
    .scope S_000002151f72f470;
T_0 ;
    %wait E_000002151f784290;
    %load/vec4 v000002151f7e8190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002151f7e89b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002151f7e9f90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002151f7e82d0_0;
    %load/vec4 v000002151f7e8230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002151f7e9f90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002151f7e82d0_0;
    %load/vec4 v000002151f7e8230_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002151f7e9f90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002151f7e9f90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002151f7e9f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002151f7e98b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002151f7e89b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002151f6f6ac0;
T_1 ;
    %wait E_000002151f7846d0;
    %load/vec4 v000002151f7e8eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002151f7e8d70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002151f7e85f0_0;
    %assign/vec4 v000002151f7e8d70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002151f714310;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151f777f60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002151f777f60_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151f777f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %load/vec4 v000002151f777f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151f777f60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f777ce0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002151f7140c0;
T_3 ;
    %wait E_000002151f784ad0;
    %load/vec4 v000002151f7771a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002151f7779c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151f778780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151f778960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151f777920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151f778000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002151f778320_0, 0;
    %assign/vec4 v000002151f7776a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002151f7779c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002151f776e80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002151f778780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151f778960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151f777920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151f778000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002151f778320_0, 0, 1;
    %store/vec4 v000002151f7776a0_0, 0, 1;
    %load/vec4 v000002151f776b60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f7779c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f7776a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %load/vec4 v000002151f776ac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f7776a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002151f7776a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778000_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f777920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002151f778780_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002151f776e80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002151f6c29c0;
T_4 ;
    %wait E_000002151f7846d0;
    %fork t_1, S_000002151f6c2b50;
    %jmp t_0;
    .scope S_000002151f6c2b50;
t_1 ;
    %load/vec4 v000002151f7e8690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151f776f20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002151f776f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151f776f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e9450, 0, 4;
    %load/vec4 v000002151f776f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151f776f20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002151f7e93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002151f7e8a50_0;
    %load/vec4 v000002151f7e9270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e9450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e9450, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002151f6c29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002151f6c29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151f7e9d10_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002151f7e9d10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002151f7e9d10_0;
    %ix/getv/s 4, v000002151f7e9d10_0;
    %load/vec4a v000002151f7e9450, 4;
    %ix/getv/s 4, v000002151f7e9d10_0;
    %load/vec4a v000002151f7e9450, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002151f7e9d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151f7e9d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002151f6fe9f0;
T_6 ;
    %wait E_000002151f7847d0;
    %load/vec4 v000002151f7e8870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %add;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %sub;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %and;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %or;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %xor;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %or;
    %inv;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002151f7e80f0_0;
    %load/vec4 v000002151f7e9e50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002151f7e9e50_0;
    %load/vec4 v000002151f7e80f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002151f7e80f0_0;
    %ix/getv 4, v000002151f7e9e50_0;
    %shiftl 4;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002151f7e80f0_0;
    %ix/getv 4, v000002151f7e9e50_0;
    %shiftr 4;
    %assign/vec4 v000002151f7e8af0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002151f72f600;
T_7 ;
    %wait E_000002151f783ed0;
    %load/vec4 v000002151f7e8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002151f7e9090_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002151f7e84b0, 4;
    %assign/vec4 v000002151f7e8cd0_0, 0;
T_7.0 ;
    %load/vec4 v000002151f7e91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002151f7e8730_0;
    %ix/getv 3, v000002151f7e9090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002151f72f600;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151f7e9130_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002151f7e9130_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002151f7e9130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %load/vec4 v000002151f7e9130_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151f7e9130_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002151f7e84b0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002151f72f600;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002151f7e9130_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002151f7e9130_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002151f7e9130_0;
    %load/vec4a v000002151f7e84b0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002151f7e9130_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002151f7e9130_0;
    %addi 1, 0, 32;
    %store/vec4 v000002151f7e9130_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002151f7700c0;
T_10 ;
    %wait E_000002151f7846d0;
    %load/vec4 v000002151f7f2a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002151f7f1a00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002151f7f1a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002151f7f1a00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002151f76fda0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151f7f2b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151f7f1500_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002151f76fda0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002151f7f2b80_0;
    %inv;
    %assign/vec4 v000002151f7f2b80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002151f76fda0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002151f7f1500_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002151f7f1500_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002151f7f2180_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
