/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_15z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_17z) & (celloutsig_1_17z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((in_data[106] | celloutsig_1_3z) & (celloutsig_1_17z | celloutsig_1_12z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_1z) & (in_data[61] | in_data[43]));
  assign celloutsig_0_15z = ~((celloutsig_0_5z | celloutsig_0_10z) & (celloutsig_0_12z | celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[178] | in_data[119]) & (in_data[128] | in_data[149]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[134]) & (celloutsig_1_2z | in_data[164]));
  reg [5:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 6'h00;
    else _11_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _01_[5:2], _00_, _01_[0] } = _11_;
  assign celloutsig_0_3z = { in_data[93:80], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } && in_data[49:32];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } && { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z } && { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_1_14z = { in_data[160], celloutsig_1_10z, celloutsig_1_8z } && { in_data[116:115], celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[115:105], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } && { in_data[168:161], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_17z = { in_data[158:155], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_9z } && { in_data[186:185], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[35:26] && { _01_[5:2], _00_, _01_[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[6:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } && { in_data[12], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, _01_[5:2], _00_, _01_[0] };
  assign celloutsig_0_10z = { in_data[54:52], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_18z = { _01_[3:2], celloutsig_0_15z } && { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } && { in_data[81:78], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[142:138] && { in_data[154:151], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[177:173], celloutsig_1_1z } && { in_data[122:119], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[109:106], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } && in_data[176:169];
  assign celloutsig_1_7z = { in_data[174], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[121:120], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z } && { in_data[167:160], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[91] & ~(in_data[1]);
  assign celloutsig_1_11z = celloutsig_1_4z & ~(celloutsig_1_9z);
  assign celloutsig_0_6z = celloutsig_0_1z & ~(_01_[0]);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_1z = in_data[89] & ~(in_data[49]);
  assign celloutsig_0_17z = celloutsig_0_5z & ~(celloutsig_0_6z);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(in_data[147]);
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_6z);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
