

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Thu Apr 27 17:25:14 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+----------+---------+-----------+-------------+-----+
    |         Modules         | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |          |         |           |             |     |
    |         & Loops         | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|   BRAM   |   DSP   |     FF    |     LUT     | URAM|
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+----------+---------+-----------+-------------+-----+
    |+ tiled_conv             |     -|  0.00|  19336383|  1.934e+08|         -|  19336384|     -|        no|  50 (17%)|  10 (4%)|  9067 (8%)|  14445 (27%)|    -|
    | + conv1d_1              |     -|  0.00|    652360|  6.524e+06|         -|    652360|     -|        no|         -|        -|  552 (~0%)|     722 (1%)|    -|
    |  o VITIS_LOOP_29_1      |     -|  7.30|    652353|  6.524e+06|     20386|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_31_2     |     -|  7.30|     20383|  2.038e+05|       109|         -|   187|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_34_3    |     -|  7.30|       100|  1.000e+03|        20|         -|     5|        no|         -|        -|          -|            -|    -|
    | + max_pooling1          |     -|  0.19|     64833|  6.483e+05|         -|     64833|     -|        no|         -|        -|  185 (~0%)|    322 (~0%)|    -|
    |  o VITIS_LOOP_149_1     |     -|  7.30|     64832|  6.483e+05|      2026|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_151_2    |     -|  7.30|      2024|  2.024e+04|        22|         -|    92|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_156_3   |     -|  7.30|        20|    200.000|         4|         -|     5|        no|         -|        -|          -|            -|    -|
    | + conv1d_2              |     -|  0.00|   9476840|  9.477e+07|         -|   9476840|     -|        no|         -|        -|  626 (~0%)|     781 (1%)|    -|
    |  o VITIS_LOOP_75_1      |     -|  7.30|   9476833|  9.477e+07|    296151|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_76_2     |     -|  7.30|    296148|  2.961e+06|      3219|         -|    92|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_77_3    |     -|  7.30|      3210|  3.210e+04|       642|         -|     5|        no|         -|        -|          -|            -|    -|
    |     o VITIS_LOOP_79_4   |     -|  7.30|       640|  6.400e+03|        20|         -|    32|        no|         -|        -|          -|            -|    -|
    | + max_pooling2          |     -|  0.19|     31041|  3.104e+05|         -|     31041|     -|        no|         -|        -|  176 (~0%)|    317 (~0%)|    -|
    |  o VITIS_LOOP_183_1     |     -|  7.30|     31040|  3.104e+05|       970|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_185_2    |     -|  7.30|       968|  9.680e+03|        22|         -|    44|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_190_3   |     -|  7.30|        20|    200.000|         4|         -|     5|        no|         -|        -|          -|            -|    -|
    | + conv1d_3_4            |     -|  0.00|   4532456|  4.532e+07|         -|   4532456|     -|        no|         -|   5 (2%)|  964 (~0%)|    1490 (2%)|    -|
    |  o VITIS_LOOP_113_1     |     -|  7.30|   4532449|  4.532e+07|    141639|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_114_2    |     -|  7.30|    141636|  1.416e+06|      3219|         -|    44|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_115_3   |     -|  7.30|      3210|  3.210e+04|       642|         -|     5|        no|         -|        -|          -|            -|    -|
    |     o VITIS_LOOP_116_4  |     -|  7.30|       640|  6.400e+03|        20|         -|    32|        no|         -|        -|          -|            -|    -|
    | + max_pooling3          |     -|  0.19|     14145|  1.414e+05|         -|     14145|     -|        no|         -|        -|  155 (~0%)|    308 (~0%)|    -|
    |  o VITIS_LOOP_217_1     |     -|  7.30|     14144|  1.414e+05|       442|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_219_2    |     -|  7.30|       440|  4.400e+03|        22|         -|    20|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_224_3   |     -|  7.30|        20|    200.000|         4|         -|     5|        no|         -|        -|          -|            -|    -|
    | + max_pooling4          |     -|  0.19|      5697|  5.697e+04|         -|      5697|     -|        no|         -|        -|  121 (~0%)|    289 (~0%)|    -|
    |  o VITIS_LOOP_251_1     |     -|  7.30|      5696|  5.696e+04|       178|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_253_2    |     -|  7.30|       176|  1.760e+03|        22|         -|     8|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_258_3   |     -|  7.30|        20|    200.000|         4|         -|     5|        no|         -|        -|          -|            -|    -|
    | + max_pooling5          |     -|  0.19|      1473|  1.473e+04|         -|      1473|     -|        no|         -|        -|  110 (~0%)|    256 (~0%)|    -|
    |  o VITIS_LOOP_285_1     |     -|  7.30|      1472|  1.472e+04|        46|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_287_2    |     -|  7.30|        44|    440.000|        22|         -|     2|        no|         -|        -|          -|            -|    -|
    |    o VITIS_LOOP_292_3   |     -|  7.30|        20|    200.000|         4|         -|     5|        no|         -|        -|          -|            -|    -|
    | + dense1                |     -|  0.00|     23042|  2.304e+05|         -|     23042|     -|        no|         -|        -|  524 (~0%)|    484 (~0%)|    -|
    |  o VITIS_LOOP_333_1     |     -|  7.30|     22880|  2.288e+05|       715|         -|    32|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_335_2    |     -|  7.30|       704|  7.040e+03|        11|         -|    64|        no|         -|        -|          -|            -|    -|
    |  o VITIS_LOOP_341_3     |     -|  7.30|       160|  1.600e+03|         5|         -|    32|        no|         -|        -|          -|            -|    -|
    | + dense2                |     -|  0.00|      1826|  1.826e+04|         -|      1826|     -|        no|         -|        -|  460 (~0%)|    413 (~0%)|    -|
    |  o VITIS_LOOP_355_1     |     -|  7.30|      1820|  1.820e+04|       364|         -|     5|        no|         -|        -|          -|            -|    -|
    |   o VITIS_LOOP_357_2    |     -|  7.30|       352|  3.520e+03|        11|         -|    32|        no|         -|        -|          -|            -|    -|
    | o VITIS_LOOP_315_1      |     -|  7.30|       192|  1.920e+03|         6|         -|    32|        no|         -|        -|          -|            -|    -|
    |  o VITIS_LOOP_316_2     |     -|  7.30|         4|     40.000|         2|         -|     2|        no|         -|        -|          -|            -|    -|
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+----------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_c_bias   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_c_weight | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_dense    | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_fm       | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| Interface     | Register                   | Offset | Width | Access | Description                             | Bit Fields                                                           |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                       | 0x00   | 32    | RW     | Control signals                         | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                       | 0x04   | 32    | RW     | Global Interrupt Enable Register        | 0=Enable                                                             |
| s_axi_control | IP_IER                     | 0x08   | 32    | RW     | IP Interrupt Enable Register            | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR                     | 0x0c   | 32    | RW     | IP Interrupt Status Register            | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_feature_map_1        | 0x10   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | input_feature_map_2        | 0x14   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_1 | 0x1c   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_2 | 0x20   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_1    | 0x28   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_2    | 0x2c   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_1 | 0x34   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_2 | 0x38   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_1    | 0x40   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_2    | 0x44   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_1 | 0x4c   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_2 | 0x50   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_1    | 0x58   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_2    | 0x5c   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_1 | 0x64   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_2 | 0x68   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_1    | 0x70   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_2    | 0x74   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_dense1_weights_1      | 0x7c   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_weights_2      | 0x80   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_bias_1         | 0x88   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense1_bias_2         | 0x8c   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense2_weights_1      | 0x94   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_weights_2      | 0x98   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_bias_1         | 0xa0   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | fixp_dense2_bias_2         | 0xa4   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | output_feature_map_1       | 0xac   | 32    | W      | Data signal of output_feature_map       |                                                                      |
| s_axi_control | output_feature_map_2       | 0xb0   | 32    | W      | Data signal of output_feature_map       |                                                                      |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------------+-----------+----------+
| Argument                 | Direction | Datatype |
+--------------------------+-----------+----------+
| input_feature_map        | inout     | float*   |
| fixp_conv_layer_weights1 | in        | float*   |
| fixp_conv_layer_bias1    | in        | float*   |
| fixp_conv_layer_weights2 | in        | float*   |
| fixp_conv_layer_bias2    | in        | float*   |
| fixp_conv_layer_weights3 | in        | float*   |
| fixp_conv_layer_bias3    | in        | float*   |
| fixp_conv_layer_weights4 | in        | float*   |
| fixp_conv_layer_bias4    | in        | float*   |
| fixp_dense1_weights      | in        | float*   |
| fixp_dense1_bias         | in        | float*   |
| fixp_dense2_weights      | in        | float*   |
| fixp_dense2_bias         | in        | float*   |
| output_feature_map       | inout     | float*   |
+--------------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| Argument                 | HW Interface   | HW Type   | HW Usage | HW Info                                              |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| input_feature_map        | m_axi_fm       | interface |          |                                                      |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_1 offset=0x10 range=32        |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_2 offset=0x14 range=32        |
| fixp_conv_layer_weights1 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_1 offset=0x1c range=32 |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_2 offset=0x20 range=32 |
| fixp_conv_layer_bias1    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_1 offset=0x28 range=32    |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_2 offset=0x2c range=32    |
| fixp_conv_layer_weights2 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_1 offset=0x34 range=32 |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_2 offset=0x38 range=32 |
| fixp_conv_layer_bias2    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_1 offset=0x40 range=32    |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_2 offset=0x44 range=32    |
| fixp_conv_layer_weights3 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_1 offset=0x4c range=32 |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_2 offset=0x50 range=32 |
| fixp_conv_layer_bias3    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_1 offset=0x58 range=32    |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_2 offset=0x5c range=32    |
| fixp_conv_layer_weights4 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_1 offset=0x64 range=32 |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_2 offset=0x68 range=32 |
| fixp_conv_layer_bias4    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_1 offset=0x70 range=32    |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_2 offset=0x74 range=32    |
| fixp_dense1_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_1 offset=0x7c range=32      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_2 offset=0x80 range=32      |
| fixp_dense1_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_1 offset=0x88 range=32         |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_2 offset=0x8c range=32         |
| fixp_dense2_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_1 offset=0x94 range=32      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_2 offset=0x98 range=32      |
| fixp_dense2_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_1 offset=0xa0 range=32         |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_2 offset=0xa4 range=32         |
| output_feature_map       | m_axi_fm       | interface |          |                                                      |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_1 offset=0xac range=32       |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_2 offset=0xb0 range=32       |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-------------------+
| HW Interface | Loop             | Direction | Length | Width | Location          |
+--------------+------------------+-----------+--------+-------+-------------------+
| m_axi_c_bias | VITIS_LOOP_29_1  | read      | 32     | 32    | conv1d.cpp:29:19  |
| m_axi_c_bias | VITIS_LOOP_75_1  | read      | 32     | 32    | conv1d.cpp:75:18  |
| m_axi_c_bias | VITIS_LOOP_113_1 | read      | 32     | 32    | conv1d.cpp:113:19 |
+--------------+------------------+-----------+--------+-------+-------------------+

* Inferred Bursts and Widening Missed
+-------------------------+---------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| HW Interface            | Variable            | Loop             | Problem                                                                                                 | Resolution | Location          |
+-------------------------+---------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| m_axi_fm                | X_buf               | VITIS_LOOP_34_3  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:34:30  |
| m_axi_c_weight          | W_buf               | VITIS_LOOP_34_3  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:34:30  |
| m_axi_c_weight          | W_buf               | VITIS_LOOP_79_4  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:79:30  |
| m_axi_c_weight,c_weight | W_buf               | VITIS_LOOP_116_4 | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:116:31 |
| m_axi_c_bias            | B_buf               | VITIS_LOOP_29_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:29:19  |
| m_axi_c_bias            | B_buf               | VITIS_LOOP_75_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:75:18  |
| m_axi_dense             | fixp_dense1_weights | VITIS_LOOP_335_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:335:27 |
| m_axi_dense             | fixp_dense1_bias    | VITIS_LOOP_333_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:333:20 |
| m_axi_fm                | output_feature_map  | VITIS_LOOP_355_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:355:20 |
| m_axi_dense             | fixp_dense2_weights | VITIS_LOOP_357_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:357:27 |
| m_axi_dense             | fixp_dense2_bias    | VITIS_LOOP_355_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:355:20 |
| m_axi_fm                | output_feature_map  | VITIS_LOOP_355_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:355:20 |
| m_axi_c_bias,c_bias     | B_buf               | VITIS_LOOP_113_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:113:19 |
| m_axi_dense             |                     |                  | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | conv1d.cpp:333:20 |
| m_axi_dense             |                     |                  | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | conv1d.cpp:355:20 |
| m_axi_fm                |                     |                  | Could not burst due to multiple potential writes to the same bundle in the same region.                 | 214-224    | conv1d.cpp:355:20 |
+-------------------------+---------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| + tiled_conv                          | 10  |        |             |      |         |         |
|   add_ln315_fu_428_p2                 | -   |        | add_ln315   | add  | fabric  | 0       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U62     | -   |        | add_ln317   | add  | fabric  | 0       |
|   add_ln316_fu_454_p2                 | -   |        | add_ln316   | add  | fabric  | 0       |
|  + conv1d_1                           | 0   |        |             |      |         |         |
|    add_ln29_1_fu_303_p2               | -   |        | add_ln29_1  | add  | fabric  | 0       |
|    add_ln29_fu_309_p2                 | -   |        | add_ln29    | add  | fabric  | 0       |
|    add_ln42_1_fu_345_p2               | -   |        | add_ln42_1  | add  | fabric  | 0       |
|    empty_100_fu_359_p2                | -   |        | empty_100   | add  | fabric  | 0       |
|    add_ln31_fu_375_p2                 | -   |        | add_ln31    | add  | fabric  | 0       |
|    add_ln34_fu_399_p2                 | -   |        | add_ln34    | add  | fabric  | 0       |
|    add_ln36_fu_405_p2                 | -   |        | add_ln36    | add  | fabric  | 0       |
|    add_ln36_1_fu_415_p2               | -   |        | add_ln36_1  | add  | fabric  | 0       |
|    add_ln42_fu_436_p2                 | -   |        | add_ln42    | add  | fabric  | 0       |
|  + max_pooling1                       | 0   |        |             |      |         |         |
|    add_ln149_1_fu_167_p2              | -   |        | add_ln149_1 | add  | fabric  | 0       |
|    add_ln149_2_fu_173_p2              | -   |        | add_ln149_2 | add  | fabric  | 0       |
|    add_ln149_fu_185_p2                | -   |        | add_ln149   | add  | fabric  | 0       |
|    add_ln169_fu_195_p2                | -   |        | add_ln169   | add  | fabric  | 0       |
|    add_ln151_fu_211_p2                | -   |        | add_ln151   | add  | fabric  | 0       |
|    add_ln156_fu_247_p2                | -   |        | add_ln156   | add  | fabric  | 0       |
|    add_ln158_fu_253_p2                | -   |        | add_ln158   | add  | fabric  | 0       |
|    add_ln159_fu_262_p2                | -   |        | add_ln159   | add  | fabric  | 0       |
|  + conv1d_2                           | 0   |        |             |      |         |         |
|    add_ln75_1_fu_333_p2               | -   |        | add_ln75_1  | add  | fabric  | 0       |
|    add_ln75_fu_339_p2                 | -   |        | add_ln75    | add  | fabric  | 0       |
|    empty_92_fu_390_p2                 | -   |        | empty_92    | add  | fabric  | 0       |
|    add_ln76_fu_410_p2                 | -   |        | add_ln76    | add  | fabric  | 0       |
|    add_ln77_fu_430_p2                 | -   |        | add_ln77    | add  | fabric  | 0       |
|    tmp_fu_436_p2                      | -   |        | tmp         | add  | fabric  | 0       |
|    empty_95_fu_446_p2                 | -   |        | empty_95    | add  | fabric  | 0       |
|    add_ln83_6_fu_473_p2               | -   |        | add_ln83_6  | add  | fabric  | 0       |
|    add_ln83_5_fu_479_p2               | -   |        | add_ln83_5  | add  | fabric  | 0       |
|    add_ln79_fu_495_p2                 | -   |        | add_ln79    | add  | fabric  | 0       |
|    add_ln83_2_fu_544_p2               | -   |        | add_ln83_2  | add  | fabric  | 0       |
|  + max_pooling2                       | 0   |        |             |      |         |         |
|    add_ln183_1_fu_163_p2              | -   |        | add_ln183_1 | add  | fabric  | 0       |
|    add_ln183_2_fu_169_p2              | -   |        | add_ln183_2 | add  | fabric  | 0       |
|    add_ln183_fu_181_p2                | -   |        | add_ln183   | add  | fabric  | 0       |
|    add_ln203_fu_191_p2                | -   |        | add_ln203   | add  | fabric  | 0       |
|    add_ln185_fu_207_p2                | -   |        | add_ln185   | add  | fabric  | 0       |
|    add_ln190_fu_243_p2                | -   |        | add_ln190   | add  | fabric  | 0       |
|    add_ln192_fu_249_p2                | -   |        | add_ln192   | add  | fabric  | 0       |
|    add_ln193_fu_258_p2                | -   |        | add_ln193   | add  | fabric  | 0       |
|  + conv1d_3_4                         | 5   |        |             |      |         |         |
|    add_ln113_1_fu_331_p2              | -   |        | add_ln113_1 | add  | fabric  | 0       |
|    add_ln113_fu_337_p2                | -   |        | add_ln113   | add  | fabric  | 0       |
|    empty_84_fu_388_p2                 | -   |        | empty_84    | add  | fabric  | 0       |
|    add_ln114_fu_408_p2                | -   |        | add_ln114   | add  | fabric  | 0       |
|    add_ln115_fu_428_p2                | -   |        | add_ln115   | add  | fabric  | 0       |
|    tmp_fu_434_p2                      | -   |        | tmp         | add  | fabric  | 0       |
|    empty_87_fu_444_p2                 | -   |        | empty_87    | add  | fabric  | 0       |
|    add_ln120_6_fu_471_p2              | -   |        | add_ln120_6 | add  | fabric  | 0       |
|    add_ln120_5_fu_477_p2              | -   |        | add_ln120_5 | add  | fabric  | 0       |
|    add_ln116_fu_493_p2                | -   |        | add_ln116   | add  | fabric  | 0       |
|    add_ln120_2_fu_542_p2              | -   |        | add_ln120_2 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul         | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U26 | 2   |        | storemerge1 | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U26 | 2   |        | add         | fadd | fulldsp | 4       |
|  + max_pooling3                       | 0   |        |             |      |         |         |
|    add_ln217_1_fu_159_p2              | -   |        | add_ln217_1 | add  | fabric  | 0       |
|    add_ln237_fu_185_p2                | -   |        | add_ln237   | add  | fabric  | 0       |
|    add_ln217_fu_197_p2                | -   |        | add_ln217   | add  | fabric  | 0       |
|    add_ln237_1_fu_207_p2              | -   |        | add_ln237_1 | add  | fabric  | 0       |
|    add_ln219_fu_223_p2                | -   |        | add_ln219   | add  | fabric  | 0       |
|    add_ln224_fu_255_p2                | -   |        | add_ln224   | add  | fabric  | 0       |
|    add_ln226_fu_261_p2                | -   |        | add_ln226   | add  | fabric  | 0       |
|    add_ln227_fu_270_p2                | -   |        | add_ln227   | add  | fabric  | 0       |
|  + max_pooling4                       | 0   |        |             |      |         |         |
|    add_ln261_fu_163_p2                | -   |        | add_ln261   | add  | fabric  | 0       |
|    add_ln251_fu_183_p2                | -   |        | add_ln251   | add  | fabric  | 0       |
|    add_ln271_fu_193_p2                | -   |        | add_ln271   | add  | fabric  | 0       |
|    add_ln253_fu_209_p2                | -   |        | add_ln253   | add  | fabric  | 0       |
|    add_ln258_fu_239_p2                | -   |        | add_ln258   | add  | fabric  | 0       |
|    add_ln260_fu_245_p2                | -   |        | add_ln260   | add  | fabric  | 0       |
|    add_ln261_1_fu_254_p2              | -   |        | add_ln261_1 | add  | fabric  | 0       |
|  + max_pooling5                       | 0   |        |             |      |         |         |
|    add_ln285_fu_149_p2                | -   |        | add_ln285   | add  | fabric  | 0       |
|    add_ln305_fu_159_p2                | -   |        | add_ln305   | add  | fabric  | 0       |
|    add_ln287_fu_175_p2                | -   |        | add_ln287   | add  | fabric  | 0       |
|    add_ln292_fu_201_p2                | -   |        | add_ln292   | add  | fabric  | 0       |
|    add_ln294_fu_207_p2                | -   |        | add_ln294   | add  | fabric  | 0       |
|  + dense1                             | 0   |        |             |      |         |         |
|    add_ln333_fu_249_p2                | -   |        | add_ln333   | add  | fabric  | 0       |
|    add_ln334_fu_271_p2                | -   |        | add_ln334   | add  | fabric  | 0       |
|    add_ln336_fu_286_p2                | -   |        | add_ln336   | add  | fabric  | 0       |
|    add_ln335_fu_320_p2                | -   |        | add_ln335   | add  | fabric  | 0       |
|    add_ln341_fu_348_p2                | -   |        | add_ln341   | add  | fabric  | 0       |
|  + dense2                             | 0   |        |             |      |         |         |
|    add_ln355_fu_258_p2                | -   |        | add_ln355   | add  | fabric  | 0       |
|    add_ln356_fu_276_p2                | -   |        | add_ln356   | add  | fabric  | 0       |
|    add_ln358_fu_291_p2                | -   |        | add_ln358   | add  | fabric  | 0       |
|    add_ln357_fu_320_p2                | -   |        | add_ln357   | add  | fabric  | 0       |
+---------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable                                | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| + tiled_conv                                | 50   | 0    |        |                                         |         |      |         |
|   fixp_conv_layer_output_feature_map1_U     | 16   | -    |        | fixp_conv_layer_output_feature_map1     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map1_max_U | 8    | -    |        | fixp_conv_layer_output_feature_map1_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map2_U     | 8    | -    |        | fixp_conv_layer_output_feature_map2     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map2_max_U | 4    | -    |        | fixp_conv_layer_output_feature_map2_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map3_U     | 4    | -    |        | fixp_conv_layer_output_feature_map3     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map4_U     | 4    | -    |        | fixp_conv_layer_output_feature_map4     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map3_max_U | 2    | -    |        | fixp_conv_layer_output_feature_map3_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map4_max_U | 1    | -    |        | fixp_conv_layer_output_feature_map4_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map5_max_U | 1    | -    |        | fixp_conv_layer_output_feature_map5_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_flat_U     | 1    | -    |        | fixp_conv_layer_output_feature_flat     | ram_1p  | auto | 1       |
|   fixp_dense1_output_U                      | 1    | -    |        | fixp_dense1_output                      | ram_1p  | auto | 1       |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                     | Location                                               |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| pipeline  | off                                                         | conv1d.cpp:23 in conv1d_1                              |
| pipeline  | off                                                         | conv1d.cpp:69 in conv1d_2                              |
| pipeline  | off                                                         | conv1d.cpp:110 in conv1d_3_4                           |
| pipeline  | off                                                         | conv1d.cpp:144 in max_pooling1                         |
| pipeline  | off                                                         | conv1d.cpp:178 in max_pooling2                         |
| pipeline  | off                                                         | conv1d.cpp:212 in max_pooling3                         |
| pipeline  | off                                                         | conv1d.cpp:246 in max_pooling4                         |
| pipeline  | off                                                         | conv1d.cpp:280 in max_pooling5                         |
| pipeline  | off                                                         | conv1d.cpp:314 in flatten                              |
| pipeline  | off                                                         | conv1d.cpp:331 in dense1                               |
| pipeline  | off                                                         | conv1d.cpp:354 in dense2                               |
| interface | m_axi depth=1 port=input_feature_map bundle=fm              | conv1d.cpp:384 in tiled_conv, input_feature_map        |
| interface | m_axi depth=1 port=output_feature_map bundle=fm             | conv1d.cpp:385 in tiled_conv, output_feature_map       |
| interface | m_axi depth=1 port=fixp_conv_layer_weights1 bundle=c_weight | conv1d.cpp:387 in tiled_conv, fixp_conv_layer_weights1 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights2 bundle=c_weight | conv1d.cpp:388 in tiled_conv, fixp_conv_layer_weights2 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights3 bundle=c_weight | conv1d.cpp:389 in tiled_conv, fixp_conv_layer_weights3 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights4 bundle=c_weight | conv1d.cpp:390 in tiled_conv, fixp_conv_layer_weights4 |
| interface | m_axi depth=1 port=fixp_conv_layer_bias1 bundle=c_bias      | conv1d.cpp:391 in tiled_conv, fixp_conv_layer_bias1    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias2 bundle=c_bias      | conv1d.cpp:392 in tiled_conv, fixp_conv_layer_bias2    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias3 bundle=c_bias      | conv1d.cpp:393 in tiled_conv, fixp_conv_layer_bias3    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias4 bundle=c_bias      | conv1d.cpp:394 in tiled_conv, fixp_conv_layer_bias4    |
| interface | m_axi depth=1 port=fixp_dense1_weights bundle=dense         | conv1d.cpp:396 in tiled_conv, fixp_dense1_weights      |
| interface | m_axi depth=1 port=fixp_dense1_bias bundle=dense            | conv1d.cpp:397 in tiled_conv, fixp_dense1_bias         |
| interface | m_axi depth=1 port=fixp_dense2_weights bundle=dense         | conv1d.cpp:398 in tiled_conv, fixp_dense2_weights      |
| interface | m_axi depth=1 port=fixp_dense2_bias bundle=dense            | conv1d.cpp:399 in tiled_conv, fixp_dense2_bias         |
| interface | s_axilite register port=return                              | conv1d.cpp:401 in tiled_conv, return                   |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+


