Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd" in Library work.
Architecture archrdff1 of Entity rdff1 is up to date.
Architecture archrdff1b of Entity rdff1b is up to date.
Architecture archrdff of Entity rdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd" in Library work.
Architecture archpdff1 of Entity pdff1 is up to date.
Architecture archpdff2 of Entity pdff2 is up to date.
Architecture archpdff of Entity pdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd" in Library work.
Architecture a2 of Entity clockmux_old is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" in Library work.
Architecture archarbiter of Entity arbiter is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Entity <ov7670_registers> compiled.
Entity <ov7670_registers> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_FE_WAIT_BITS = 24
	G_PB_BITS = 24
	G_WAIT1 = 24

Analyzing hierarchy for entity <clockmux_old> in library <work> (architecture <a2>).

Analyzing hierarchy for entity <arbiter> in library <work> (architecture <archarbiter>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 15
	BITS = 16
	PIXELS = 19200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 15
	PIXELS = 19200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>) with generics.
	BITS = 16

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 24

Analyzing hierarchy for entity <rdff1b> in library <work> (architecture <archrdff1b>).

Analyzing hierarchy for entity <rdff1> in library <work> (architecture <archrdff1>).

Analyzing hierarchy for entity <pdff1> in library <work> (architecture <archpdff1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_FE_WAIT_BITS = 24
	G_PB_BITS = 24
	G_WAIT1 = 24
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 52: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 54: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 55: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 418: Instantiating black box module <frame_buffer>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf4a> in unit <Top>.
INFO:Xst:2679 - Register <o_r<2>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_r<1>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_r<0>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_g<1>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_g<0>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_b<2>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_b<1>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <o_b<0>> in unit <Top> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clockmux_old> in library <work> (Architecture <a2>).
Entity <clockmux_old> analyzed. Unit <clockmux_old> generated.

Analyzing Entity <rdff1b> in library <work> (Architecture <archrdff1b>).
Entity <rdff1b> analyzed. Unit <rdff1b> generated.

Analyzing Entity <arbiter> in library <work> (Architecture <archarbiter>).
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 16: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <arbiter> analyzed. Unit <arbiter> generated.

Analyzing Entity <rdff1> in library <work> (Architecture <archrdff1>).
Entity <rdff1> analyzed. Unit <rdff1> generated.

Analyzing Entity <pdff1> in library <work> (Architecture <archpdff1>).
Entity <pdff1> analyzed. Unit <pdff1> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 15
	BITS = 16
	PIXELS = 19200
INFO:Xst:1561 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 82: Mux is complete : default of case is discarded
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 15
	PIXELS = 19200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing generic Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
	BITS = 16
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 24
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 70.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <row<0>>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk25                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$share0000> created at line 181.
    Found 8-bit register for signal <count1>.
    Found 8-bit adder for signal <count1$addsub0000>.
    Found 6-bit register for signal <count2>.
    Found 6-bit adder for signal <count2$addsub0000>.
    Found 15-bit register for signal <va>.
    Found 15-bit adder for signal <va$add0000> created at line 194.
    Found 15-bit subtractor for signal <va$addsub0000> created at line 194.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <vcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v120> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tvPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <thPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <display_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100 is never reached in FSM <state0>.
INFO:Xst:1799 - State 011 is never reached in FSM <state0>.
INFO:Xst:1799 - State 101 is never reached in FSM <state0>.
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <stateh>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <statev>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeh>.
    Found 6-bit up counter for signal <bph>.
    Found 15-bit up counter for signal <bpv>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$share0000> created at line 159.
    Found 6-bit register for signal <counter2>.
    Found 6-bit adder for signal <counter2$addsub0000> created at line 180.
    Found 10-bit up counter for signal <disph>.
    Found 19-bit up counter for signal <dispv>.
    Found 4-bit up counter for signal <fph>.
    Found 13-bit up counter for signal <fpv>.
    Found 1-bit register for signal <h>.
    Found 10-bit register for signal <hPos>.
    Found 10-bit adder for signal <hPos$addsub0000>.
    Found 19-bit register for signal <i>.
    Found 19-bit adder for signal <i$share0000> created at line 114.
    Found 1-bit register for signal <ph>.
    Found 1-bit register for signal <pv>.
    Found 7-bit up counter for signal <pwh>.
    Found 11-bit up counter for signal <pwv>.
    Found 1-bit register for signal <tactiveArea1>.
    Found 1-bit register for signal <v>.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator greatequal for signal <videoOn$cmp_ge0000> created at line 524.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0000> created at line 524.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0001> created at line 524.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   9 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 73x16-bit ROM for signal <cmd_reg$rom0000> created at line 171.
    Found 16-bit register for signal <cmd_reg>.
    Found 7-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 24-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <rdff1b>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <qb>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rdff1b> synthesized.


Synthesizing Unit <rdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rdff1> synthesized.


Synthesizing Unit <pdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pdff1> synthesized.


Synthesizing Unit <clockmux_old>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd".
WARNING:Xst:1780 - Signal <t2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clockn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <clockp<3:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <clockmux_old> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd".
WARNING:Xst:1780 - Signal <activityin8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <arbiter> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdcm1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk4buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk1buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <collision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carrier> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | clkcambuf                 (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <o_r<7:3>>.
    Found 6-bit register for signal <o_g<7:2>>.
    Found 5-bit register for signal <o_b<7:3>>.
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 1-bit register for signal <cc4>.
    Found 1-bit register for signal <clk25>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <resetdcm>.
    Found 1-bit register for signal <send>.
    Found 3-bit up counter for signal <vmax>.
    Found 1-bit register for signal <vmax0<0>>.
    Found 24-bit register for signal <w4dcmcnt>.
    Found 24-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  63 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 73x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 76
 1-bit register                                        : 60
 10-bit register                                       : 2
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 2
 19-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 2
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000010000
 0011  | 000000000100
 0100  | 000000001000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <inst_vgatiming/statev/FSM> on signal <statev[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <inst_vgatiming/stateh/FSM> on signal <stateh[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 110
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_addrgen1/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
WARNING:Xst:1290 - Hierarchical block <u10> is unconnected in block <u2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u11> is unconnected in block <u2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# ROMs                                                 : 1
 73x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 24-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 285
 Flip-Flops                                            : 285
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram in unit inst_framebuffer1 of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram in unit inst_framebuffer1 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram in unit inst_framebuffer1 of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram in unit inst_framebuffer1 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance DCM_cam in unit Top of type DCM has been replaced by DCM_ADV
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Optimizing unit <clockmux_old> ...

Optimizing unit <arbiter> ...
WARNING:Xst:2677 - Node <u2/u10/q> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <u2/u11/q> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 4.
FlipFlop SCCB/busy_sr_31 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 466
 Flip-Flops                                            : 466

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 108

Cell Usage :
# BELS                             : 1697
#      AND2                        : 5
#      GND                         : 2
#      INV                         : 24
#      LUT1                        : 168
#      LUT2                        : 198
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 202
#      LUT3_D                      : 9
#      LUT3_L                      : 6
#      LUT4                        : 365
#      LUT4_D                      : 19
#      LUT4_L                      : 26
#      MULT_AND                    : 7
#      MUXCY                       : 224
#      MUXF5                       : 122
#      MUXF6                       : 48
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 215
# FlipFlops/Latches                : 471
#      FDC                         : 181
#      FDC_1                       : 10
#      FDCE                        : 191
#      FDE                         : 24
#      FDP                         : 8
#      FDPE                        : 32
#      FDR                         : 25
# RAMS                             : 19
#      RAMB16                      : 19
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 108
#      IBUF                        : 45
#      IBUFG                       : 5
#      OBUF                        : 58
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                      639  out of  15360     4%  
 Number of Slice Flip Flops:            471  out of  30720     1%  
 Number of 4 input LUTs:               1024  out of  30720     3%  
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    448    24%  
 Number of FIFO16/RAMB16s:               19  out of    192     9%  
    Number used as RAMB16s:              19
 Number of GCLKs:                        10  out of     32    31%  
 Number of DCM_ADVs:                      1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
cc41                               | BUFG                                                                                                                                     | 71    |
ov7670_pclkbufmux1(u1/rxclk:O)     | BUFG(*)(inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram)| 61    |
clkcam                             | IBUFG+BUFG                                                                                                                               | 219   |
clk251                             | BUFG                                                                                                                                     | 150   |
u1/clockp_0                        | NONE(u1/g0[0].u0/qb)                                                                                                                     | 2     |
u1/clockp_1                        | NONE(u1/g0[1].u0/qb)                                                                                                                     | 2     |
u1/clockp_2                        | NONE(u1/g0[2].u0/qb)                                                                                                                     | 2     |
u1/clockp_3                        | NONE(u1/g0[3].u0/qb)                                                                                                                     | 2     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 422   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 4.839ns (Maximum Frequency: 206.644MHz)
   Minimum input arrival time before clock: 3.640ns
   Maximum output required time after clock: 9.477ns
   Maximum combinational path delay: 5.299ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cc41'
  Clock period: 4.239ns (frequency: 235.932MHz)
  Total number of paths / destination ports: 1566 / 327
-------------------------------------------------------------------------
Delay:               4.239ns (Levels of Logic = 17)
  Source:            inst_addrgen1/addr_1 (FF)
  Destination:       inst_addrgen1/addr_14 (FF)
  Source Clock:      cc41 rising
  Destination Clock: cc41 rising

  Data Path: inst_addrgen1/addr_1 to inst_addrgen1/addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.360   0.904  inst_addrgen1/addr_1 (inst_addrgen1/addr_1)
     LUT3:I2->O            1   0.195   0.523  inst_addrgen1/addr_mux0003<1>1 (inst_addrgen1/addr_mux0003<1>)
     LUT3:I2->O            1   0.195   0.000  inst_addrgen1/Madd_addr_share0000_lut<1> (inst_addrgen1/Madd_addr_share0000_lut<1>)
     MUXCY:S->O            1   0.366   0.000  inst_addrgen1/Madd_addr_share0000_cy<1> (inst_addrgen1/Madd_addr_share0000_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<2> (inst_addrgen1/Madd_addr_share0000_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<3> (inst_addrgen1/Madd_addr_share0000_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<4> (inst_addrgen1/Madd_addr_share0000_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<5> (inst_addrgen1/Madd_addr_share0000_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<6> (inst_addrgen1/Madd_addr_share0000_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<7> (inst_addrgen1/Madd_addr_share0000_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<8> (inst_addrgen1/Madd_addr_share0000_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<9> (inst_addrgen1/Madd_addr_share0000_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<10> (inst_addrgen1/Madd_addr_share0000_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<11> (inst_addrgen1/Madd_addr_share0000_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<12> (inst_addrgen1/Madd_addr_share0000_cy<12>)
     MUXCY:CI->O           0   0.044   0.000  inst_addrgen1/Madd_addr_share0000_cy<13> (inst_addrgen1/Madd_addr_share0000_cy<13>)
     XORCY:CI->O           1   0.360   0.585  inst_addrgen1/Madd_addr_share0000_xor<14> (inst_addrgen1/addr_share0000<14>)
     LUT4:I2->O            1   0.195   0.000  inst_addrgen1/addr_mux0001<0>1 (inst_addrgen1/addr_mux0001<0>)
     FDC:D                     0.022          inst_addrgen1/addr_14
    ----------------------------------------
    Total                      4.239ns (2.227ns logic, 2.011ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclkbufmux1'
  Clock period: 4.347ns (frequency: 230.065MHz)
  Total number of paths / destination ports: 833 / 446
-------------------------------------------------------------------------
Delay:               2.173ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclkbufmux1 falling
  Destination Clock: ov7670_pclkbufmux1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.307   0.540  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT2:I1->O           15   0.195   0.591  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.540          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      2.173ns (1.042ns logic, 1.131ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 4.839ns (frequency: 206.644MHz)
  Total number of paths / destination ports: 7279 / 342
-------------------------------------------------------------------------
Delay:               4.839ns (Levels of Logic = 8)
  Source:            inst_debounce/counter_8 (FF)
  Destination:       inst_debounce/counter_0 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: inst_debounce/counter_8 to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.758  inst_debounce/counter_8 (inst_debounce/counter_8)
     LUT4:I0->O            1   0.195   0.000  inst_debounce/counter_cmp_eq0000_wg_lut<0> (inst_debounce/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<0> (inst_debounce/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<1> (inst_debounce/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<2> (inst_debounce/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<3> (inst_debounce/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<4> (inst_debounce/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.369   0.540  inst_debounce/counter_cmp_eq0000_wg_cy<5> (inst_debounce/counter_cmp_eq0000)
     LUT2:I1->O           24   0.195   0.815  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     1.062          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.839ns (2.725ns logic, 2.114ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 4.282ns (frequency: 233.525MHz)
  Total number of paths / destination ports: 2720 / 245
-------------------------------------------------------------------------
Delay:               4.282ns (Levels of Logic = 5)
  Source:            inst_vgatiming/count1_9 (FF)
  Destination:       inst_vgatiming/count1_2 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: inst_vgatiming/count1_9 to inst_vgatiming/count1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.360   0.756  inst_vgatiming/count1_9 (inst_vgatiming/count1_9)
     LUT4:I0->O            1   0.195   0.585  inst_vgatiming/state0_cmp_eq0003_SW0 (N128)
     LUT4:I2->O            8   0.195   0.608  inst_vgatiming/state0_cmp_eq0003 (inst_vgatiming/state0_cmp_eq0003)
     LUT4:I3->O            7   0.195   0.797  inst_vgatiming/count1_mux0000<0>11 (inst_vgatiming/N01)
     LUT4:I0->O            1   0.195   0.000  inst_vgatiming/count1_mux0000<7>291 (inst_vgatiming/count1_mux0000<7>29)
     MUXF5:I1->O           1   0.374   0.000  inst_vgatiming/count1_mux0000<7>29_f5 (inst_vgatiming/count1_mux0000<7>)
     FDC:D                     0.022          inst_vgatiming/count1_2
    ----------------------------------------
    Total                      4.282ns (1.536ns logic, 2.746ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 39 / 30
-------------------------------------------------------------------------
Offset:              3.640ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clkcam rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.965   0.602  pb_IBUF (pb_IBUF)
     LUT2:I0->O           24   0.195   0.815  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     1.062          inst_debounce/counter_0
    ----------------------------------------
    Total                      3.640ns (2.222ns logic, 1.418ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclkbufmux1'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              3.541ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: ov7670_pclkbufmux1 falling

  Data Path: sw<1> to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.965   0.816  sw_1_IBUF (sw_1_IBUF)
     LUT2:I0->O           20   0.195   0.974  ov7670_vsyncmux21 (ov7670_datamux<0>21)
     LUT3:I0->O            1   0.195   0.000  ov7670_vsyncmux66_G (N305)
     MUXF5:I1->O           1   0.374   0.000  ov7670_vsyncmux66 (ov7670_vsyncmux)
     FDC_1:D                   0.022          inst_ov7670capt1/latched_vsync
    ----------------------------------------
    Total                      3.541ns (1.751ns logic, 1.790ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 54 / 18
-------------------------------------------------------------------------
Offset:              8.328ns (Levels of Logic = 3)
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clkcam rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            434   0.360   2.663  inst_debounce/output (inst_debounce/output)
     LUT4:I3->O            4   0.195   0.599  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I1->O            1   0.195   0.360  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.957          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      8.328ns (4.707ns logic, 3.621ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              5.694ns (Levels of Logic = 2)
  Source:            inst_vgatiming/tactiveArea1 (FF)
  Destination:       o_debug<7> (PAD)
  Source Clock:      clk251 rising

  Data Path: inst_vgatiming/tactiveArea1 to o_debug<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.360   0.805  inst_vgatiming/tactiveArea1 (inst_vgatiming/tactiveArea1)
     LUT2:I0->O            2   0.195   0.377  inst_imagegen/RGB_out<0>1 (o_debug_7_OBUF)
     OBUF:I->O                 3.957          o_debug_7_OBUF (o_debug<7>)
    ----------------------------------------
    Total                      5.694ns (4.512ns logic, 1.182ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cc41'
  Total number of paths / destination ports: 22 / 1
-------------------------------------------------------------------------
Offset:              9.477ns (Levels of Logic = 8)
  Source:            inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (RAM)
  Destination:       o_debug<7> (PAD)
  Source Clock:      cc41 rising

  Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram to o_debug<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB0     1   2.100   0.585  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0>)
     LUT3:I1->O            1   0.195   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82)
     MUXF5:I1->O           1   0.374   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5)
     MUXF6:I0->O           1   0.388   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6)
     MUXF7:I0->O           1   0.388   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7)
     MUXF8:I1->O           1   0.395   0.523  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8 (doutb<0>)
     end scope: 'inst_framebuffer1'
     LUT2:I1->O            2   0.195   0.377  inst_imagegen/RGB_out<0>1 (o_debug_7_OBUF)
     OBUF:I->O                 3.957          o_debug_7_OBUF (o_debug<7>)
    ----------------------------------------
    Total                      9.477ns (7.992ns logic, 1.485ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.299ns (Levels of Logic = 2)
  Source:            ov7670_data1<0> (PAD)
  Destination:       o_debug<3> (PAD)

  Data Path: ov7670_data1<0> to o_debug<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.965   0.377  ov7670_data1_0_IBUF (o_debug_3_OBUF)
     OBUF:I->O                 3.957          o_debug_3_OBUF (o_debug<3>)
    ----------------------------------------
    Total                      5.299ns (4.922ns logic, 0.377ns route)
                                       (92.9% logic, 7.1% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.46 secs
 
--> 


Total memory usage is 582696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :   48 (   0 filtered)

