#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Apr 01 19:04:33 2016
# Process ID: 1312
# Current directory: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4544 D:\svn\trunk\example_designs\xilinx_k7v7\kc705\vivado_project\kc705_gbt_example_design.xpr
# Log file: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/vivado.log
# Journal file: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/svn/trunk/example_designs/core_sources/xlx_rxframeclk_phalgnr/xlx_k7v7_phaligner_phase_computing.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/svn/trunk/example_designs/core_sources/xlx_rxframeclk_phalgnr/xlx_k7v7_phaligner_mmcm_controller.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/svn/trunk/example_designs/core_sources/xlx_rxframeclk_phalgnr/xlx_k7v7_phaligner_phase_comparator.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/svn/trunk/example_designs/core_sources/xlx_rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 870.977 ; gain = 193.539
update_compile_order -fileset sources_1
remove_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd
add_files -norecurse {D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_mmcm_controller.vhd}
update_compile_order -fileset sources_1
add_files -norecurse D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd
update_compile_order -fileset sources_1
reset_run synth_1
reset_run xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1
reset_run xlx_k7v7_vio_synth_1
reset_run xlx_k7v7_vivado_debug_synth_1
reset_run xlx_k7v7_tx_pll_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 01 19:14:59 2016] Launched xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1, xlx_k7v7_vio_synth_1, xlx_k7v7_vivado_debug_synth_1, xlx_k7v7_tx_pll_synth_1, synth_1...
Run output will be captured here:
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/runme.log
xlx_k7v7_vio_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_vio_synth_1/runme.log
xlx_k7v7_vivado_debug_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/runme.log
xlx_k7v7_tx_pll_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Fri Apr 01 19:14:59 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 01 19:20:42 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Fri Apr 01 19:20:42 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001319d4e901
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 2 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1137.328 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Apr-01 21:26:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Apr-01 21:26:34
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2016-Apr-01 21:26:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2016-Apr-01 21:26:44
set_property OUTPUT_VALUE 2 [get_hw_probes testPatterSel_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {testPatterSel_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Apr-01 21:27:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Apr-01 21:27:11
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2016-Apr-01 21:27:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2016-Apr-01 21:27:16
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 01 21:29:33 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Fri Apr 01 21:29:33 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 01 21:36:20 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Fri Apr 01 21:36:20 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001319d4e901
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]]
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1189.359 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Apr-01 21:42:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Apr-01 21:42:13
set_property OUTPUT_VALUE 2 [get_hw_probes testPatterSel_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {testPatterSel_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Apr-01 21:42:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Apr-01 21:42:31
set_property OUTPUT_VALUE 1 [get_hw_probes testPatterSel_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {testPatterSel_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 10:43:01 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 10:43:01 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 10:45:58 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 10:45:58 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 10:47:46 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 10:47:46 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 10:54:31 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 10:54:31 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 10:55:10 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 10:55:10 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 11:01:33 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 11:01:33 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
get_cells txPll/inst/plle2_adv_inst
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
get_cells txPll/inst/
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
get_cells txPll
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design_early.xdc]
Finished Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design_early.xdc]
Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design.xdc]
WARNING: [Constraints 18-619] A clock with name 'USER_CLOCK' already exists, overwriting the previous clock with the same name. [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/xdc/kc705_gbt_exmpldsgn_clks.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/.Xil/Vivado-10244-/dbg_hub_CV.0/out/xsdbm.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [d:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/.Xil/Vivado-10244-/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2076.633 ; gain = 537.066
Finished Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design.xdc]
Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design_late.xdc]
Finished Parsing XDC File [D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/.Xil/Vivado-1312-pcphese57/dcp/kc705_gbt_example_design_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 2077.512 ; gain = 0.879
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 2077.512 ; gain = 0.879
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 198 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2208.684 ; gain = 985.836
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
get_cells txPll/inst/plle2_adv_inst
txPll/inst/plle2_adv_inst
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets txPll/inst/plle2_adv_inst/*]
WARNING: [Vivado 12-507] No nets matched 'txPll/inst/plle2_adv_inst/*'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
get_nets txPll/inst/plle2_adv_inst
WARNING: [Vivado 12-507] No nets matched 'txPll/inst/plle2_adv_inst'.
set_property CLOCK_DEDICATED_ROUTE FALSE [get_cells txPll/inst/plle2_adv_inst]
ERROR: [Labtoolstcl 44-151] This Tcl property command is only supported with a hw_probe object.
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {5.0} CONFIG.CLKOUT1_JITTER {235.834} CONFIG.CLKOUT1_PHASE_ERROR {208.392}] [get_ips xlx_k7v7_tx_pll]
generate_target all [get_files  D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_pll'...
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -no_script -force -quiet
reset_run xlx_k7v7_tx_pll_synth_1
launch_run -jobs 2 xlx_k7v7_tx_pll_synth_1
[Sat Apr 02 11:13:06 2016] Launched xlx_k7v7_tx_pll_synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 11:14:29 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 11:14:29 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {120.000} CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLKIN1_JITTER_PS {83.33} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7} CONFIG.MMCM_CLKIN1_PERIOD {8.333} CONFIG.CLKOUT1_JITTER {161.681} CONFIG.CLKOUT1_PHASE_ERROR {107.150}] [get_ips xlx_k7v7_tx_pll]
generate_target all [get_files  D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_pll'...
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -no_script -force -quiet
reset_run xlx_k7v7_tx_pll_synth_1
launch_run -jobs 2 xlx_k7v7_tx_pll_synth_1
[Sat Apr 02 11:21:48 2016] Launched xlx_k7v7_tx_pll_synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 11:22:27 2016] Launched xlx_k7v7_tx_pll_synth_1, synth_1...
Run output will be captured here:
xlx_k7v7_tx_pll_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 11:22:27 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips xlx_k7v7_tx_pll]
generate_target all [get_files  D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_pll'...
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -no_script -force -quiet
reset_run xlx_k7v7_tx_pll_synth_1
launch_run -jobs 2 xlx_k7v7_tx_pll_synth_1
[Sat Apr 02 11:27:23 2016] Launched xlx_k7v7_tx_pll_synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.ip_user_files/sim_scripts -force -quiet
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 11:28:33 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 11:28:33 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001319d4e901
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"rxIla"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"txILa"}]]
set_property PROBES.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1/kc705_gbt_example_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2220.199 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes generalReset_from_user -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
commit_hw_vio [get_hw_probes {generalReset_from_user} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"vio"}]]
endgroup
close_hw
close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/svn/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 02 11:50:04 2016...
create_project fc7_gbt_example_design D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project -part xc7k420tffg1156-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
source D:/svn/trunk/tcl/xlx_k7v7_gbt_bank_vivado.tcl
# set SOURCE_PATH D:/svn/trunk
# puts "->"
->
# puts "-> Adding common files of the GBT-FPGA Core to the VIVADO project..."
-> Adding common files of the GBT-FPGA Core to the VIVADO project...
# puts "->" 
->
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_16bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std_rdctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_16bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_bank.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_bank_package.vhd
# puts "-> Adding Xilinx Kintex 7 & Virtex 7 specific files of the GBT-FPGA Core to the VIVADO project..."
-> Adding Xilinx Kintex 7 & Virtex 7 specific files of the GBT-FPGA Core to the VIVADO project...
# puts "->" 
->
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_rx/xlx_k7v7_gbt_rx_gearbox_std_dpram.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_std.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_std.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_auto_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_rx_manual_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_rx_startup_fsm.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_sync_block.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_sync_pulse.vhd
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_tx_manual_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_tx_startup_fsm.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd
# import_ip $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_rx/rx_dpram_vivado/xlx_k7v7_rx_dpram.xci -name xlx_k7v7_rx_dpram
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_rx_dpram' is locked:
* Current project part 'xc7k420tffg1156-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_rx_dpram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2220.199 ; gain = 0.000
# import_ip $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_tx/tx_dpram_vivado/xlx_k7v7_tx_dpram.xci -name xlx_k7v7_tx_dpram
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_tx_dpram' is locked:
* Current project part 'xc7k420tffg1156-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_tx_dpram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2220.199 ; gain = 0.000
D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_reset.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_gbt_example_design.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_matchflag.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_checker.vhd D:/svn/trunk/example_designs/xilinx_k7v7/fc7/fc7_gbt_example_design.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_generator.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd D:/svn/trunk/example_designs/core_sources/gbt_bank_reset.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_mmcm_controller.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {{D:/svn/trunk/example_designs/xilinx_k7v7/fc7/fc7_firmware _emulation/cdce62005/cdce_synchronizer.vhd}}
update_compile_order -fileset sources_1
remove_files D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd
add_files -norecurse {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci}
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_vio' is locked:
* Current project part 'xc7k420tffg1156-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_vio' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'xilinx.com:kc705:part0:1.2' used to customize the IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' do not match.
* Current project part 'xc7k420tffg1156-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_vivado_debug' is locked:
* Current project part 'xc7k420tffg1156-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_vivado_debug' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {xlx_k7v7_vio xlx_k7v7_vivado_debug}]
Upgrading 'xlx_k7v7_vio'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_vio to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_vio'...
Upgrading 'xlx_k7v7_vivado_debug'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_vivado_debug to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_vivado_debug'...
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2220.199 ; gain = 0.000
generate_target all [get_files  {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_vio'...
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_vio'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_vio'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_vivado_debug'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_vivado_debug'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_vivado_debug'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.199 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci]
launch_run -jobs 2 {xlx_k7v7_vio_synth_1 xlx_k7v7_vivado_debug_synth_1}
[Sat Apr 02 12:23:22 2016] Launched xlx_k7v7_vio_synth_1, xlx_k7v7_vivado_debug_synth_1...
Run output will be captured here:
xlx_k7v7_vio_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_vio_synth_1/runme.log
xlx_k7v7_vivado_debug_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.ip_user_files/sim_scripts -force -quiet
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.ip_user_files/sim_scripts -force -quiet
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:5.2 [get_ips  xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm]
Upgrading 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
generate_target all [get_files  D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
launch_run -jobs 2 xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1
[Sat Apr 02 12:23:40 2016] Launched xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.ip_user_files/sim_scripts -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 12:23:56 2016] Launched xlx_k7v7_vio_synth_1, xlx_k7v7_vivado_debug_synth_1, xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1, synth_1...
Run output will be captured here:
xlx_k7v7_vio_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_vio_synth_1/runme.log
xlx_k7v7_vivado_debug_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/runme.log
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/runme.log
synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 12:23:56 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 12:31:47 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 12:31:47 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
file mkdir D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/constrs_1
close [ open D:/svn/trunk/example_designs/xilinx_k7v7/fc7/xdc/fc7_gbt_exmpldsgn_io.xdc w ]
add_files -fileset constrs_1 D:/svn/trunk/example_designs/xilinx_k7v7/fc7/xdc/fc7_gbt_exmpldsgn_io.xdc
close [ open D:/svn/trunk/example_designs/xilinx_k7v7/fc7/xdc/fc7_gbt_exmpldsgn_timingclosure.xdc w ]
add_files -fileset constrs_1 D:/svn/trunk/example_designs/xilinx_k7v7/fc7/xdc/fc7_gbt_exmpldsgn_timingclosure.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 13:50:08 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 13:50:08 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 13:57:37 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 13:57:37 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 14:08:47 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 14:08:47 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
set_msg_config -suppress -id {Vivado 12-3645} 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 14:12:43 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 14:12:43 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 15:08:03 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 15:08:03 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 02 15:13:53 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/synth_1/runme.log
[Sat Apr 02 15:13:53 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/svn/trunk/example_designs/xilinx_k7v7/fc7/vivado_project/fc7_gbt_example_design.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 03 10:00:33 2016...
create_project vc707_gbt_example_design D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado -part xc7vx485tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
set_property board_part xilinx.com:vc707:part0:1.2 [current_project]
source D:/svn/trunk/tcl/xlx_k7v7_gbt_bank_vivado.tcl
# set SOURCE_PATH D:/svn/trunk
# puts "->"
->
# puts "-> Adding common files of the GBT-FPGA Core to the VIVADO project..."
-> Adding common files of the GBT-FPGA Core to the VIVADO project...
# puts "->" 
->
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_16bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std_rdctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_16bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_bank.vhd
# add_files $SOURCE_PATH/gbt_bank/core_sources/gbt_bank_package.vhd
# puts "-> Adding Xilinx Kintex 7 & Virtex 7 specific files of the GBT-FPGA Core to the VIVADO project..."
-> Adding Xilinx Kintex 7 & Virtex 7 specific files of the GBT-FPGA Core to the VIVADO project...
# puts "->" 
->
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_rx/xlx_k7v7_gbt_rx_gearbox_std_dpram.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_std.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_std.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_auto_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_rx_manual_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_rx_startup_fsm.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_sync_block.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_sync_pulse.vhd
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_tx_manual_phase_align.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_gtx_tx_startup_fsm.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd
# add_files $SOURCE_PATH/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd
# import_ip $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_rx/rx_dpram_vivado/xlx_k7v7_rx_dpram.xci -name xlx_k7v7_rx_dpram
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_rx_dpram' is locked:
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_rx_dpram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_ip: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2220.199 ; gain = 0.000
# import_ip $SOURCE_PATH/gbt_bank/xilinx_k7v7/gbt_tx/tx_dpram_vivado/xlx_k7v7_tx_dpram.xci -name xlx_k7v7_tx_dpram
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_tx_dpram' is locked:
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_tx_dpram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2220.199 ; gain = 0.000
D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_gbt_example_design.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_reset.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd D:/svn/trunk/example_designs/core_sources/gbt_bank_reset.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_checker.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_generator.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_matchflag.vhd D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_mmcm_controller.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd}
add_files -norecurse {D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_reset.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_gbt_example_design.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_matchflag.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_checker.vhd D:/svn/trunk/example_designs/core_sources/gbt_bank_reset.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_mmcm_controller.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_generator.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vc707_gbt_example_design.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci}
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_vio' is locked:
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k420tffg1156-2' used to customize the IP 'xlx_k7v7_vio' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_vivado_debug' is locked:
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k420tffg1156-2' used to customize the IP 'xlx_k7v7_vivado_debug' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' is locked:
* This IP has board specific outputs. Current project board 'xilinx.com:vc707:part0:1.2' and the board 'unset' used to customize the IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' do not match.
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k420tffg1156-2' used to customize the IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_k7v7_tx_pll' is locked:
* This IP has board specific outputs. Current project board 'xilinx.com:vc707:part0:1.2' and the board 'xilinx.com:kc705:part0:1.2' used to customize the IP 'xlx_k7v7_tx_pll' do not match.
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k325tffg900-2' used to customize the IP 'xlx_k7v7_tx_pll' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.199 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm xlx_k7v7_tx_pll xlx_k7v7_vio xlx_k7v7_vivado_debug}]
Upgrading 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
Upgrading 'xlx_k7v7_tx_pll'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_tx_pll to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_pll'...
Upgrading 'xlx_k7v7_vio'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_vio to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_vio'...
Upgrading 'xlx_k7v7_vivado_debug'
INFO: [IP_Flow 19-3420] Updated xlx_k7v7_vivado_debug to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_vivado_debug'...
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2220.199 ; gain = 0.000
generate_target all [get_files  {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_vio'...
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_vio'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_vio'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_vivado_debug'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_vivado_debug'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_vivado_debug'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2220.199 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci]
launch_run -jobs 2 {xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1 xlx_k7v7_tx_pll_synth_1 xlx_k7v7_vio_synth_1 xlx_k7v7_vivado_debug_synth_1}
[Sun Apr 03 10:08:47 2016] Launched xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1, xlx_k7v7_tx_pll_synth_1, xlx_k7v7_vio_synth_1, xlx_k7v7_vivado_debug_synth_1...
Run output will be captured here:
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1/runme.log
xlx_k7v7_tx_pll_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1/runme.log
xlx_k7v7_vio_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vio_synth_1/runme.log
xlx_k7v7_vivado_debug_synth_1: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1/runme.log
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/vivado/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.ip_user_files/sim_scripts -force -quiet
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/tx_pll/vivado/xlx_k7v7_tx_pll.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.ip_user_files/sim_scripts -force -quiet
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_vio/vivado/xlx_k7v7_vio.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.ip_user_files/sim_scripts -force -quiet
export_simulation -of_objects [get_files D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/chipscope_ila/vivado/xlx_k7v7_vivado_debug.xci] -directory D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.ip_user_files/sim_scripts -force -quiet
add_files -norecurse D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd
update_compile_order -fileset sources_1
remove_files D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Apr 03 18:55:50 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Sun Apr 03 18:55:50 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Apr 03 18:58:57 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Sun Apr 03 18:58:57 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
remove_files -fileset constrs_1 {D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_gbt_example_design.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/xlx_k7v7_reset.vhd D:/svn/trunk/example_designs/xilinx_k7v7/core_sources/gbt_rx_frameclk_phalgnr/xlx_k7v7_phalgnr_std_mmcm.vhd D:/svn/trunk/example_designs/core_sources/gbt_bank_reset.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_checker.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_generator.vhd D:/svn/trunk/example_designs/core_sources/gbt_pattern_matchflag.vhd D:/svn/trunk/example_designs/core_sources/pattern_matchflag_delaymeas.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_mmcm_controller.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd D:/svn/trunk/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Apr 03 19:04:17 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Sun Apr 03 19:04:17 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
file mkdir D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/constrs_1
close [ open D:/svn/trunk/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_io.xdc w ]
add_files -fileset constrs_1 D:/svn/trunk/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_io.xdc
close [ open D:/svn/trunk/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_timingclosure.xdc w ]
add_files -fileset constrs_1 D:/svn/trunk/example_designs/xilinx_k7v7/vc707/xdc/vc707_gbt_exmpldsgn_timingclosure.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Apr 04 11:57:45 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Mon Apr 04 11:57:45 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Apr 04 12:03:08 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Mon Apr 04 12:03:08 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Apr 04 13:43:47 2016] Launched synth_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/synth_1/runme.log
[Mon Apr 04 13:43:47 2016] Launched impl_1...
Run output will be captured here: D:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/svn/trunk/example_designs/xilinx_k7v7/vc707/vivado/vc707_gbt_example_design.srcs/sources_1/ip/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xml. It will be created.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC10-00001319d4e901" may be locked by another hw_server.
